Loading plugins phase: Elapsed time ==> 0s.184ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.289ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.062ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  GROUP_09_Copy_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj -dcpsoc3 GROUP_09_Copy_01.v -verilog
======================================================================

======================================================================
Compiling:  GROUP_09_Copy_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj -dcpsoc3 GROUP_09_Copy_01.v -verilog
======================================================================

======================================================================
Compiling:  GROUP_09_Copy_01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj -dcpsoc3 -verilog GROUP_09_Copy_01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Apr 24 15:46:50 2022


======================================================================
Compiling:  GROUP_09_Copy_01.v
Program  :   vpp
Options  :    -yv2 -q10 GROUP_09_Copy_01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Apr 24 15:46:50 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'GROUP_09_Copy_01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  GROUP_09_Copy_01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj -dcpsoc3 -verilog GROUP_09_Copy_01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Apr 24 15:46:51 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\codegentemp\GROUP_09_Copy_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\codegentemp\GROUP_09_Copy_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  GROUP_09_Copy_01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj -dcpsoc3 -verilog GROUP_09_Copy_01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Apr 24 15:46:51 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\codegentemp\GROUP_09_Copy_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\codegentemp\GROUP_09_Copy_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	Net_70
	\PWM_R:PWMUDB:km_run\
	\PWM_R:PWMUDB:ctrl_cmpmode2_2\
	\PWM_R:PWMUDB:ctrl_cmpmode2_1\
	\PWM_R:PWMUDB:ctrl_cmpmode2_0\
	\PWM_R:PWMUDB:ctrl_cmpmode1_2\
	\PWM_R:PWMUDB:ctrl_cmpmode1_1\
	\PWM_R:PWMUDB:ctrl_cmpmode1_0\
	\PWM_R:PWMUDB:capt_rising\
	\PWM_R:PWMUDB:capt_falling\
	\PWM_R:PWMUDB:trig_rise\
	\PWM_R:PWMUDB:trig_fall\
	\PWM_R:PWMUDB:sc_kill\
	\PWM_R:PWMUDB:min_kill\
	\PWM_R:PWMUDB:km_tc\
	\PWM_R:PWMUDB:db_tc\
	\PWM_R:PWMUDB:dith_sel\
	\PWM_R:PWMUDB:compare2\
	\PWM_R:Net_101\
	Net_1894
	Net_1882
	\PWM_R:PWMUDB:MODULE_1:b_31\
	\PWM_R:PWMUDB:MODULE_1:b_30\
	\PWM_R:PWMUDB:MODULE_1:b_29\
	\PWM_R:PWMUDB:MODULE_1:b_28\
	\PWM_R:PWMUDB:MODULE_1:b_27\
	\PWM_R:PWMUDB:MODULE_1:b_26\
	\PWM_R:PWMUDB:MODULE_1:b_25\
	\PWM_R:PWMUDB:MODULE_1:b_24\
	\PWM_R:PWMUDB:MODULE_1:b_23\
	\PWM_R:PWMUDB:MODULE_1:b_22\
	\PWM_R:PWMUDB:MODULE_1:b_21\
	\PWM_R:PWMUDB:MODULE_1:b_20\
	\PWM_R:PWMUDB:MODULE_1:b_19\
	\PWM_R:PWMUDB:MODULE_1:b_18\
	\PWM_R:PWMUDB:MODULE_1:b_17\
	\PWM_R:PWMUDB:MODULE_1:b_16\
	\PWM_R:PWMUDB:MODULE_1:b_15\
	\PWM_R:PWMUDB:MODULE_1:b_14\
	\PWM_R:PWMUDB:MODULE_1:b_13\
	\PWM_R:PWMUDB:MODULE_1:b_12\
	\PWM_R:PWMUDB:MODULE_1:b_11\
	\PWM_R:PWMUDB:MODULE_1:b_10\
	\PWM_R:PWMUDB:MODULE_1:b_9\
	\PWM_R:PWMUDB:MODULE_1:b_8\
	\PWM_R:PWMUDB:MODULE_1:b_7\
	\PWM_R:PWMUDB:MODULE_1:b_6\
	\PWM_R:PWMUDB:MODULE_1:b_5\
	\PWM_R:PWMUDB:MODULE_1:b_4\
	\PWM_R:PWMUDB:MODULE_1:b_3\
	\PWM_R:PWMUDB:MODULE_1:b_2\
	\PWM_R:PWMUDB:MODULE_1:b_1\
	\PWM_R:PWMUDB:MODULE_1:b_0\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1877
	Net_1883
	\PWM_R:Net_113\
	\PWM_R:Net_107\
	\PWM_R:Net_114\
	\PWM_GB:PWMUDB:km_run\
	\PWM_GB:PWMUDB:ctrl_cmpmode2_2\
	\PWM_GB:PWMUDB:ctrl_cmpmode2_1\
	\PWM_GB:PWMUDB:ctrl_cmpmode2_0\
	\PWM_GB:PWMUDB:ctrl_cmpmode1_2\
	\PWM_GB:PWMUDB:ctrl_cmpmode1_1\
	\PWM_GB:PWMUDB:ctrl_cmpmode1_0\
	\PWM_GB:PWMUDB:capt_rising\
	\PWM_GB:PWMUDB:capt_falling\
	\PWM_GB:PWMUDB:trig_rise\
	\PWM_GB:PWMUDB:trig_fall\
	\PWM_GB:PWMUDB:sc_kill\
	\PWM_GB:PWMUDB:min_kill\
	\PWM_GB:PWMUDB:km_tc\
	\PWM_GB:PWMUDB:db_tc\
	\PWM_GB:PWMUDB:dith_sel\
	\PWM_GB:Net_101\
	\PWM_GB:Net_96\
	\PWM_GB:PWMUDB:MODULE_2:b_31\
	\PWM_GB:PWMUDB:MODULE_2:b_30\
	\PWM_GB:PWMUDB:MODULE_2:b_29\
	\PWM_GB:PWMUDB:MODULE_2:b_28\
	\PWM_GB:PWMUDB:MODULE_2:b_27\
	\PWM_GB:PWMUDB:MODULE_2:b_26\
	\PWM_GB:PWMUDB:MODULE_2:b_25\
	\PWM_GB:PWMUDB:MODULE_2:b_24\
	\PWM_GB:PWMUDB:MODULE_2:b_23\
	\PWM_GB:PWMUDB:MODULE_2:b_22\
	\PWM_GB:PWMUDB:MODULE_2:b_21\
	\PWM_GB:PWMUDB:MODULE_2:b_20\
	\PWM_GB:PWMUDB:MODULE_2:b_19\
	\PWM_GB:PWMUDB:MODULE_2:b_18\
	\PWM_GB:PWMUDB:MODULE_2:b_17\
	\PWM_GB:PWMUDB:MODULE_2:b_16\
	\PWM_GB:PWMUDB:MODULE_2:b_15\
	\PWM_GB:PWMUDB:MODULE_2:b_14\
	\PWM_GB:PWMUDB:MODULE_2:b_13\
	\PWM_GB:PWMUDB:MODULE_2:b_12\
	\PWM_GB:PWMUDB:MODULE_2:b_11\
	\PWM_GB:PWMUDB:MODULE_2:b_10\
	\PWM_GB:PWMUDB:MODULE_2:b_9\
	\PWM_GB:PWMUDB:MODULE_2:b_8\
	\PWM_GB:PWMUDB:MODULE_2:b_7\
	\PWM_GB:PWMUDB:MODULE_2:b_6\
	\PWM_GB:PWMUDB:MODULE_2:b_5\
	\PWM_GB:PWMUDB:MODULE_2:b_4\
	\PWM_GB:PWMUDB:MODULE_2:b_3\
	\PWM_GB:PWMUDB:MODULE_2:b_2\
	\PWM_GB:PWMUDB:MODULE_2:b_1\
	\PWM_GB:PWMUDB:MODULE_2:b_0\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1871
	Net_1867
	Net_1872
	\PWM_GB:Net_113\
	\PWM_GB:Net_107\
	\PWM_GB:Net_114\

    Synthesized names
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_R:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 270 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RGB_RedLed_net_0
Aliasing \ADC_DelSig:Net_482\ to zero
Aliasing \ADC_DelSig:Net_252\ to zero
Aliasing \ADC_DelSig:soc\ to tmpOE__RGB_RedLed_net_0
Aliasing tmpOE__Pin_Temp_net_0 to tmpOE__RGB_RedLed_net_0
Aliasing Net_66 to zero
Aliasing \Timer:Net_260\ to zero
Aliasing \Timer:Net_102\ to tmpOE__RGB_RedLed_net_0
Aliasing \EZI2C:Net_128\ to zero
Aliasing \EZI2C:Net_190\ to tmpOE__RGB_RedLed_net_0
Aliasing \EZI2C:Net_145\ to tmpOE__RGB_RedLed_net_0
Aliasing tmpOE__Pin_net_1 to tmpOE__RGB_RedLed_net_0
Aliasing tmpOE__Pin_net_0 to tmpOE__RGB_RedLed_net_0
Aliasing tmpOE__Pin_LDR_net_0 to tmpOE__RGB_RedLed_net_0
Aliasing tmpOE__RGB_GreenLed_net_0 to tmpOE__RGB_RedLed_net_0
Aliasing tmpOE__RGB_BluLed_net_0 to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_R:PWMUDB:hwCapture\ to zero
Aliasing \PWM_R:PWMUDB:trig_out\ to tmpOE__RGB_RedLed_net_0
Aliasing Net_1705 to zero
Aliasing \PWM_R:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:min_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:final_kill\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_R:PWMUDB:dith_count_1\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_R:PWMUDB:dith_count_0\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_R:PWMUDB:status_6\ to zero
Aliasing \PWM_R:PWMUDB:status_4\ to zero
Aliasing \PWM_R:PWMUDB:cmp2\ to zero
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:final_kill_reg\\R\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_R:PWMUDB:cs_addr_0\ to \PWM_R:PWMUDB:runmode_enable\\R\
Aliasing \PWM_R:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_R:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_GB:PWMUDB:hwCapture\ to zero
Aliasing \PWM_GB:PWMUDB:trig_out\ to tmpOE__RGB_RedLed_net_0
Aliasing Net_1717 to zero
Aliasing \PWM_GB:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_GB:PWMUDB:ltch_kill_reg\\R\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_GB:PWMUDB:min_kill_reg\\R\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_GB:PWMUDB:final_kill\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_GB:PWMUDB:dith_count_1\\R\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_GB:PWMUDB:dith_count_0\\R\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_GB:PWMUDB:status_6\ to zero
Aliasing \PWM_GB:PWMUDB:status_4\ to zero
Aliasing \PWM_GB:PWMUDB:cmp1_status_reg\\R\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_GB:PWMUDB:cmp2_status_reg\\R\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_GB:PWMUDB:final_kill_reg\\R\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_GB:PWMUDB:cs_addr_0\ to \PWM_GB:PWMUDB:runmode_enable\\R\
Aliasing \PWM_GB:PWMUDB:pwm_temp\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_R:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_R:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_R:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_R:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_R:PWMUDB:prevCompare1\\D\ to \PWM_R:PWMUDB:pwm_temp\
Aliasing \PWM_R:PWMUDB:tc_i_reg\\D\ to \PWM_R:PWMUDB:status_2\
Aliasing \PWM_GB:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_GB:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_GB:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_GB:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_RedLed_net_0
Aliasing \PWM_GB:PWMUDB:tc_i_reg\\D\ to \PWM_GB:PWMUDB:status_2\
Removing Rhs of wire Net_1576[62] = \PWM_R:Net_96\[334]
Removing Rhs of wire Net_1576[62] = \PWM_R:PWMUDB:pwm_i_reg\[326]
Removing Lhs of wire one[67] = tmpOE__RGB_RedLed_net_0[61]
Removing Rhs of wire \ADC_DelSig:Net_488\[81] = \ADC_DelSig:Net_250\[117]
Removing Lhs of wire \ADC_DelSig:Net_481\[84] = zero[66]
Removing Lhs of wire \ADC_DelSig:Net_482\[85] = zero[66]
Removing Lhs of wire \ADC_DelSig:Net_252\[119] = zero[66]
Removing Lhs of wire \ADC_DelSig:soc\[121] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire tmpOE__Pin_Temp_net_0[125] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire Net_66[133] = zero[66]
Removing Lhs of wire \Timer:Net_260\[135] = zero[66]
Removing Lhs of wire \Timer:Net_266\[136] = tmpOE__RGB_RedLed_net_0[61]
Removing Rhs of wire Net_621[140] = \Timer:Net_57\[139]
Removing Lhs of wire \Timer:Net_102\[142] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \EZI2C:Net_128\[145] = zero[66]
Removing Lhs of wire \EZI2C:tmpOE__cy_bufoe_1_net_0\[152] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \EZI2C:Net_190\[154] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \EZI2C:tmpOE__cy_bufoe_2_net_0\[156] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \EZI2C:Net_145\[158] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire tmpOE__Pin_net_1[161] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire tmpOE__Pin_net_0[162] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire tmpOE__Pin_LDR_net_0[170] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire tmpOE__RGB_GreenLed_net_0[187] = tmpOE__RGB_RedLed_net_0[61]
Removing Rhs of wire Net_1691[188] = \PWM_GB:PWMUDB:pwm2_i_reg\[663]
Removing Lhs of wire tmpOE__RGB_BluLed_net_0[196] = tmpOE__RGB_RedLed_net_0[61]
Removing Rhs of wire Net_1535[197] = \PWM_GB:PWMUDB:pwm1_i_reg\[661]
Removing Lhs of wire \PWM_R:PWMUDB:ctrl_enable\[223] = \PWM_R:PWMUDB:control_7\[215]
Removing Lhs of wire \PWM_R:PWMUDB:hwCapture\[233] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:hwEnable\[234] = \PWM_R:PWMUDB:control_7\[215]
Removing Lhs of wire \PWM_R:PWMUDB:trig_out\[238] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\R\[240] = zero[66]
Removing Lhs of wire Net_1705[241] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\S\[242] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:final_enable\[243] = \PWM_R:PWMUDB:runmode_enable\[239]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\R\[247] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\S\[248] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\R\[249] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\S\[250] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill\[253] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_1_1\[257] = \PWM_R:PWMUDB:MODULE_1:g2:a0:s_1\[496]
Removing Lhs of wire \PWM_R:PWMUDB:add_vi_vv_MODGEN_1_0\[259] = \PWM_R:PWMUDB:MODULE_1:g2:a0:s_0\[497]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\R\[260] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_1\\S\[261] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\R\[262] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:dith_count_0\\S\[263] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:status_6\[266] = zero[66]
Removing Rhs of wire \PWM_R:PWMUDB:status_5\[267] = \PWM_R:PWMUDB:final_kill_reg\[281]
Removing Lhs of wire \PWM_R:PWMUDB:status_4\[268] = zero[66]
Removing Rhs of wire \PWM_R:PWMUDB:status_3\[269] = \PWM_R:PWMUDB:fifo_full\[288]
Removing Rhs of wire \PWM_R:PWMUDB:status_1\[271] = \PWM_R:PWMUDB:cmp2_status_reg\[280]
Removing Rhs of wire \PWM_R:PWMUDB:status_0\[272] = \PWM_R:PWMUDB:cmp1_status_reg\[279]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status\[277] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2\[278] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\R\[282] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\S\[283] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\R\[284] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\S\[285] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\R\[286] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\S\[287] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_2\[289] = \PWM_R:PWMUDB:tc_i\[245]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_1\[290] = \PWM_R:PWMUDB:runmode_enable\[239]
Removing Lhs of wire \PWM_R:PWMUDB:cs_addr_0\[291] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:compare1\[324] = \PWM_R:PWMUDB:cmp1_less\[295]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i\[329] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i\[331] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_temp\[337] = \PWM_R:PWMUDB:cmp1\[275]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_23\[378] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_22\[379] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_21\[380] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_20\[381] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_19\[382] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_18\[383] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_17\[384] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_16\[385] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_15\[386] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_14\[387] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_13\[388] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_12\[389] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_11\[390] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_10\[391] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_9\[392] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_8\[393] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_7\[394] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_6\[395] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_5\[396] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_4\[397] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_3\[398] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_2\[399] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_1\[400] = \PWM_R:PWMUDB:MODIN1_1\[401]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN1_1\[401] = \PWM_R:PWMUDB:dith_count_1\[256]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:a_0\[402] = \PWM_R:PWMUDB:MODIN1_0\[403]
Removing Lhs of wire \PWM_R:PWMUDB:MODIN1_0\[403] = \PWM_R:PWMUDB:dith_count_0\[258]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[535] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[536] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_GB:PWMUDB:ctrl_enable\[555] = \PWM_GB:PWMUDB:control_7\[547]
Removing Lhs of wire \PWM_GB:PWMUDB:hwCapture\[565] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:hwEnable\[566] = \PWM_GB:PWMUDB:control_7\[547]
Removing Lhs of wire \PWM_GB:PWMUDB:trig_out\[570] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_GB:PWMUDB:runmode_enable\\R\[572] = zero[66]
Removing Lhs of wire Net_1717[573] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:runmode_enable\\S\[574] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:final_enable\[575] = \PWM_GB:PWMUDB:runmode_enable\[571]
Removing Lhs of wire \PWM_GB:PWMUDB:ltch_kill_reg\\R\[579] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:ltch_kill_reg\\S\[580] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:min_kill_reg\\R\[581] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:min_kill_reg\\S\[582] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:final_kill\[585] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_1\[589] = \PWM_GB:PWMUDB:MODULE_2:g2:a0:s_1\[827]
Removing Lhs of wire \PWM_GB:PWMUDB:add_vi_vv_MODGEN_2_0\[591] = \PWM_GB:PWMUDB:MODULE_2:g2:a0:s_0\[828]
Removing Lhs of wire \PWM_GB:PWMUDB:dith_count_1\\R\[592] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:dith_count_1\\S\[593] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:dith_count_0\\R\[594] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:dith_count_0\\S\[595] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:status_6\[598] = zero[66]
Removing Rhs of wire \PWM_GB:PWMUDB:status_5\[599] = \PWM_GB:PWMUDB:final_kill_reg\[614]
Removing Lhs of wire \PWM_GB:PWMUDB:status_4\[600] = zero[66]
Removing Rhs of wire \PWM_GB:PWMUDB:status_3\[601] = \PWM_GB:PWMUDB:fifo_full\[621]
Removing Rhs of wire \PWM_GB:PWMUDB:status_1\[603] = \PWM_GB:PWMUDB:cmp2_status_reg\[613]
Removing Rhs of wire \PWM_GB:PWMUDB:status_0\[604] = \PWM_GB:PWMUDB:cmp1_status_reg\[612]
Removing Lhs of wire \PWM_GB:PWMUDB:cmp1_status_reg\\R\[615] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:cmp1_status_reg\\S\[616] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:cmp2_status_reg\\R\[617] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:cmp2_status_reg\\S\[618] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:final_kill_reg\\R\[619] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:final_kill_reg\\S\[620] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:cs_addr_2\[622] = \PWM_GB:PWMUDB:tc_i\[577]
Removing Lhs of wire \PWM_GB:PWMUDB:cs_addr_1\[623] = \PWM_GB:PWMUDB:runmode_enable\[571]
Removing Lhs of wire \PWM_GB:PWMUDB:cs_addr_0\[624] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:compare1\[657] = \PWM_GB:PWMUDB:cmp1_less\[628]
Removing Lhs of wire \PWM_GB:PWMUDB:compare2\[658] = \PWM_GB:PWMUDB:cmp2_less\[631]
Removing Lhs of wire \PWM_GB:PWMUDB:pwm_temp\[668] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_23\[709] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_22\[710] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_21\[711] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_20\[712] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_19\[713] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_18\[714] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_17\[715] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_16\[716] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_15\[717] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_14\[718] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_13\[719] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_12\[720] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_11\[721] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_10\[722] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_9\[723] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_8\[724] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_7\[725] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_6\[726] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_5\[727] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_4\[728] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_3\[729] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_2\[730] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_1\[731] = \PWM_GB:PWMUDB:MODIN2_1\[732]
Removing Lhs of wire \PWM_GB:PWMUDB:MODIN2_1\[732] = \PWM_GB:PWMUDB:dith_count_1\[588]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:a_0\[733] = \PWM_GB:PWMUDB:MODIN2_0\[734]
Removing Lhs of wire \PWM_GB:PWMUDB:MODIN2_0\[734] = \PWM_GB:PWMUDB:dith_count_0\[590]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[866] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[867] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_R:PWMUDB:min_kill_reg\\D\[875] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_R:PWMUDB:prevCapture\\D\[876] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:trig_last\\D\[877] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:ltch_kill_reg\\D\[880] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_R:PWMUDB:prevCompare1\\D\[883] = \PWM_R:PWMUDB:cmp1\[275]
Removing Lhs of wire \PWM_R:PWMUDB:cmp1_status_reg\\D\[884] = \PWM_R:PWMUDB:cmp1_status\[276]
Removing Lhs of wire \PWM_R:PWMUDB:cmp2_status_reg\\D\[885] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:pwm_i_reg\\D\[887] = \PWM_R:PWMUDB:pwm_i\[327]
Removing Lhs of wire \PWM_R:PWMUDB:pwm1_i_reg\\D\[888] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:pwm2_i_reg\\D\[889] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:tc_i_reg\\D\[890] = \PWM_R:PWMUDB:status_2\[270]
Removing Lhs of wire \PWM_GB:PWMUDB:min_kill_reg\\D\[891] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_GB:PWMUDB:prevCapture\\D\[892] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:trig_last\\D\[893] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:ltch_kill_reg\\D\[896] = tmpOE__RGB_RedLed_net_0[61]
Removing Lhs of wire \PWM_GB:PWMUDB:prevCompare1\\D\[899] = \PWM_GB:PWMUDB:cmp1\[607]
Removing Lhs of wire \PWM_GB:PWMUDB:prevCompare2\\D\[900] = \PWM_GB:PWMUDB:cmp2\[610]
Removing Lhs of wire \PWM_GB:PWMUDB:cmp1_status_reg\\D\[901] = \PWM_GB:PWMUDB:cmp1_status\[608]
Removing Lhs of wire \PWM_GB:PWMUDB:cmp2_status_reg\\D\[902] = \PWM_GB:PWMUDB:cmp2_status\[611]
Removing Lhs of wire \PWM_GB:PWMUDB:pwm_i_reg\\D\[904] = \PWM_GB:PWMUDB:pwm_i\[660]
Removing Lhs of wire \PWM_GB:PWMUDB:pwm1_i_reg\\D\[905] = \PWM_GB:PWMUDB:pwm1_i\[662]
Removing Lhs of wire \PWM_GB:PWMUDB:pwm2_i_reg\\D\[906] = \PWM_GB:PWMUDB:pwm2_i\[664]
Removing Lhs of wire \PWM_GB:PWMUDB:tc_i_reg\\D\[907] = \PWM_GB:PWMUDB:status_2\[602]

------------------------------------------------------
Aliased 0 equations, 182 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RGB_RedLed_net_0' (cost = 0):
tmpOE__RGB_RedLed_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:cmp1\' (cost = 0):
\PWM_R:PWMUDB:cmp1\ <= (\PWM_R:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_R:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:cmp1\' (cost = 0):
\PWM_GB:PWMUDB:cmp1\ <= (\PWM_GB:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:cmp2\' (cost = 0):
\PWM_GB:PWMUDB:cmp2\ <= (\PWM_GB:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_GB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_GB:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_GB:PWMUDB:dith_count_1\ and \PWM_GB:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_R:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_R:PWMUDB:dith_count_0\ and \PWM_R:PWMUDB:dith_count_1\)
	OR (not \PWM_R:PWMUDB:dith_count_1\ and \PWM_R:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_GB:PWMUDB:dith_count_0\ and \PWM_GB:PWMUDB:dith_count_1\)
	OR (not \PWM_GB:PWMUDB:dith_count_1\ and \PWM_GB:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 51 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_R:PWMUDB:final_capture\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_GB:PWMUDB:final_capture\ to zero
Aliasing \PWM_GB:PWMUDB:pwm_i\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_R:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_GB:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_R:PWMUDB:final_capture\[293] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[506] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[516] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[526] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:final_capture\[626] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:pwm_i\[660] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[837] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[847] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[857] = zero[66]
Removing Lhs of wire \PWM_R:PWMUDB:runmode_enable\\D\[878] = \PWM_R:PWMUDB:control_7\[215]
Removing Lhs of wire \PWM_R:PWMUDB:final_kill_reg\\D\[886] = zero[66]
Removing Lhs of wire \PWM_GB:PWMUDB:runmode_enable\\D\[894] = \PWM_GB:PWMUDB:control_7\[547]
Removing Lhs of wire \PWM_GB:PWMUDB:final_kill_reg\\D\[903] = zero[66]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj" -dcpsoc3 GROUP_09_Copy_01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.469ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 24 April 2022 15:46:52
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lu\Documents\ELECTRONIC TECHNOLOGIES AND BIOSENSORS LABORATORY\NUOVA_VERSION_ASSIGNMENT\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cydsn\GROUP_09_Copy_01.cyprj -d CY8C5888LTI-LP097 GROUP_09_Copy_01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_R:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_GB:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_R:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_R:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GB:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GB:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GB:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_GB:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_858
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_64
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_R:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_GB:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RGB_RedLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_RedLed(0)__PA ,
            pin_input => Net_1576 ,
            annotation => Net_337 ,
            pad => RGB_RedLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Temp(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Temp(0)__PA ,
            analog_term => Net_214 ,
            pad => Pin_Temp(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin(0)__PA ,
            fb => \EZI2C:Net_175\ ,
            pin_input => \EZI2C:Net_174\ ,
            annotation => Net_35 ,
            pad => Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin(1)__PA ,
            fb => \EZI2C:Net_181\ ,
            pin_input => \EZI2C:Net_173\ ,
            annotation => Net_36 ,
            pad => Pin(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_LDR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_LDR(0)__PA ,
            analog_term => Net_213 ,
            annotation => Net_62 ,
            pad => Pin_LDR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_GreenLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_GreenLed(0)__PA ,
            pin_input => Net_1691 ,
            annotation => Net_333 ,
            pad => RGB_GreenLed(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_BluLed(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_BluLed(0)__PA ,
            pin_input => Net_1535 ,
            annotation => Net_160 ,
            pad => RGB_BluLed(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_GB:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:runmode_enable\ * \PWM_GB:PWMUDB:tc_i\
        );
        Output = \PWM_GB:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1576, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_1576 (fanout=1)

    MacroCell: Name=\PWM_GB:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:control_7\
        );
        Output = \PWM_GB:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_GB:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:cmp1_less\
        );
        Output = \PWM_GB:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_GB:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:cmp2_less\
        );
        Output = \PWM_GB:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_GB:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GB:PWMUDB:prevCompare1\ * \PWM_GB:PWMUDB:cmp1_less\
        );
        Output = \PWM_GB:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_GB:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GB:PWMUDB:prevCompare2\ * \PWM_GB:PWMUDB:cmp2_less\
        );
        Output = \PWM_GB:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1535, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:runmode_enable\ * \PWM_GB:PWMUDB:cmp1_less\
        );
        Output = Net_1535 (fanout=1)

    MacroCell: Name=Net_1691, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:runmode_enable\ * \PWM_GB:PWMUDB:cmp2_less\
        );
        Output = Net_1691 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_R:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_858 ,
            cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_R:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_GB:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_858 ,
            cs_addr_2 => \PWM_GB:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_GB:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_GB:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_GB:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_GB:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_GB:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_858 ,
            status_3 => \PWM_R:PWMUDB:status_3\ ,
            status_2 => \PWM_R:PWMUDB:status_2\ ,
            status_0 => \PWM_R:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_GB:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_858 ,
            status_3 => \PWM_GB:PWMUDB:status_3\ ,
            status_2 => \PWM_GB:PWMUDB:status_2\ ,
            status_1 => \PWM_GB:PWMUDB:status_1\ ,
            status_0 => \PWM_GB:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_858 ,
            control_7 => \PWM_R:PWMUDB:control_7\ ,
            control_6 => \PWM_R:PWMUDB:control_6\ ,
            control_5 => \PWM_R:PWMUDB:control_5\ ,
            control_4 => \PWM_R:PWMUDB:control_4\ ,
            control_3 => \PWM_R:PWMUDB:control_3\ ,
            control_2 => \PWM_R:PWMUDB:control_2\ ,
            control_1 => \PWM_R:PWMUDB:control_1\ ,
            control_0 => \PWM_R:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_GB:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_858 ,
            control_7 => \PWM_GB:PWMUDB:control_7\ ,
            control_6 => \PWM_GB:PWMUDB:control_6\ ,
            control_5 => \PWM_GB:PWMUDB:control_5\ ,
            control_4 => \PWM_GB:PWMUDB:control_4\ ,
            control_3 => \PWM_GB:PWMUDB:control_3\ ,
            control_2 => \PWM_GB:PWMUDB:control_2\ ,
            control_1 => \PWM_GB:PWMUDB:control_1\ ,
            control_0 => \PWM_GB:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_208 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_621 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =\EZI2C:isr\
        PORT MAP (
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   10 :   38 :   48 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   14 :  178 :  192 :  7.29 %
  Unique P-terms              :   13 :  371 :  384 :  3.39 %
  Total P-terms               :   13 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.130ms
Tech Mapping phase: Elapsed time ==> 0s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
[IOP=(12)][IoId=(0)] : Pin(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pin(1) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_LDR(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_SIOREF_0 (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_Temp(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_BluLed(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_GreenLed(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RGB_RedLed(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\
Analog Placement Results:
[IOP=(12)][IoId=(0)] : Pin(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pin(1) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Pin_LDR(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_SIOREF_0 (fixed)
IO_5@[IOP=(2)][IoId=(5)] : Pin_Temp(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_BluLed(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_GreenLed(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : RGB_RedLed(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_205 {
    dsm_0_vplus
  }
  Net: Net_213 {
    p2_6
  }
  Net: Net_214 {
    p2_5
  }
  Net: \ADC_DelSig:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig:Net_35\ {
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: AmuxNet::AMux {
    dsm_0_vplus
    agl2_x_dsm_0_vplus
    agl2
    agl2_x_p2_6
    agl1_x_dsm_0_vplus
    agl1
    agl1_x_p2_5
    p2_6
    p2_5
  }
  Net: AmuxNet::\ADC_DelSig:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_205
  p2_6                                             -> Net_213
  p2_5                                             -> Net_214
  dsm_0_vminus                                     -> \ADC_DelSig:Net_20\
  common_vssa                                      -> \ADC_DelSig:Net_244\
  agl2_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl2                                             -> AmuxNet::AMux
  agl2_x_p2_6                                      -> AmuxNet::AMux
  agl1_x_dsm_0_vplus                               -> AmuxNet::AMux
  agl1                                             -> AmuxNet::AMux
  agl1_x_p2_5                                      -> AmuxNet::AMux
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig:AMux\
}
Mux Info {
  Mux: AMux {
     Mouth: Net_205
     Guts:  AmuxNet::AMux
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_213
      Outer: agl2_x_p2_6
      Inner: agl2_x_dsm_0_vplus
      Path {
        p2_6
        agl2_x_p2_6
        agl2
        agl2_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_214
      Outer: agl1_x_p2_5
      Inner: agl1_x_dsm_0_vplus
      Path {
        p2_5
        agl1_x_p2_5
        agl1
        agl1_x_dsm_0_vplus
        dsm_0_vplus
      }
    }
  }
  Mux: \ADC_DelSig:AMux\ {
     Mouth: \ADC_DelSig:Net_20\
     Guts:  AmuxNet::\ADC_DelSig:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.348ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.20
                   Pterms :            2.60
               Macrocells :            2.80
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       4.33 :       4.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1691, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:runmode_enable\ * \PWM_GB:PWMUDB:cmp2_less\
        );
        Output = Net_1691 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GB:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:control_7\
        );
        Output = \PWM_GB:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_GB:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:runmode_enable\ * \PWM_GB:PWMUDB:tc_i\
        );
        Output = \PWM_GB:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_GB:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:cmp1_less\
        );
        Output = \PWM_GB:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GB:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GB:PWMUDB:prevCompare1\ * \PWM_GB:PWMUDB:cmp1_less\
        );
        Output = \PWM_GB:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1535, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:runmode_enable\ * \PWM_GB:PWMUDB:cmp1_less\
        );
        Output = Net_1535 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_GB:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_GB:PWMUDB:prevCompare2\ * \PWM_GB:PWMUDB:cmp2_less\
        );
        Output = \PWM_GB:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_GB:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_858 ,
        cs_addr_2 => \PWM_GB:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_GB:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_GB:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_GB:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_GB:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_GB:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_GB:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_858 ,
        status_3 => \PWM_GB:PWMUDB:status_3\ ,
        status_2 => \PWM_GB:PWMUDB:status_2\ ,
        status_1 => \PWM_GB:PWMUDB:status_1\ ,
        status_0 => \PWM_GB:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_GB:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_858 ,
        control_7 => \PWM_GB:PWMUDB:control_7\ ,
        control_6 => \PWM_GB:PWMUDB:control_6\ ,
        control_5 => \PWM_GB:PWMUDB:control_5\ ,
        control_4 => \PWM_GB:PWMUDB:control_4\ ,
        control_3 => \PWM_GB:PWMUDB:control_3\ ,
        control_2 => \PWM_GB:PWMUDB:control_2\ ,
        control_1 => \PWM_GB:PWMUDB:control_1\ ,
        control_0 => \PWM_GB:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1576, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = Net_1576 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_R:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:control_7\
        );
        Output = \PWM_R:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_R:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:runmode_enable\ * \PWM_R:PWMUDB:tc_i\
        );
        Output = \PWM_R:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_R:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_R:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_R:PWMUDB:prevCompare1\ * \PWM_R:PWMUDB:cmp1_less\
        );
        Output = \PWM_R:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_GB:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_858) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_GB:PWMUDB:cmp2_less\
        );
        Output = \PWM_GB:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_R:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_858 ,
        cs_addr_2 => \PWM_R:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_R:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_R:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_R:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_R:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_R:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_858 ,
        status_3 => \PWM_R:PWMUDB:status_3\ ,
        status_2 => \PWM_R:PWMUDB:status_2\ ,
        status_0 => \PWM_R:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_R:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_858 ,
        control_7 => \PWM_R:PWMUDB:control_7\ ,
        control_6 => \PWM_R:PWMUDB:control_6\ ,
        control_5 => \PWM_R:PWMUDB:control_5\ ,
        control_4 => \PWM_R:PWMUDB:control_4\ ,
        control_3 => \PWM_R:PWMUDB:control_3\ ,
        control_2 => \PWM_R:PWMUDB:control_2\ ,
        control_1 => \PWM_R:PWMUDB:control_1\ ,
        control_0 => \PWM_R:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\EZI2C:isr\
        PORT MAP (
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =isr
        PORT MAP (
            interrupt => Net_621 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_208 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = RGB_RedLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_RedLed(0)__PA ,
        pin_input => Net_1576 ,
        annotation => Net_337 ,
        pad => RGB_RedLed(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_GreenLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_GreenLed(0)__PA ,
        pin_input => Net_1691 ,
        annotation => Net_333 ,
        pad => RGB_GreenLed(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_BluLed(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_BluLed(0)__PA ,
        pin_input => Net_1535 ,
        annotation => Net_160 ,
        pad => RGB_BluLed(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_Temp(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Temp(0)__PA ,
        analog_term => Net_214 ,
        pad => Pin_Temp(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_LDR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_LDR(0)__PA ,
        analog_term => Net_213 ,
        annotation => Net_62 ,
        pad => Pin_LDR(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin(0)__PA ,
        fb => \EZI2C:Net_175\ ,
        pin_input => \EZI2C:Net_174\ ,
        annotation => Net_35 ,
        pad => Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin(1)__PA ,
        fb => \EZI2C:Net_181\ ,
        pin_input => \EZI2C:Net_173\ ,
        annotation => Net_36 ,
        pad => Pin(1)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig:Net_488\ ,
            aclk_0 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig:Net_488_adig_local\ ,
            dclk_glb_1 => Net_858 ,
            dclk_1 => Net_858_local ,
            dclk_glb_2 => Net_64 ,
            dclk_2 => Net_64_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_205 ,
            vminus => \ADC_DelSig:Net_20\ ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_208 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\EZI2C:I2C_Prim\
        PORT MAP (
            scl_in => \EZI2C:Net_175\ ,
            sda_in => \EZI2C:Net_181\ ,
            scl_out => \EZI2C:Net_174\ ,
            sda_out => \EZI2C:Net_173\ ,
            interrupt => \EZI2C:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer:TimerHW\
        PORT MAP (
            clock => Net_64 ,
            enable => __ONE__ ,
            tc => \Timer:Net_51\ ,
            cmp => \Timer:Net_261\ ,
            irq => Net_621 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig:Net_35\ ,
            muxin_0 => \ADC_DelSig:Net_244\ ,
            vout => \ADC_DelSig:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux
        PORT MAP (
            muxin_1 => Net_214 ,
            muxin_0 => Net_213 ,
            vout => Net_205 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
   2 |   2 |     * |      NONE |         CMOS_OUT |   RGB_RedLed(0) | In(Net_1576)
     |   3 |     * |      NONE |         CMOS_OUT | RGB_GreenLed(0) | In(Net_1691)
     |   4 |     * |      NONE |         CMOS_OUT |   RGB_BluLed(0) | In(Net_1535)
     |   5 |     * |      NONE |      HI_Z_ANALOG |     Pin_Temp(0) | Analog(Net_214)
     |   6 |     * |      NONE |      HI_Z_ANALOG |      Pin_LDR(0) | Analog(Net_213)
-----+-----+-------+-----------+------------------+-----------------+-----------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          Pin(0) | FB(\EZI2C:Net_175\), In(\EZI2C:Net_174\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          Pin(1) | FB(\EZI2C:Net_181\), In(\EZI2C:Net_173\)
--------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.051ms
Digital Placement phase: Elapsed time ==> 1s.271ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "GROUP_09_Copy_01_r.vh2" --pcf-path "GROUP_09_Copy_01.pco" --des-name "GROUP_09_Copy_01" --dsf-path "GROUP_09_Copy_01.dsf" --sdc-path "GROUP_09_Copy_01.sdc" --lib-path "GROUP_09_Copy_01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.604ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.072ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in GROUP_09_Copy_01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.408ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.473ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.473ms
API generation phase: Elapsed time ==> 1s.816ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.001ms
