Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/Float_Sub.ip --block-symbol-file --output-directory=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/Float_Sub --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/Float_Sub.ip --synthesis=VERILOG --output-directory=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/Float_Sub --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: Float_Sub: "Transforming system: Float_Sub"
Info: Float_Sub: "Naming system components in system: Float_Sub"
Info: Float_Sub: "Processing generation queue"
Info: Float_Sub: "Generating: Float_Sub"
Info: Float_Sub: "Generating: Float_Sub_altera_s10fpdsp_block_191_dwacc7a"
Info: Float_Sub: Done "Float_Sub" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Float_Sub. No files generated.
Info: Finished: Generate IP Core Documentation
