{"stratixiii_io_ibuf": {"input_ports": ["i", "ibar", "dynamicterminationcontrol"], "output_ports": ["o"]}, "stratixiii_io_obuf": {"input_ports": ["i", "oe", "dynamicterminationcontrol", "seriesterminationcontrol", "parallelterminationcontrol", "devoe"], "output_ports": ["o", "obar"]}, "stratixiii_lcell_comb": {"input_ports": ["dataa", "datab", "datac", "datad", "datae", "dataf", "datag", "cin", "sharein"], "output_ports": ["combout", "sumout", "cout", "shareout"]}, "dffeas": {"input_ports": ["clk", "d", "asdata", "clrn", "aload", "sclr", "sload", "ena", "devclrn", "devpor", "q", "prn"], "output_ports": [""]}, "stratixiii_ram_block": {"input_ports": ["portawe", "portare", "portaaddrstall", "portbwe", "portbre", "portbaddrstall", "clk0", "clk1", "ena0", "ena1", "ena2", "ena3", "clr0", "clr1", "portadatain", "portaaddr", "portabyteenamasks", "portbdatain", "portbaddr", "portbbyteenamasks", "devclrn", "devpor"], "output_ports": ["portadataout", "portbdataout", "eccstatus", "dftout"]}, "stratixiii_mac_mult": {"input_ports": ["signa", "signb", "dataa", "datab", "clk", "aclr", "ena", "devclrn", "devpor"], "output_ports": ["dataout", "scanouta"]}, "stratixiii_mac_out": {"input_ports": ["signa", "signb", "zeroacc", "zerochainout", "zeroloopback", "rotate", "shiftright", "round", "roundchainout", "saturate", "saturatechainout", "dataa", "datab", "datac", "datad", "chainin", "clk", "aclr", "ena", "devclrn", "devpor", "overflow", "saturatechainoutoverflow"], "output_ports": ["dataout", "scanouta"]}, "stratixiii_clkena": {"input_ports": ["inclk", "ena", "devclrn", "devpor"], "output_ports": ["outclk", "enaout"]}}