{
  "totalCount" : 5507,
  "totalCountFiltered" : 5507,
  "duration" : 723,
  "indexDuration" : 205,
  "requestDuration" : 544,
  "searchUid" : "a681b1af-3241-410b-b414-63308122ef81",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-4-ukhugcphqsbvuu5h6vozkdspbm",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTQtdWtodWdjcGhxc2J2dXU1aDZ2b3prZHNwYm0=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "About this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "firstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About this manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "eA823VVB4W5fNF4t",
        "urihash" : "eA823VVB4W5fNF4t",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "technical reference ; PL172 ; PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "technical reference ; PL172 ; PrimeCell",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "10295eedac6970c4eb456a44f3f9085eea3b45cfa5e97062478e33c16d3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac52",
        "transactionid" : 864209,
        "title" : "About this manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181178119344,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 130,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/preface/about-this-manual?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181178119344,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "syscollection" : "default"
      },
      "Title" : "About this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "Excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "FirstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller"
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "firstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "w9Spve94ñlNUmwTV",
        "urihash" : "w9Spve94ñlNUmwTV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "bec0c3260ed61099e69318f33f6fedb74ab32cd4f13a89a1a7d44646eb71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac8f",
        "transactionid" : 864209,
        "title" : "About the programmers model ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181138403762,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 780,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 780,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181138403762,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "FirstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ..."
    } ],
    "totalNumberOfChildResults" : 116,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0215",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5116381",
      "sysurihash" : "Bp0WYF4ty3F4oiyo",
      "urihash" : "Bp0WYF4ty3F4oiyo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257469000,
      "topparentid" : 5116381,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382389000,
      "sysconcepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 5116381,
      "parentitem" : "5e8e463588295d1e18d3ac4f",
      "concepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "documenttype" : "html",
      "isattachment" : "5116381",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146182000,
      "permanentid" : "0018e72eebd0dca8242bbfc485b2302a9f19e1318713ab5d0c5e0379d308",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e463588295d1e18d3ac6c",
      "transactionid" : 864209,
      "title" : "Functional Overview ",
      "products" : [ "DMA Controller" ],
      "date" : 1649146182000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0215:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146182564008950,
      "sysisattachment" : "5116381",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5116381,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145826854,
      "syssize" : 402,
      "sysdate" : 1649146182000,
      "haslayout" : "1",
      "topparent" : "5116381",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5116381,
      "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146182000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0215/e/functional-overview?lang=en",
      "modified" : 1645014179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146182564008950,
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ..."
  }, {
    "title" : "About the PTM",
    "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "excerpt" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program ... The PTM generates information that trace tools use to reconstruct the execution of ...",
    "firstSentences" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program Flow Trace (PFT) architecture. The PTM generates information that trace tools use to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "gO0ðoaMaBiVñ76Un",
        "urihash" : "gO0ðoaMaBiVñ76Un",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146101000,
        "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8151",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146101000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146101931708659,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1887,
        "sysdate" : 1649146101000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146101931708659,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "PTM components",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "excerpt" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the ... The trace interface on the processor is described in the Cortex-A9 Technical ...",
      "firstSentences" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the behavior of the processor. The trace interface on the processor is described in the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PTM components ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "qFmYEA2u23b8LñZG",
        "urihash" : "qFmYEA2u23b8LñZG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
        "systransactionid" : 864208,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "trace ; interface ; resources ; ATB ; AMBA ; FIFO ; Bus Architecture ; cross-trigger matrix ; A9 Technical Reference Manual",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "trace ; interface ; resources ; ATB ; AMBA ; FIFO ; Bus Architecture ; cross-trigger matrix ; A9 Technical Reference Manual",
        "documenttype" : "html",
        "isattachment" : "3499633",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146129000,
        "permanentid" : "facf2bf249e5e3977a7e123d3218a1d110784078def77eab127923e4cc5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8160",
        "transactionid" : 864208,
        "title" : "PTM components ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146129000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146129850036792,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 1288,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1288,
        "sysdate" : 1649146129000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 99,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146129000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146129850036792,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
        "syscollection" : "default"
      },
      "Title" : "PTM components",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm/ptm-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm/ptm-components",
      "Excerpt" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the ... The trace interface on the processor is described in the Cortex-A9 Technical ...",
      "FirstSentences" : "PTM components The PTM contains the following main components: Processor interface This interface monitors the behavior of the processor. The trace interface on the processor is described in the ..."
    }, {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "excerpt" : "All rights reserved. ... Contents ... CoreSight PTM-A9 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Appendix A ... Appendix B ... ARM DDI 0401C ... ID073011 ... Preface ... 1.5",
      "firstSentences" : "CoreSight PTM-A9 Revision: r1p0 Technical Reference Manual Copyright © 2008-2011, ARM. All rights reserved. ARM DDI 0401C (ID073011) ARM DDI 0401C ID073011 CoreSight PTM-A9 Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight PTM-A9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
          "document_number" : "ddi0401",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499633",
          "sysurihash" : "gO0ðoaMaBiVñ76Un",
          "urihash" : "gO0ðoaMaBiVñ76Un",
          "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1312053745000,
          "topparentid" : 3499633,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377024000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146101000,
          "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3140fd977155116a8151",
          "transactionid" : 864207,
          "title" : "CoreSight PTM-A9 Technical Reference Manual ",
          "products" : [ "CoreSight PTM-A9" ],
          "date" : 1649146101000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0401:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146101931708659,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1887,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145868984,
          "syssize" : 1887,
          "sysdate" : 1649146101000,
          "haslayout" : "1",
          "topparent" : "3499633",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499633,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146101000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0401/c/?lang=en",
          "modified" : 1639125491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146101931708659,
          "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight PTM-A9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
        "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "V7u6ikrPyHdBrAsZ",
        "urihash" : "V7u6ikrPyHdBrAsZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
        "keywords" : "Cortex-A9, CoreSight, CoreSight for Cortex-A",
        "systransactionid" : 864207,
        "copyright" : "Copyright ©€2008-2011,  ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "numberofpages" : 62,
        "sysconcepts" : "tracing ; registers ; usage constraints ; assignments ; timestamping ; signals ; waypoints ; programming ; shows ; ARM ; documentation ; interface ; CoreSight ; program execution ; capturing ; resources",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "attachmentparentid" : 3499633,
        "parentitem" : "5e8e3140fd977155116a8151",
        "concepts" : "tracing ; registers ; usage constraints ; assignments ; timestamping ; signals ; waypoints ; programming ; shows ; ARM ; documentation ; interface ; CoreSight ; program execution ; capturing ; resources",
        "documenttype" : "pdf",
        "isattachment" : "3499633",
        "sysindexeddate" : 1649146110000,
        "permanentid" : "2ebc61fb9bfe8fb07aee93f4e52fa2e1ebc57eb595fa8f0342d45b94dcfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a81a9",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "subject" : "ARM CoreSight PTM-A9 Technical Reference Manual. This book describes the external functionality of the PTM.It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the PTM.",
        "date" : 1649146110000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146110587450705,
        "sysisattachment" : "3499633",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499633,
        "size" : 624051,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145870333,
        "syssubject" : "ARM CoreSight PTM-A9 Technical Reference Manual. This book describes the external functionality of the PTM.It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the PTM.",
        "syssize" : 624051,
        "sysdate" : 1649146110000,
        "topparent" : "3499633",
        "author" : "ARM Limited",
        "label_version" : "r1p0",
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 1470,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146110000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146110587450705,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e3140fd977155116a81a9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/pdf/DDI0401C_coresight_ptm_a9_r1p0_trm.pdf",
      "Excerpt" : "All rights reserved. ... Contents ... CoreSight PTM-A9 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Appendix A ... Appendix B ... ARM DDI 0401C ... ID073011 ... Preface ... 1.5",
      "FirstSentences" : "CoreSight PTM-A9 Revision: r1p0 Technical Reference Manual Copyright © 2008-2011, ARM. All rights reserved. ARM DDI 0401C (ID073011) ARM DDI 0401C ID073011 CoreSight PTM-A9 Technical Reference Manual"
    }, {
      "title" : "CoreSight PTM-A9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight PTM-A9 Technical Reference Manual ",
        "document_number" : "ddi0401",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499633",
        "sysurihash" : "gO0ðoaMaBiVñ76Un",
        "urihash" : "gO0ðoaMaBiVñ76Un",
        "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1312053745000,
        "topparentid" : 3499633,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377024000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146101000,
        "permanentid" : "f14de9ec7b750779460d6b1dc20cf7cf5dae31b3d3c2ef9fc08b09c61f5e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3140fd977155116a8151",
        "transactionid" : 864207,
        "title" : "CoreSight PTM-A9 Technical Reference Manual ",
        "products" : [ "CoreSight PTM-A9" ],
        "date" : 1649146101000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0401:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146101931708659,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1887,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145868984,
        "syssize" : 1887,
        "sysdate" : 1649146101000,
        "haslayout" : "1",
        "topparent" : "3499633",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499633,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146101000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0401/c/?lang=en",
        "modified" : 1639125491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146101931708659,
        "uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight PTM-A9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en",
      "Excerpt" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight PTM-A9 Technical Reference Manual Copyright 2008-2011, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 67,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the PTM ",
      "document_number" : "ddi0401",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499633",
      "sysurihash" : "AjA2AlgLWWRRncbW",
      "urihash" : "AjA2AlgLWWRRncbW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
      "systransactionid" : 864208,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1312053745000,
      "topparentid" : 3499633,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377024000,
      "sysconcepts" : "trace tools ; program flow ; waypoints ; architecture ; real-time ; instructions ; CoreSight ; exceptions ; cycle count ; Halting Debug-mode ; changes entry ; processor security ; ETM protocol",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1088e527a03a85ed245" ],
      "attachmentparentid" : 3499633,
      "parentitem" : "5e8e3140fd977155116a8151",
      "concepts" : "trace tools ; program flow ; waypoints ; architecture ; real-time ; instructions ; CoreSight ; exceptions ; cycle count ; Halting Debug-mode ; changes entry ; processor security ; ETM protocol",
      "documenttype" : "html",
      "isattachment" : "3499633",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146137000,
      "permanentid" : "6dad2355798bfd7020ed95d71bebe11979354aace01ab2fe41c5049296f2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3140fd977155116a815f",
      "transactionid" : 864208,
      "title" : "About the PTM ",
      "products" : [ "CoreSight PTM-A9" ],
      "date" : 1649146137000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0401:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146137334350794,
      "sysisattachment" : "3499633",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499633,
      "size" : 1587,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145868984,
      "syssize" : 1587,
      "sysdate" : 1649146137000,
      "haslayout" : "1",
      "topparent" : "3499633",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499633,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight PTM-A9 Program Trace Macrocell (PTM). This manual describes the external functionality of the PTM.",
      "wordcount" : 120,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight PTM-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146137000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0401/c/introduction/about-the-ptm?lang=en",
      "modified" : 1639125491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146137334350794,
      "uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
      "syscollection" : "default"
    },
    "Title" : "About the PTM",
    "Uri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0401/c/introduction/about-the-ptm?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0401/c/en/introduction/about-the-ptm",
    "Excerpt" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program ... The PTM generates information that trace tools use to reconstruct the execution of ...",
    "FirstSentences" : "About the PTM The PTM is a module that performs real-time instruction flow tracing based on the Program Flow Trace (PFT) architecture. The PTM generates information that trace tools use to ..."
  }, {
    "title" : "About the functions",
    "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "excerpt" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters ...",
    "firstSentences" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters without ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "LNGMaYVYtdHaqJbQ",
        "urihash" : "LNGMaYVYtdHaqJbQ",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
        "systransactionid" : 864294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150436000,
        "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf333",
        "transactionid" : 864294,
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150436000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150436435600480,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4602,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 4602,
        "sysdate" : 1649150436000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150436000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150436435600480,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Error responses",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "excerpt" : "Note An error is signaled either precisely or imprecisely, but never both. ... CR Slave interface receiving the CR response. ... Error responses CoreLink CCI-500",
      "firstSentences" : "Error responses The CCI-500 uses a combination of precise and imprecise error responses. Precise errors are signaled on the response to the request that caused the error. Except for DVM or Evict ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Error responses ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "PXfxKbqdV3ñJujmn",
        "urihash" : "PXfxKbqdV3ñJujmn",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "error responses ; CCI ; accesses ; requests ; Slave interface ; master ; transaction ; security violation ; Register summary ; originating device ; platform documentation ; back-invalidation ; WriteLineUnique",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "error responses ; CCI ; accesses ; requests ; Slave interface ; master ; transaction ; security violation ; Register summary ; originating device ; platform documentation ; back-invalidation ; WriteLineUnique",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "063c9e4b6cf5a93ecc5595424a650648ecb6b9566d4ec65e507d37bf217d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf355",
        "transactionid" : 864299,
        "title" : "Error responses ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681416723388,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 1958,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/functional-description/operation/error-responses?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681416723388,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
        "syscollection" : "default"
      },
      "Title" : "Error responses",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/operation/error-responses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/operation/error-responses",
      "Excerpt" : "Note An error is signaled either precisely or imprecisely, but never both. ... CR Slave interface receiving the CR response. ... Error responses CoreLink CCI-500",
      "FirstSentences" : "Error responses The CCI-500 uses a combination of precise and imprecise error responses. Precise errors are signaled on the response to the request that caused the error. Except for DVM or Evict ..."
    }, {
      "title" : "Clocking and reset",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "excerpt" : "The CCI-500 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-500",
      "firstSentences" : "Clocking and reset The CCI-500 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-500 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking and reset ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysurihash" : "QhiBrWZaN1AoF0cB",
        "urihash" : "QhiBrWZaN1AoF0cB",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585146764000,
        "sysconcepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "documenttype" : "html",
        "isattachment" : "3435488",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "b5f9d697e572fbe6716b80bb9fbbb8f0027352db0befcb48f37720d103dd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf34d",
        "transactionid" : 864299,
        "title" : "Clocking and reset ",
        "products" : [ "CoreLink CCI-500" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680920319592,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 2052,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150348827,
        "syssize" : 2052,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3435488",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100023/0100/functional-description/clocking-and-reset?lang=en",
        "modified" : 1635957227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680920319592,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clocking and reset",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/clocking-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/clocking-and-reset",
      "Excerpt" : "The CCI-500 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-500",
      "FirstSentences" : "Clocking and reset The CCI-500 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-500 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ..."
    }, {
      "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
      "firstSentences" : "Arm® CoreLink™ CCI-500 Cache Coherent Interconnect Revision: r1p0 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100023_0100_01_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100023",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3435488",
          "sysurihash" : "LNGMaYVYtdHaqJbQ",
          "urihash" : "LNGMaYVYtdHaqJbQ",
          "sysuri" : "https://developer.arm.com/documentation/100023/0100/en",
          "systransactionid" : 864294,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528715061000,
          "topparentid" : 3435488,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585146764000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150436000,
          "permanentid" : "5c4537589b49d8902583efb8cbc273fd47c9fa6044be08424be427007415",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6b8c7158f500bd5bf333",
          "transactionid" : 864294,
          "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-500" ],
          "date" : 1649150436000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100023:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150436435600480,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4602,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150348827,
          "syssize" : 4602,
          "sysdate" : 1649150436000,
          "haslayout" : "1",
          "topparent" : "3435488",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3435488,
          "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150436000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100023/0100/?lang=en",
          "modified" : 1635957227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150436435600480,
          "uri" : "https://developer.arm.com/documentation/100023/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100023/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100023/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "document_number" : "100023",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3435488",
        "sysauthor" : "ARM",
        "sysurihash" : "Dgptzj41o3mUUvOm",
        "urihash" : "Dgptzj41o3mUUvOm",
        "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
        "keywords" : "Interconnect, AXI Interconnect, CCI-500, CoreLink 500, ACE",
        "systransactionid" : 864297,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1528715061000,
        "topparentid" : 3435488,
        "numberofpages" : 101,
        "sysconcepts" : "transactions ; CCI ; slave interfaces ; registers ; masters ; usage constraints ; assignments ; signals ; interfaces ; input signals ; configurations ; power states ; documentation ; arm ; functionality ; coherency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
        "attachmentparentid" : 3435488,
        "parentitem" : "5e7b6b8c7158f500bd5bf333",
        "concepts" : "transactions ; CCI ; slave interfaces ; registers ; masters ; usage constraints ; assignments ; signals ; interfaces ; input signals ; configurations ; power states ; documentation ; arm ; functionality ; coherency",
        "documenttype" : "pdf",
        "isattachment" : "3435488",
        "sysindexeddate" : 1649150600000,
        "permanentid" : "1c6b1f9f531d4d40facd9010c463a3d68457adeb7ea71761dc3b9cc3edcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6b8c7158f500bd5bf3a4",
        "transactionid" : 864297,
        "title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual ",
        "subject" : "This book is for the Arm® CoreLink CCI-500 Cache Coherent Interconnect.",
        "date" : 1649150600000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100023:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150600444362625,
        "sysisattachment" : "3435488",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3435488,
        "size" : 811551,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150350653,
        "syssubject" : "This book is for the Arm® CoreLink CCI-500 Cache Coherent Interconnect.",
        "syssize" : 811551,
        "sysdate" : 1649150600000,
        "topparent" : "3435488",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3435488,
        "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
        "wordcount" : 2222,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150600000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150600444362625,
        "uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CCI-500 Cache Coherent Interconnect Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b6b8c7158f500bd5bf3a4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/pdf/corelink_cci500_cache_coherent_interconnect_technical_reference_manual_100023_0100_01_en.pdf",
      "Excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
      "FirstSentences" : "Arm® CoreLink™ CCI-500 Cache Coherent Interconnect Revision: r1p0 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100023_0100_01_en Arm® ..."
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About the functions ",
      "document_number" : "100023",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3435488",
      "sysurihash" : "l1Mugd8a59liTðIf",
      "urihash" : "l1Mugd8a59liTðIf",
      "sysuri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1528715061000,
      "topparentid" : 3435488,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585146764000,
      "sysconcepts" : "ACE interfaces ; CCI ; performance monitoring ; cache maintenance ; hardware coherency ; registers ; functionality ; protected states ; QoS regulation ; transaction management ; low bandwidth ; Controlling clock ; Task Scheduling ; processing models ; fundamental requirement ; processor clusters",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260f" ],
      "attachmentparentid" : 3435488,
      "parentitem" : "5e7b6b8c7158f500bd5bf333",
      "concepts" : "ACE interfaces ; CCI ; performance monitoring ; cache maintenance ; hardware coherency ; registers ; functionality ; protected states ; QoS regulation ; transaction management ; low bandwidth ; Controlling clock ; Task Scheduling ; processing models ; fundamental requirement ; processor clusters",
      "documenttype" : "html",
      "isattachment" : "3435488",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150682000,
      "permanentid" : "a7857355238710537463689ebe26a4668d36ec9652c4ee637035a2382dd1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6b8c7158f500bd5bf344",
      "transactionid" : 864299,
      "title" : "About the functions ",
      "products" : [ "CoreLink CCI-500" ],
      "date" : 1649150682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100023:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150682580222935,
      "sysisattachment" : "3435488",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3435488,
      "size" : 1822,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150348827,
      "syssize" : 1822,
      "sysdate" : 1649150682000,
      "haslayout" : "1",
      "topparent" : "3435488",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3435488,
      "content_description" : "This book is for the Arm CoreLink CCI-500 Cache Coherent Interconnect. The CCI-500 is a programmable high bandwidth interconnect that enables hardware-coherent systems.",
      "wordcount" : 151,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-500" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150682000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100023/0100/functional-description/about-the-functions?lang=en",
      "modified" : 1635957227000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150682580222935,
      "uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
      "syscollection" : "default"
    },
    "Title" : "About the functions",
    "Uri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "PrintableUri" : "https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "ClickUri" : "https://developer.arm.com/documentation/100023/0100/functional-description/about-the-functions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100023/0100/en/functional-description/about-the-functions",
    "Excerpt" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters ...",
    "FirstSentences" : "About the functions The CCI-500 is a coherent interconnect that enables hardware coherency. In hardware coherent systems, an operating system can run over multiple processor clusters without ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "firstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "5xKRamH9ñVGQNxgF",
        "urihash" : "5xKRamH9ñVGQNxgF",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "61649ee3916eda3ac76ba239f3042a11a23e0e5196a26773f2f62abbf09c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adb",
        "transactionid" : 864299,
        "title" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680884277169,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2500,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680884277169,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "FirstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ..."
    }, {
      "title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "firstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "HðvnwP5yHp1omLcI",
        "urihash" : "HðvnwP5yHp1omLcI",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "7bfef71fb82978396dc3f2c7381bc5ab17683659b102d867e4a9a3558e48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adc",
        "transactionid" : 864299,
        "title" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680806309996,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2116,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680806309996,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "Excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "FirstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "100237",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439483",
      "sysurihash" : "sFfcKjKMU47ñGyXR",
      "urihash" : "sFfcKjKMU47ñGyXR",
      "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1549006552000,
      "topparentid" : 3439483,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300535000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439483,
      "parentitem" : "5e7dc43799dba00e4b734acf",
      "documenttype" : "html",
      "isattachment" : "3439483",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150681000,
      "permanentid" : "bcb46f9b00cc0bc017c22daa7edc3b71883c5830e03971b3ee2573c05ecb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc43799dba00e4b734ad4",
      "transactionid" : 864299,
      "title" : "Functional Description ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150681000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100237:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150681144457571,
      "sysisattachment" : "3439483",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439483,
      "size" : 201,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150330809,
      "syssize" : 201,
      "sysdate" : 1649150681000,
      "haslayout" : "1",
      "topparent" : "3439483",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439483,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150681000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100237/0100/functional-description?lang=en",
      "modified" : 1636099413000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150681144457571,
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "Excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ..."
  }, {
    "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "firstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "m1AUqtkVZum4Chcp",
        "urihash" : "m1AUqtkVZum4Chcp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150651000,
        "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360de",
        "transactionid" : 864298,
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150651000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150651584979023,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450358,
        "syssize" : 2201,
        "sysdate" : 1649150651000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 170,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150651000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150651584979023,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
      "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "DjpOa72g2ua0zH4H",
        "urihash" : "DjpOa72g2ua0zH4H",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "functional operation ; MBIST ; data log ; detecting failures ; loading instructions ; timing sequences ; design",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "46ad5cb5c9af964385f48a2a1fc5f818eb5b6c82181134c5bf0d59308342",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360f0",
        "transactionid" : 864298,
        "title" : "Functional Description ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150641202887815,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 406,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450342,
        "syssize" : 406,
        "sysdate" : 1649150641000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/functional-description?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150641202887815,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller ... It includes timing sequences for loading instructions, starting the MBIST engine, ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter contains a functional overview of the MBIST controller example design, and a description of its functional operation. It includes timing sequences ..."
    }, {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "firstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0414",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480003",
          "sysurihash" : "m1AUqtkVZum4Chcp",
          "urihash" : "m1AUqtkVZum4Chcp",
          "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "systransactionid" : 864298,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822815000,
          "topparentid" : 3480003,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371781000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150651000,
          "permanentid" : "f8b756bf48478ea3b337232e63d36c57af2244bac0744ae98f32f8d318f9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1cc588295d1e18d360de",
          "transactionid" : 864298,
          "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649150651000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0414:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150651584979023,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150450358,
          "syssize" : 2201,
          "sysdate" : 1649150651000,
          "haslayout" : "1",
          "topparent" : "3480003",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480003,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
          "wordcount" : 170,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150651000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0414/i/?lang=en",
          "modified" : 1639128621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150651584979023,
          "uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en",
        "Excerpt" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Cortex-A9 MBIST Controller Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "ddi0414",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480003",
        "sysurihash" : "CjkOi5GPpRUYuCcB",
        "urihash" : "CjkOi5GPpRUYuCcB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1347822815000,
        "topparentid" : 3480003,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371781000,
        "sysconcepts" : "feedback ; documentation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3480003,
        "parentitem" : "5e8e1cc588295d1e18d360de",
        "concepts" : "feedback ; documentation",
        "documenttype" : "html",
        "isattachment" : "3480003",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150641000,
        "permanentid" : "8033528dd59e71383a6864863fa2ba12273cdd7822c2ed09b1f2840dee5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1cc588295d1e18d360e8",
        "transactionid" : 864298,
        "title" : "Feedback ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649150640000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0414:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150640990000008,
        "sysisattachment" : "3480003",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480003,
        "size" : 88,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150450311,
        "syssize" : 88,
        "sysdate" : 1649150640000,
        "haslayout" : "1",
        "topparent" : "3480003",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480003,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0414/i/preface/feedback?lang=en",
        "modified" : 1639128621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150640990000008,
        "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0414/i/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/preface/feedback",
      "Excerpt" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9",
      "FirstSentences" : "Feedback ARM welcomes feedback on this product and its documentation. Feedback Cortex-A9"
    } ],
    "totalNumberOfChildResults" : 40,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "document_number" : "ddi0414",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480003",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "vOw1BSCBN0pKtocf",
      "urihash" : "vOw1BSCBN0pKtocf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864299,
      "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1347822815000,
      "topparentid" : 3480003,
      "numberofpages" : 54,
      "sysconcepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3480003,
      "parentitem" : "5e8e1cc588295d1e18d360de",
      "concepts" : "MBIST controller ; configurations ; A9 processor ; RAM arrays ; select inputs ; Cortex ; multiplexors ; signals ; arrays ; shows ; diagram conventions ; documentation ; operating frequency ; test algorithms ; traditional method ; sequences of reads",
      "documenttype" : "pdf",
      "isattachment" : "3480003",
      "sysindexeddate" : 1649150679000,
      "permanentid" : "3e58fb0ccf74db79edff79c57ef3e469634e32bdea9ea0f3a6c643d90d0e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1cc688295d1e18d3612b",
      "transactionid" : 864299,
      "title" : "Cortex-A9 MBIST Controller Technical Reference Manual ",
      "subject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "date" : 1649150679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0414:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150679609878120,
      "sysisattachment" : "3480003",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480003,
      "size" : 631614,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150452551,
      "syssubject" : "MBIST tests embedded memories in ARM-based products. MBIST performs sequences of reads and writes to memory according to a test algorithm. This book is for engineers who want to use the MBIST controller to test the RAM blocks in Cortex-A9 processors. Some knowledge of the AXI protocol is required.",
      "syssize" : 631614,
      "sysdate" : 1649150679000,
      "topparent" : "3480003",
      "author" : "ARM Limited",
      "label_version" : "r4p1",
      "systopparentid" : 3480003,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 MBIST controller.",
      "wordcount" : 1263,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150679000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150679609878120,
      "uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A9 MBIST Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1cc688295d1e18d3612b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0414/i/en/pdf/DDI0414I_cortex_a9_mbist_controller_r4p1_trm.pdf",
    "Excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
    "FirstSentences" : "Cortex-A9 MBIST Controller Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0414I (ID091612) ARM DDI 0414I ID091612 Cortex-A9 MBIST Controller"
  }, {
    "title" : "Software programmed calibration sequence",
    "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "excerpt" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the ... The DLL then brings the MPMCDLLCALIBACK signal HIGH and starts calibration.",
    "firstSentences" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the MPMCDynamicControl DC field, the MPMCDLLCALIBREQ signal goes active. The DLL then brings the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
      "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "Ec065vð5sQbtwB11",
        "urihash" : "Ec065vð5sQbtwB11",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "systransactionid" : 864293,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150408000,
        "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fc988295d1e18d36f52",
        "transactionid" : 864293,
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150408000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150408732815422,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1778,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 1778,
        "sysdate" : 1649150408000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150408000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150408732815422,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
      "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "DLL implementations",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "excerpt" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at ... The disadvantage of continuous calibration is that it can use considerable power.",
      "firstSentences" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at set intervals. The disadvantage of continuous calibration is that it can use considerable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DLL implementations ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "PuNlPMUfZPNb6ePU",
        "urihash" : "PuNlPMUfZPNb6ePU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
        "systransactionid" : 864296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "delay ; set intervals ; clock ; See Percent-of-clock ; reference ; calibration ; Read transfers ; reason recalibration ; considerable power ; architectures ; implementations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "delay ; set intervals ; clock ; See Percent-of-clock ; reference ; calibration ; Read transfers ; reason recalibration ; considerable power ; architectures ; implementations",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150567000,
        "permanentid" : "b7d4b8de1fc2813de6d51ad9e1a740829ea0a67fbd2bfa5f6795a903f009",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720e",
        "transactionid" : 864296,
        "title" : "DLL implementations ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150567000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150567246049111,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 762,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 762,
        "sysdate" : 1649150567000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150567246049111,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
        "syscollection" : "default"
      },
      "Title" : "DLL implementations",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-implementations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-implementations",
      "Excerpt" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at ... The disadvantage of continuous calibration is that it can use considerable power.",
      "FirstSentences" : "DLL implementations DLL blocks can either perform voltage and temperature calibration continuously, or at set intervals. The disadvantage of continuous calibration is that it can use considerable ..."
    }, {
      "title" : "About the DLL",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "excerpt" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. ... Figure 12.1.",
      "firstSentences" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. Each data strobe is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the DLL ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "mJAKUGNp3gq4h7wp",
        "urihash" : "mJAKUGNp3gq4h7wp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
        "systransactionid" : 864295,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "data strobes ; signals ; timing diagram ; temperature ; chip ; amount ; DDR-SDRAM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "data strobes ; signals ; timing diagram ; temperature ; chip ; amount ; DDR-SDRAM",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150489000,
        "permanentid" : "3333f55832b55f3744ce1dc3a7e4b8c9474f8975cc0f2dc311f60d6a4c5b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720b",
        "transactionid" : 864295,
        "title" : "About the DLL ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150489000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150489668920676,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 909,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 909,
        "sysdate" : 1649150489000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150489000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150489668920676,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
        "syscollection" : "default"
      },
      "Title" : "About the DLL",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/about-the-dll?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/about-the-dll",
      "Excerpt" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. ... Figure 12.1.",
      "FirstSentences" : "About the DLL DDR-SDRAM provides data strobe signals that are used to register read and write data. For every eight bits of data bus, there is an associated data strobe. Each data strobe is ..."
    }, {
      "title" : "DLL calibration",
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "excerpt" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, ... DLL calibration can be enabled by setting the MPMCDynamicControl, DLL Enable (DE) ... Figure 12.2.",
      "firstSentences" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, that can be used by systems using a DLL block, see Figure 12.2. DLL calibration can be enabled by setting ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "document_number" : "ddi0269",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3482800",
          "sysurihash" : "Ec065vð5sQbtwB11",
          "urihash" : "Ec065vð5sQbtwB11",
          "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "systransactionid" : 864293,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257282000,
          "topparentid" : 3482800,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372553000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150408000,
          "permanentid" : "e554f2e7292c9ebb47b2f0dce654696cf8662f4b749860a6771042c4d2f0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1fc988295d1e18d36f52",
          "transactionid" : 864293,
          "title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649150408000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0269:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150408732815422,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1778,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150263514,
          "syssize" : 1778,
          "sysdate" : 1649150408000,
          "haslayout" : "1",
          "topparent" : "3482800",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3482800,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150408000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0269/a/?lang=en",
          "modified" : 1638977695000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150408732815422,
          "uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en",
        "Excerpt" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell MultiPort Memory Controller (PL176) Technical Reference Manual Copyright 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DLL calibration ",
        "document_number" : "ddi0269",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3482800",
        "sysurihash" : "J6d8Dpw0v5FcCy65",
        "urihash" : "J6d8Dpw0v5FcCy65",
        "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
        "systransactionid" : 864295,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257282000,
        "topparentid" : 3482800,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372553000,
        "sysconcepts" : "request signal ; goes active ; SDRAM ; PrimeCell ; memory ; MPMCDynamicControl ; self-refresh exit ; take",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3482800,
        "parentitem" : "5e8e1fc988295d1e18d36f52",
        "concepts" : "request signal ; goes active ; SDRAM ; PrimeCell ; memory ; MPMCDynamicControl ; self-refresh exit ; take",
        "documenttype" : "html",
        "isattachment" : "3482800",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150489000,
        "permanentid" : "27cd499066e045e7cd95646feb791b7ece1ead71944e98ba3de39224f359",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1fcc88295d1e18d3720c",
        "transactionid" : 864295,
        "title" : "DLL calibration ",
        "products" : [ "DMA Controller" ],
        "date" : 1649150489000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0269:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150489496876954,
        "sysisattachment" : "3482800",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3482800,
        "size" : 1429,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150263514,
        "syssize" : 1429,
        "sysdate" : 1649150489000,
        "haslayout" : "1",
        "topparent" : "3482800",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3482800,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150489000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
        "modified" : 1638977695000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150489496876954,
        "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
        "syscollection" : "default"
      },
      "Title" : "DLL calibration",
      "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration",
      "Excerpt" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, ... DLL calibration can be enabled by setting the MPMCDynamicControl, DLL Enable (DE) ... Figure 12.2.",
      "FirstSentences" : "DLL calibration The PrimeCell MPMC provides signals, MPMCDLLCALIBREQ and MPMCDLLCALIBACK, that can be used by systems using a DLL block, see Figure 12.2. DLL calibration can be enabled by setting ..."
    } ],
    "totalNumberOfChildResults" : 257,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Software programmed calibration sequence ",
      "document_number" : "ddi0269",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3482800",
      "sysurihash" : "7cPx4koe5YTWbwaU",
      "urihash" : "7cPx4koe5YTWbwaU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
      "systransactionid" : 864296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257282000,
      "topparentid" : 3482800,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372553000,
      "sysconcepts" : "MPMCDLLCALIBACK signal ; calibration ; MPMCDynamicControl ; goes ; memory ; brought",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3482800,
      "parentitem" : "5e8e1fc988295d1e18d36f52",
      "concepts" : "MPMCDLLCALIBACK signal ; calibration ; MPMCDynamicControl ; goes ; memory ; brought",
      "documenttype" : "html",
      "isattachment" : "3482800",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150569000,
      "permanentid" : "90a4db8a453a651993bd0811ebbef730580324285e1461f8873dc4c8b0d3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1fcc88295d1e18d3720d",
      "transactionid" : 864296,
      "title" : "Software programmed calibration sequence ",
      "products" : [ "DMA Controller" ],
      "date" : 1649150569000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0269:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150569168333734,
      "sysisattachment" : "3482800",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3482800,
      "size" : 623,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150263514,
      "syssize" : 623,
      "sysdate" : 1649150569000,
      "haslayout" : "1",
      "topparent" : "3482800",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3482800,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell MPMC (PL176).",
      "wordcount" : 46,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150569000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
      "modified" : 1638977695000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150569168333734,
      "uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
      "syscollection" : "default"
    },
    "Title" : "Software programmed calibration sequence",
    "Uri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0269/a/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0269/a/en/delay-locked-loop/dll-calibration/software-programmed-calibration-sequence",
    "Excerpt" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the ... The DLL then brings the MPMCDLLCALIBACK signal HIGH and starts calibration.",
    "FirstSentences" : "Software programmed calibration sequence If DLL calibration is initiated by software by asserting the MPMCDynamicControl DC field, the MPMCDLLCALIBREQ signal goes active. The DLL then brings the ..."
  }, {
    "title" : "Functional operation",
    "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "excerpt" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper ... Functional operation ARM PrimeCell",
    "firstSentences" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper Register level interface Peripheral test ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Peripheral Test Block Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
      "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Peripheral Test Block Technical Reference Manual ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "j09Di3QyivñdmM6l",
        "urihash" : "j09Di3QyivñdmM6l",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145881000,
        "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373ba",
        "transactionid" : 864202,
        "title" : "Peripheral Test Block Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145881000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145881031324463,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1704,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 1704,
        "sysdate" : 1649145881000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145881000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145881031324463,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "syscollection" : "default"
      },
      "Title" : "Peripheral Test Block Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
      "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "FIFO options for usage models",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "excerpt" : "It is sometimes best for synchronization and tracing to keep the FIFO width equal to the packet ... Figure 2.10. Example FIFO configuration 2 FIFO options for usage models ARM PrimeCell",
      "firstSentences" : "FIFO options for usage models The width and depth of the FIFO is not fixed in the PTB. It can have any width from 1 to 2048 bits and any depth as long as it is a power of two. The choice of width ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Peripheral Test Block Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Peripheral Test Block Technical Reference Manual ",
          "document_number" : "ddi0364",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982890",
          "sysurihash" : "j09Di3QyivñdmM6l",
          "urihash" : "j09Di3QyivñdmM6l",
          "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259726000,
          "topparentid" : 4982890,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372766000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145881000,
          "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e209e88295d1e18d373ba",
          "transactionid" : 864202,
          "title" : "Peripheral Test Block Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145881000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0364:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145881031324463,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145696326,
          "syssize" : 1704,
          "sysdate" : 1649145881000,
          "haslayout" : "1",
          "topparent" : "4982890",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982890,
          "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0364/a/?lang=en",
          "modified" : 1639048605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145881031324463,
          "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "syscollection" : "default"
        },
        "Title" : "Peripheral Test Block Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "FIFO options for usage models ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "bja1a1hjTTropx5M",
        "urihash" : "bja1a1hjTTropx5M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
        "systransactionid" : 864203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "sysconcepts" : "data rate ; FIFOs ; clock cycle ; accesses ; interface ; PI ; applications ; low average ; emptied faster ; Color Liquid Crystal Display ; synchronization",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4982890,
        "parentitem" : "5e8e209e88295d1e18d373ba",
        "concepts" : "data rate ; FIFOs ; clock cycle ; accesses ; interface ; PI ; applications ; low average ; emptied faster ; Color Liquid Crystal Display ; synchronization",
        "documenttype" : "html",
        "isattachment" : "4982890",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145925000,
        "permanentid" : "251d3a52511b57f697b5ce17979d7df5790e981fc2bb56ba9dca290ad3a1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373d6",
        "transactionid" : 864203,
        "title" : "FIFO options for usage models ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145925000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145925098009947,
        "sysisattachment" : "4982890",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982890,
        "size" : 2910,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 2910,
        "sysdate" : 1649145925000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 175,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145925000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145925098009947,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
        "syscollection" : "default"
      },
      "Title" : "FIFO options for usage models",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation/fifo-options-for-usage-models?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation/fifo-options-for-usage-models",
      "Excerpt" : "It is sometimes best for synchronization and tracing to keep the FIFO width equal to the packet ... Figure 2.10. Example FIFO configuration 2 FIFO options for usage models ARM PrimeCell",
      "FirstSentences" : "FIFO options for usage models The width and depth of the FIFO is not fixed in the PTB. It can have any width from 1 to 2048 bits and any depth as long as it is a power of two. The choice of width ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation.",
      "firstSentences" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation. Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Peripheral Test Block Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Peripheral Test Block Technical Reference Manual ",
          "document_number" : "ddi0364",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982890",
          "sysurihash" : "j09Di3QyivñdmM6l",
          "urihash" : "j09Di3QyivñdmM6l",
          "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259726000,
          "topparentid" : 4982890,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372766000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145881000,
          "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e209e88295d1e18d373ba",
          "transactionid" : 864202,
          "title" : "Peripheral Test Block Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145881000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0364:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145881031324463,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145696326,
          "syssize" : 1704,
          "sysdate" : 1649145881000,
          "haslayout" : "1",
          "topparent" : "4982890",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982890,
          "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0364/a/?lang=en",
          "modified" : 1639048605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145881031324463,
          "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "syscollection" : "default"
        },
        "Title" : "Peripheral Test Block Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "rfqMCeinP8SHbHUu",
        "urihash" : "rfqMCeinP8SHbHUu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
        "systransactionid" : 864203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4982890,
        "parentitem" : "5e8e209e88295d1e18d373ba",
        "documenttype" : "html",
        "isattachment" : "4982890",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145911000,
        "permanentid" : "baa2345f43e2b5473d35e4d74f0feda36cd8e91456f0b93290a507ac1901",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373cd",
        "transactionid" : 864203,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145911783924591,
        "sysisattachment" : "4982890",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982890,
        "size" : 218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 218,
        "sysdate" : 1649145911000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/functional-overview?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145911783924591,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation.",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter provides a functional description and operation of the PTB. It contains the following sections: Functional description Functional operation. Functional ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "excerpt" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the ... Each PTB has its own internal structure, but share a common configuration and data ...",
      "firstSentences" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the SoC. Each PTB has its own internal structure, but share a common configuration and data ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Peripheral Test Block Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Peripheral Test Block Technical Reference Manual ",
          "document_number" : "ddi0364",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982890",
          "sysurihash" : "j09Di3QyivñdmM6l",
          "urihash" : "j09Di3QyivñdmM6l",
          "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158259726000,
          "topparentid" : 4982890,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372766000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145881000,
          "permanentid" : "3eeac2eb768f92082f8e42acc566cd1ed67d3e5f99cd548a86d4332a24e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e209e88295d1e18d373ba",
          "transactionid" : 864202,
          "title" : "Peripheral Test Block Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145881000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0364:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145881031324463,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1704,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145696326,
          "syssize" : 1704,
          "sysdate" : 1649145881000,
          "haslayout" : "1",
          "topparent" : "4982890",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982890,
          "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145881000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0364/a/?lang=en",
          "modified" : 1639048605000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145881031324463,
          "uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
          "syscollection" : "default"
        },
        "Title" : "Peripheral Test Block Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en",
        "Excerpt" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "Peripheral Test Block Technical Reference Manual Copyright 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0364",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982890",
        "sysurihash" : "4GWZrPdsMbWfNSW8",
        "urihash" : "4GWZrPdsMbWfNSW8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
        "systransactionid" : 864203,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158259726000,
        "topparentid" : 4982890,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372766000,
        "sysconcepts" : "test wrapper ; level implementation ; environment ; interface ; own ; card ; model removal ; error generation ; block performing ; common configuration ; internal structure ; multiple PrimeCells ; initialization",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4982890,
        "parentitem" : "5e8e209e88295d1e18d373ba",
        "concepts" : "test wrapper ; level implementation ; environment ; interface ; own ; card ; model removal ; error generation ; block performing ; common configuration ; internal structure ; multiple PrimeCells ; initialization",
        "documenttype" : "html",
        "isattachment" : "4982890",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145911000,
        "permanentid" : "dd7f4a26e71d19c1a65dda3d8e8d9d1ef01267d12ab6cb2c1f9412777d46",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e209e88295d1e18d373ce",
        "transactionid" : 864203,
        "title" : "Functional description ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0364:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145911648158858,
        "sysisattachment" : "4982890",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982890,
        "size" : 928,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145696326,
        "syssize" : 928,
        "sysdate" : 1649145911000,
        "haslayout" : "1",
        "topparent" : "4982890",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982890,
        "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
        "wordcount" : 91,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0364/a/functional-overview/functional-description?lang=en",
        "modified" : 1639048605000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145911648158858,
        "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-description",
      "Excerpt" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the ... Each PTB has its own internal structure, but share a common configuration and data ...",
      "FirstSentences" : "Functional description The PTB methodology permits multiple PrimeCells, each with its own PTB within the SoC. Each PTB has its own internal structure, but share a common configuration and data ..."
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional operation ",
      "document_number" : "ddi0364",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4982890",
      "sysurihash" : "KYON0gðb5ZhHiUgo",
      "urihash" : "KYON0gðb5ZhHiUgo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
      "systransactionid" : 864203,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158259726000,
      "topparentid" : 4982890,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586372766000,
      "sysconcepts" : "Peripheral test ; usage models ; wrapper Register ; clock domains ; internal structure ; Functional operation",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4982890,
      "parentitem" : "5e8e209e88295d1e18d373ba",
      "concepts" : "Peripheral test ; usage models ; wrapper Register ; clock domains ; internal structure ; Functional operation",
      "documenttype" : "html",
      "isattachment" : "4982890",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145925000,
      "permanentid" : "116a9b7c5362c7a25f270e37f569503dbdbfb9c4e86f4f2f9f53eefcab18",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e209e88295d1e18d373cf",
      "transactionid" : 864203,
      "title" : "Functional operation ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649145925000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0364:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145925594602057,
      "sysisattachment" : "4982890",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4982890,
      "size" : 270,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145696326,
      "syssize" : 270,
      "sysdate" : 1649145925000,
      "haslayout" : "1",
      "topparent" : "4982890",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4982890,
      "content_description" : "This is the TRM for the Peripheral Test Block (PTB).",
      "wordcount" : 29,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145925000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0364/a/functional-overview/functional-operation?lang=en",
      "modified" : 1639048605000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145925594602057,
      "uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
      "syscollection" : "default"
    },
    "Title" : "Functional operation",
    "Uri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0364/a/functional-overview/functional-operation?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0364/a/en/functional-overview/functional-operation",
    "Excerpt" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper ... Functional operation ARM PrimeCell",
    "FirstSentences" : "Functional operation This section describes: PTB internal structure Transferring data between clock domains XVC data transfer Peripheral test wrapper Register level interface Peripheral test ..."
  }, {
    "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
    "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
    "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "QoS programmable registers",
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "excerpt" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS ... Write Channel QoS Value Override Register. QoS Control Register. Max OT Registers.",
      "firstSentences" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS Value Override Register. Write Channel QoS Value Override Register. QoS Control Register. Max OT ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "ddi0470",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515516",
          "sysurihash" : "Nze1VJL9LD6Y0V5c",
          "urihash" : "Nze1VJL9LD6Y0V5c",
          "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1452512622000,
          "topparentid" : 3515516,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435539000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145864000,
          "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15d37100066a414f731d",
          "transactionid" : 864202,
          "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-400" ],
          "date" : 1649145864000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0470:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145864802793505,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145624281,
          "syssize" : 4554,
          "sysdate" : 1649145864000,
          "haslayout" : "1",
          "topparent" : "3515516",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515516,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145864000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0470/k/?lang=en",
          "modified" : 1639133227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145864802793505,
          "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "QoS programmable registers ",
        "document_number" : "ddi0470",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515516",
        "sysurihash" : "W3NZXnmsghcH5Yi5",
        "urihash" : "W3NZXnmsghcH5Yi5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1452512622000,
        "topparentid" : 3515516,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435539000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
        "attachmentparentid" : 3515516,
        "parentitem" : "5e8f15d37100066a414f731d",
        "documenttype" : "html",
        "isattachment" : "3515516",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145864000,
        "permanentid" : "75e301ec215e9c2fda6d99f76ae045a40bd6c0ffd5bd8ced3f283defa5d6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15d47100066a414f7378",
        "transactionid" : 864202,
        "title" : "QoS programmable registers ",
        "products" : [ "CoreLink CCI-400" ],
        "date" : 1649145864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0470:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145864736521491,
        "sysisattachment" : "3515516",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515516,
        "size" : 314,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145624266,
        "syssize" : 314,
        "sysdate" : 1649145864000,
        "haslayout" : "1",
        "topparent" : "3515516",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515516,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
        "modified" : 1639133227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145864736521491,
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
        "syscollection" : "default"
      },
      "Title" : "QoS programmable registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description/quality-of-service/qos-programmable-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description/quality-of-service/qos-programmable-registers",
      "Excerpt" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS ... Write Channel QoS Value Override Register. QoS Control Register. Max OT Registers.",
      "FirstSentences" : "QoS programmable registers Programmers Model describes the following registers: Read Channel QoS Value Override Register. Write Channel QoS Value Override Register. QoS Control Register. Max OT ..."
    }, {
      "title" : "Event Select Register",
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "excerpt" : "Table 3.20. Event Select Register bit assignments Bits Reset Access Function [31:8] - RAZ\\/WI ... [7:5] ... [4:0] ... See PMU event list. ... Event Select Register CoreLink CCI-400",
      "firstSentences" : "Event Select Register The Event Select Register (ESR) characteristics are: Purpose Determines the event that a particular counter counts. One register exists per counter. This register is not ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "ddi0470",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515516",
          "sysurihash" : "Nze1VJL9LD6Y0V5c",
          "urihash" : "Nze1VJL9LD6Y0V5c",
          "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1452512622000,
          "topparentid" : 3515516,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435539000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145864000,
          "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15d37100066a414f731d",
          "transactionid" : 864202,
          "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-400" ],
          "date" : 1649145864000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0470:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145864802793505,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145624281,
          "syssize" : 4554,
          "sysdate" : 1649145864000,
          "haslayout" : "1",
          "topparent" : "3515516",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515516,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145864000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0470/k/?lang=en",
          "modified" : 1639133227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145864802793505,
          "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Event Select Register ",
        "document_number" : "ddi0470",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515516",
        "sysurihash" : "Km6Hxi3IMKbfh8ya",
        "urihash" : "Km6Hxi3IMKbfh8ya",
        "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1452512622000,
        "topparentid" : 3515516,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435539000,
        "sysconcepts" : "usage constraints ; counters ; assignments ; register ; shows ; interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
        "attachmentparentid" : 3515516,
        "parentitem" : "5e8f15d37100066a414f731d",
        "concepts" : "usage constraints ; counters ; assignments ; register ; shows ; interfaces",
        "documenttype" : "html",
        "isattachment" : "3515516",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145864000,
        "permanentid" : "091901f00965640918f8118476a9319f0c5eb34d462275ad6915892d3a0f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15d47100066a414f73a9",
        "transactionid" : 864202,
        "title" : "Event Select Register ",
        "products" : [ "CoreLink CCI-400" ],
        "date" : 1649145864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0470:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145864054215847,
        "sysisattachment" : "3515516",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515516,
        "size" : 1037,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145624236,
        "syssize" : 1037,
        "sysdate" : 1649145864000,
        "haslayout" : "1",
        "topparent" : "3515516",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515516,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
        "modified" : 1639133227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145864054215847,
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
        "syscollection" : "default"
      },
      "Title" : "Event Select Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/programmers-model/register-descriptions/event-select-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/programmers-model/register-descriptions/event-select-register",
      "Excerpt" : "Table 3.20. Event Select Register bit assignments Bits Reset Access Function [31:8] - RAZ\\/WI ... [7:5] ... [4:0] ... See PMU event list. ... Event Select Register CoreLink CCI-400",
      "FirstSentences" : "Event Select Register The Event Select Register (ESR) characteristics are: Purpose Determines the event that a particular counter counts. One register exists per counter. This register is not ..."
    }, {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache ... It contains the following sections: About the functions. ... Speculative fetch.",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache Coherent Interconnect. It contains the following sections: About the functions. Snoop ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "firstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "ddi0470",
          "document_version" : "k",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3515516",
          "sysurihash" : "Nze1VJL9LD6Y0V5c",
          "urihash" : "Nze1VJL9LD6Y0V5c",
          "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "systransactionid" : 864202,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1452512622000,
          "topparentid" : 3515516,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586435539000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145864000,
          "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f15d37100066a414f731d",
          "transactionid" : 864202,
          "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-400" ],
          "date" : 1649145864000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0470:k:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145864802793505,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4554,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145624281,
          "syssize" : 4554,
          "sysdate" : 1649145864000,
          "haslayout" : "1",
          "topparent" : "3515516",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3515516,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
          "document_revision" : "k",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145864000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0470/k/?lang=en",
          "modified" : 1639133227000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145864802793505,
          "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
        "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0470",
        "document_version" : "k",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3515516",
        "sysurihash" : "dbImLUsjejgzfY5F",
        "urihash" : "dbImLUsjejgzfY5F",
        "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1452512622000,
        "topparentid" : 3515516,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586435539000,
        "sysconcepts" : "Performance Monitoring Unit ; Speculative ; control ; connectivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
        "attachmentparentid" : 3515516,
        "parentitem" : "5e8f15d37100066a414f731d",
        "concepts" : "Performance Monitoring Unit ; Speculative ; control ; connectivity",
        "documenttype" : "html",
        "isattachment" : "3515516",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145863000,
        "permanentid" : "0e07bfb74472a3550337924007a723a4c534e78e1b969f193a6ccd39a88f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f15d47100066a414f7343",
        "transactionid" : 864202,
        "title" : "Functional Description ",
        "products" : [ "CoreLink CCI-400" ],
        "date" : 1649145863000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0470:k:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145863380257934,
        "sysisattachment" : "3515516",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3515516,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145624281,
        "syssize" : 491,
        "sysdate" : 1649145863000,
        "haslayout" : "1",
        "topparent" : "3515516",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3515516,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
        "document_revision" : "k",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145863000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0470/k/functional-description?lang=en",
        "modified" : 1639133227000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145863380257934,
        "uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache ... It contains the following sections: About the functions. ... Speculative fetch.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the functionality of the CoreLink CCI-400 Cache Coherent Interconnect. It contains the following sections: About the functions. Snoop ..."
    } ],
    "totalNumberOfChildResults" : 89,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
      "document_number" : "ddi0470",
      "document_version" : "k",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3515516",
      "sysurihash" : "Nze1VJL9LD6Y0V5c",
      "urihash" : "Nze1VJL9LD6Y0V5c",
      "sysuri" : "https://developer.arm.com/documentation/ddi0470/k/en",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1452512622000,
      "topparentid" : 3515516,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586435539000,
      "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b260d" ],
      "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145864000,
      "permanentid" : "a8753af1231d2d862b0935bb9901001af94a449bd334e7a8e1a7db22fa3c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f15d37100066a414f731d",
      "transactionid" : 864202,
      "title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual ",
      "products" : [ "CoreLink CCI-400" ],
      "date" : 1649145864000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0470:k:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145864802793505,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4554,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145624281,
      "syssize" : 4554,
      "sysdate" : 1649145864000,
      "haslayout" : "1",
      "topparent" : "3515516",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3515516,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink CCI-400 Cache Coherent Interconnect.",
      "wordcount" : 302,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-400" ],
      "document_revision" : "k",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145864000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0470/k/?lang=en",
      "modified" : 1639133227000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145864802793505,
      "uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0470/k/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0470/k/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0470/k/en",
    "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. ... Revision C 16 September 2011 First release for r0p2.",
    "FirstSentences" : "ARM CoreLink CCI-400 Cache Coherent Interconnect Technical Reference Manual Copyright 2011-2015 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This ..."
  }, {
    "title" : "AMBA APB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "3cte40uSdd2kfQww",
        "urihash" : "3cte40uSdd2kfQww",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145757000,
        "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a92ff",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145757000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145757490531256,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 3985,
        "sysdate" : 1649145757000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 282,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145757000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145757490531256,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "j0qvb9kkkSuDsbEa",
        "urihash" : "j0qvb9kkkSuDsbEa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145771000,
        "permanentid" : "ce3c06e4eec551a16d8d94a1cbd600e04d20a21ed23c30ded3e145afe67d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9314",
        "transactionid" : 864199,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145771000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145771093558570,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 290,
        "sysdate" : 1649145771000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145771000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145771093558570,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell SSP overview PrimeCell SSP functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell Synchronous Serial Port (PL022). It contains the following sections: PrimeCell SSP overview ..."
    }, {
      "title" : "PrimeCell SSP functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "firstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell SSP functional description ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysurihash" : "ñEñFtNQnqbaK3iaF",
        "urihash" : "ñEñFtNQnqbaK3iaF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379718000,
        "sysconcepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "block diagram ; PrimeCell ; FIFO ; registers ; interface ; Clock prescaler ; clarity",
        "documenttype" : "html",
        "isattachment" : "3508023",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145766000,
        "permanentid" : "cec8a6173ca87ede249f3bc8a25e28eec971c126a6087fa79030544258cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc6fd977155116a9316",
        "transactionid" : 864199,
        "title" : "PrimeCell SSP functional description ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649145766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145766514239731,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145587833,
        "syssize" : 484,
        "sysdate" : 1649145766000,
        "haslayout" : "1",
        "topparent" : "3508023",
        "label_version" : "r1p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
        "modified" : 1638975491000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145766514239731,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell SSP functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description",
      "Excerpt" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. ... PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic.",
      "FirstSentences" : "PrimeCell SSP functional description Figure 2.1 shows the PrimeCell SSP block diagram. Figure 2.1. PrimeCell SSP block diagram Note For clarity, Figure 2.1 does not show the test logic. The ..."
    }, {
      "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "firstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "document_number" : "ddi0194",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508023",
          "sysurihash" : "3cte40uSdd2kfQww",
          "urihash" : "3cte40uSdd2kfQww",
          "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1453815808000,
          "topparentid" : 3508023,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379718000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145757000,
          "permanentid" : "a59ad53fbd83d844f01b7bf8ed0a7422d370422cfa50122e234e57e8b0e6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3bc6fd977155116a92ff",
          "transactionid" : 864199,
          "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649145757000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0194:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145757490531256,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3985,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145587833,
          "syssize" : 3985,
          "sysdate" : 1649145757000,
          "haslayout" : "1",
          "topparent" : "3508023",
          "label_version" : "r1p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508023,
          "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
          "wordcount" : 282,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145757000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0194/h/?lang=en",
          "modified" : 1638975491000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145757490531256,
          "uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 6 September 2000 First release Revision B 19 March 2001 Second release ...",
        "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright 2000-2001, 2009, 2011, 2016. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "document_number" : "ddi0194",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508023",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "FawDAKgMFgyzRC8N",
        "urihash" : "FawDAKgMFgyzRC8N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "keywords" : "AMBA, Peripherals, CoreLink 400, APB Peripherals",
        "systransactionid" : 864199,
        "copyright" : "Copyright ©€2000-2001, 2009, 2011, 2016. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1453815808000,
        "topparentid" : 3508023,
        "numberofpages" : 78,
        "sysconcepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3508023,
        "parentitem" : "5e8e3bc6fd977155116a92ff",
        "concepts" : "PrimeCell ; signals ; registers ; programming ; slaves ; frame format ; assignments ; peripherals ; active-LOW ; masters ; Motorola SPI ; transmissions ; configurations ; control registers ; synchronous serial ; rising edges",
        "documenttype" : "pdf",
        "isattachment" : "3508023",
        "sysindexeddate" : 1649145758000,
        "permanentid" : "2944bf0ff9d293b58a8bdf72619458b7bc42a52b77c814e9ca11fe6647bb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3bc7fd977155116a9361",
        "transactionid" : 864199,
        "title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual ",
        "subject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "date" : 1649145758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0194:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145758555894140,
        "sysisattachment" : "3508023",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508023,
        "size" : 817606,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145589321,
        "syssubject" : "ARM PrimeCell Synchronous Serial Port (PL022)\nTechnical Reference Manual. This book provides reference documentation\nfor System-on-Chip (SoC) engineers who want to integrate the ARM\nPrimeCell SSP peripheral into a system. It describes functional\nblocks, registers, programming details, and signals.",
        "syssize" : 817606,
        "sysdate" : 1649145758000,
        "topparent" : "3508023",
        "author" : "ARM Limited",
        "label_version" : "r1p4",
        "systopparentid" : 3508023,
        "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
        "wordcount" : 1483,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145758000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145758555894140,
        "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e3bc7fd977155116a9361",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/pdf/DDI0194H_ssp_pl022_trm.pdf",
      "Excerpt" : "Change ... Fourth release ... Seventh release ... Eighth release ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”.",
      "FirstSentences" : "ARM PrimeCell Synchronous Serial Port (PL022) Revision: r1p4 Technical Reference Manual Copyright © 2000-2001, 2009, 2011, 2016. All rights reserved. ARM DDI 0194H (ID012616) ARM DDI 0194H ID012616"
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA APB interface ",
      "document_number" : "ddi0194",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508023",
      "sysurihash" : "XuinX5ðk7HDiRHVO",
      "urihash" : "XuinX5ðk7HDiRHVO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1453815808000,
      "topparentid" : 3508023,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379718000,
      "sysconcepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3508023,
      "parentitem" : "5e8e3bc6fd977155116a92ff",
      "concepts" : "bus ; registers ; control ; using memory-mapped ; narrow-bus peripherals ; Advanced High-performance ; low-power extension ; FIFO memories",
      "documenttype" : "html",
      "isattachment" : "3508023",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "75001f6b4476161377f1ff5ab9951b0559322d33ed56713ff1d89be89cdd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3bc6fd977155116a9317",
      "transactionid" : 864202,
      "title" : "AMBA APB interface ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0194:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850320582704,
      "sysisattachment" : "3508023",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508023,
      "size" : 542,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145587833,
      "syssize" : 542,
      "sysdate" : 1649145850000,
      "haslayout" : "1",
      "topparent" : "3508023",
      "label_version" : "r1p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508023,
      "content_description" : "This book is for the ARM PrimeCell Synchronous Serial Port (PL022).",
      "wordcount" : 53,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
      "modified" : 1638975491000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850320582704,
      "uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0194/h/functional-overview/primecell-ssp-functional-description/amba-apb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0194/h/en/functional-overview/primecell-ssp-functional-description/amba-apb-interface",
    "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and ... The AMBA APB is a local secondary bus that provides a low-power extension to the ...",
    "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status and control registers, and transmit and receive FIFO memories. The AMBA APB is a local secondary ..."
  }, {
    "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "uZGOBsZI6icfBmCi",
        "urihash" : "uZGOBsZI6icfBmCi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f42",
        "transactionid" : 864199,
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770166742572,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145596009,
        "syssize" : 2085,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770166742572,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
      "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Product documentation, design flow, and architecture",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "firstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product documentation, design flow, and architecture ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "F3kqcnL0E9vKhC5K",
        "urihash" : "F3kqcnL0E9vKhC5K",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "build configuration ; design flow ; Reference Manual ; supplement ; functionality ; documentation ; confidential book ; integration ; Transfer Level ; reconfigure ; architecture",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145770000,
        "permanentid" : "40d807b2bfa209a5175d46d564106cec6261b924e992a0ad47263321b750",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f72",
        "transactionid" : 864199,
        "title" : "Product documentation, design flow, and architecture ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145770000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145770009307698,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 1923,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 1923,
        "sysdate" : 1649145770000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 118,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145770000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145770009307698,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
        "syscollection" : "default"
      },
      "Title" : "Product documentation, design flow, and architecture",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/introduction/product-documentation--design-flow--and-architecture?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/introduction/product-documentation--design-flow--and-architecture",
      "Excerpt" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical ... These are required at all stages of the design flow.",
      "FirstSentences" : "Product documentation, design flow, and architecture The DMC-400 documentation is as follows: Technical Reference Manual and Technical Reference Manual Supplement The TRM and TRM Supplement ..."
    }, {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "firstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "document_number" : "ddi0466",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511945",
          "sysurihash" : "uZGOBsZI6icfBmCi",
          "urihash" : "uZGOBsZI6icfBmCi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1405357954000,
          "topparentid" : 3511945,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145770000,
          "permanentid" : "8c24f7ee66fbd7f9e7ed6401aa47f80f05cfaa266c52d0c9a95e1f75a58e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f42",
          "transactionid" : 864199,
          "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMC-400" ],
          "date" : 1649145770000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0466:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145770166742572,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145596009,
          "syssize" : 2085,
          "sysdate" : 1649145770000,
          "haslayout" : "1",
          "topparent" : "3511945",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511945,
          "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145770000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0466/f/?lang=en",
          "modified" : 1639132966000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145770166742572,
          "uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en",
        "Excerpt" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011- ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual Copyright 2011-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0466",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511945",
        "sysurihash" : "sjXo5hl0pwFñNUVa",
        "urihash" : "sjXo5hl0pwFñNUVa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1405357954000,
        "topparentid" : 3511945,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
        "attachmentparentid" : 3511945,
        "parentitem" : "5e8f10bf7100066a414f6f42",
        "concepts" : "designing ; Intended audience ; SoC ; System-on-Chip ; programmers",
        "documenttype" : "html",
        "isattachment" : "3511945",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145769000,
        "permanentid" : "f3e62998320939e6fd4360515cf4858df34044ed5cd166037988d74b6140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f53",
        "transactionid" : 864199,
        "title" : "Intended audience ",
        "products" : [ "CoreLink DMC-400" ],
        "date" : 1649145769000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0466:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145769913702000,
        "sysisattachment" : "3511945",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511945,
        "size" : 359,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145595978,
        "syssize" : 359,
        "sysdate" : 1649145769000,
        "haslayout" : "1",
        "topparent" : "3511945",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511945,
        "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145769000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
        "modified" : 1639132966000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145769913702000,
        "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0466/f/preface/about-this-book/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/preface/about-this-book/intended-audience",
      "Excerpt" : "Intended audience This book is written for system designers, system integrators, and programmers who ... The DMC-400 provides an interface between the Advanced Coherency Extensions (ACE-Lite) ...",
      "FirstSentences" : "Intended audience This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) device that uses the DMC-400. The DMC-400 ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "document_number" : "ddi0466",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511945",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cKPrIBJPVNNeñKzJ",
      "urihash" : "cKPrIBJPVNNeñKzJ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "keywords" : "CoreLink 400, Dynamic Memory, Memory Controllers",
      "systransactionid" : 864202,
      "copyright" : "Copyright ©€2011-2014 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1405357954000,
      "topparentid" : 3511945,
      "numberofpages" : 44,
      "sysconcepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0d0cd74e712c4497229|5fbba0d1cd74e712c449722b" ],
      "attachmentparentid" : 3511945,
      "parentitem" : "5e8f10bf7100066a414f6f42",
      "concepts" : "signals ; functionality ; interfaces ; dfi ; ARM ; documentation ; configuration options ; integration ; designing ; acceptance capability ; third parties ; Supplement ; Adobe Acrobat ; publications ; active-LOW ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "3511945",
      "sysindexeddate" : 1649145850000,
      "permanentid" : "e27755835b180a6f1f982e48d8cd54b12579a9f1c2e191fdf8e181adbe74",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10c07100066a414f6fc7",
      "transactionid" : 864202,
      "title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual ",
      "subject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "date" : 1649145850000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0466:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145850060272149,
      "sysisattachment" : "3511945",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511945,
      "size" : 402874,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145597922,
      "syssubject" : "ARM CoreLink Dynamic Memory Controller DMC-400 Technical Reference Manual (TRM). This guide gives reference documentation for the ARM DMC-400 Dynamic Memory Controller. It describes each interface and the function of the DMC-400. PDF format.",
      "syssize" : 402874,
      "sysdate" : 1649145850000,
      "topparent" : "3511945",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3511945,
      "content_description" : "This Technical Reference Manual (TRM) is for the CoreLink DMC-400 Dynamic Memory Controller (DMC-400).",
      "wordcount" : 1199,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Dynamic Memory Controllers|CoreLink DMC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145850000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145850060272149,
      "uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMC-400 Dynamic Memory Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8f10c07100066a414f6fc7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0466/f/en/pdf/DDI0466F_dmc400_r1p3_trm.pdf",
    "Excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "FirstSentences" : "CoreLink DMC-400 Dynamic Memory Controller Revision: r1p3 Technical Reference Manual Copyright © 2011-2014 ARM. All rights reserved. ARM DDI 0466F (ID071414) ARM DDI 0466F ID071414 CoreLink DMC- ..."
  }, {
    "title" : "AMBA Test Interface",
    "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "excerpt" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory ...",
    "firstSentences" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory mapping TIC test ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1020T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
      "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
      "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1020T Technical Reference Manual ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "g7ug4SX8U59mbsA5",
        "urihash" : "g7ug4SX8U59mbsA5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145742000,
        "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
        "syslanguage" : [ "English" ],
        "itemid" : "603002fe1e2cbd4091013e49",
        "transactionid" : 864199,
        "title" : "ARM1020T Technical Reference Manual ",
        "products" : [ "Arm10" ],
        "date" : 1649145742000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145742833660983,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 2298,
        "sysdate" : 1649145742000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145742833660983,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1020T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
      "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
      "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "ARM1020T timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "excerpt" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10",
      "firstSentences" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1020T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1020T Technical Reference Manual ",
          "document_number" : "ddi0135",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488085",
          "sysurihash" : "g7ug4SX8U59mbsA5",
          "urihash" : "g7ug4SX8U59mbsA5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196348279000,
          "topparentid" : 3488085,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613759230000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145742000,
          "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
          "syslanguage" : [ "English" ],
          "itemid" : "603002fe1e2cbd4091013e49",
          "transactionid" : 864199,
          "title" : "ARM1020T Technical Reference Manual ",
          "products" : [ "Arm10" ],
          "date" : 1649145742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0135:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145742833660983,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145582479,
          "syssize" : 2298,
          "sysdate" : 1649145742000,
          "haslayout" : "1",
          "topparent" : "3488085",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488085,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0135/a/?lang=en",
          "modified" : 1638971822000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145742833660983,
          "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1020T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1020T timing parameters ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "3oYPR87CVMRE8cPY",
        "urihash" : "3oYPR87CVMRE8cPY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
        "systransactionid" : 864202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "attachmentparentid" : 3488085,
        "parentitem" : "603002fe1e2cbd4091013e49",
        "documenttype" : "html",
        "isattachment" : "3488085",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145846000,
        "permanentid" : "23f8f4dbaa608243db2c0458ca3c2dd23d60d86f2bb097145d57361aef35",
        "syslanguage" : [ "English" ],
        "itemid" : "603003001e2cbd4091013f33",
        "transactionid" : 864202,
        "title" : "ARM1020T timing parameters ",
        "products" : [ "Arm10" ],
        "date" : 1649145846000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145846897582137,
        "sysisattachment" : "3488085",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488085,
        "size" : 96,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 96,
        "sysdate" : 1649145846000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 7,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145846000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145846897582137,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "ARM1020T timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AC-Characteristics/ARM1020T-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AC-Characteristics/ARM1020T-timing-parameters",
      "Excerpt" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10",
      "FirstSentences" : "ARM1020T timing parameters Timing parameter Description tbd tbd ARM1020T timing parameters Arm10"
    }, {
      "title" : "Cache testing",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "excerpt" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I- ...",
      "firstSentences" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I-BIU and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1020T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1020T Technical Reference Manual ",
          "document_number" : "ddi0135",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488085",
          "sysurihash" : "g7ug4SX8U59mbsA5",
          "urihash" : "g7ug4SX8U59mbsA5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196348279000,
          "topparentid" : 3488085,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613759230000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145742000,
          "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
          "syslanguage" : [ "English" ],
          "itemid" : "603002fe1e2cbd4091013e49",
          "transactionid" : 864199,
          "title" : "ARM1020T Technical Reference Manual ",
          "products" : [ "Arm10" ],
          "date" : 1649145742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0135:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145742833660983,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145582479,
          "syssize" : 2298,
          "sysdate" : 1649145742000,
          "haslayout" : "1",
          "topparent" : "3488085",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488085,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0135/a/?lang=en",
          "modified" : 1638971822000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145742833660983,
          "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1020T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache testing ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "xOG3OlnðFqrw41UQ",
        "urihash" : "xOG3OlnðFqrw41UQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "sysconcepts" : "caches ; performing linefills ; read datapaths ; CP15 instructions ; DCache ; ICache ; interface ; TIC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "attachmentparentid" : 3488085,
        "parentitem" : "603002fe1e2cbd4091013e49",
        "concepts" : "caches ; performing linefills ; read datapaths ; CP15 instructions ; DCache ; ICache ; interface ; TIC",
        "documenttype" : "html",
        "isattachment" : "3488085",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145771000,
        "permanentid" : "3afbf1898cbf78a23d75926650b6d2df9b2a8e0e018faecd82f90fa29b20",
        "syslanguage" : [ "English" ],
        "itemid" : "603003001e2cbd4091013f1b",
        "transactionid" : 864199,
        "title" : "Cache testing ",
        "products" : [ "Arm10" ],
        "date" : 1649145771000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145771015280102,
        "sysisattachment" : "3488085",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488085,
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 230,
        "sysdate" : 1649145771000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145771000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145771015280102,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
        "syscollection" : "default"
      },
      "Title" : "Cache testing",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/Cache-testing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/Cache-testing",
      "Excerpt" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I- ...",
      "FirstSentences" : "Cache testing Testing the caches by TIC is performed by emulating CP15 instructions. The interface uses the same read datapaths that are in place for performing linefills in the ICache\\/I-BIU and ..."
    }, {
      "title" : "Timing in test mode",
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "excerpt" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address ... The TIC AHB Master module issues an instruction to the AMBA modules under test using ...",
      "firstSentences" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address packet to the module under test, specifically the ARM1020T. The TIC AHB Master module issues ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1020T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "firstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1020T Technical Reference Manual ",
          "document_number" : "ddi0135",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488085",
          "sysurihash" : "g7ug4SX8U59mbsA5",
          "urihash" : "g7ug4SX8U59mbsA5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "systransactionid" : 864199,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196348279000,
          "topparentid" : 3488085,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1613759230000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; IEEE ; Architecture Copyright1999 ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; responsibility ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145742000,
          "permanentid" : "c4fe12ede9a02edc592dcd4e96571de98dc1f443b0b6be1a274956d07248",
          "syslanguage" : [ "English" ],
          "itemid" : "603002fe1e2cbd4091013e49",
          "transactionid" : 864199,
          "title" : "ARM1020T Technical Reference Manual ",
          "products" : [ "Arm10" ],
          "date" : 1649145742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0135:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145742833660983,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2298,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145582479,
          "syssize" : 2298,
          "sysdate" : 1649145742000,
          "haslayout" : "1",
          "topparent" : "3488085",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488085,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0135/a/?lang=en",
          "modified" : 1638971822000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145742833660983,
          "uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1020T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en",
        "Excerpt" : "All rights reserved. ... However, all warranties implied or expressed, including but not limited to implied ... Revision History Revision A 9 February 2000 First release ARM1020T Technical ...",
        "FirstSentences" : "ARM1020T Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing in test mode ",
        "document_number" : "ddi0135",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488085",
        "sysurihash" : "QkjNyXñJTB4X23rd",
        "urihash" : "QkjNyXñJTB4X23rd",
        "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
        "systransactionid" : 864199,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1196348279000,
        "topparentid" : 3488085,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1613759230000,
        "sysconcepts" : "cycles ; AMBA ; HADDRT port ; AHB Master ; handle timing ; delay ; reads ; HADDR ; instruction ; ARM1020T",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
        "attachmentparentid" : 3488085,
        "parentitem" : "603002fe1e2cbd4091013e49",
        "concepts" : "cycles ; AMBA ; HADDRT port ; AHB Master ; handle timing ; delay ; reads ; HADDR ; instruction ; ARM1020T",
        "documenttype" : "html",
        "isattachment" : "3488085",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145768000,
        "permanentid" : "b3fde20b2fc0c7a97a18ad2d4e3c01dc53e561d8f0d1391112f2e08e3b62",
        "syslanguage" : [ "English" ],
        "itemid" : "603003001e2cbd4091013f12",
        "transactionid" : 864199,
        "title" : "Timing in test mode ",
        "products" : [ "Arm10" ],
        "date" : 1649145768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0135:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145768861130668,
        "sysisattachment" : "3488085",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488085,
        "size" : 445,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145582479,
        "syssize" : 445,
        "sysdate" : 1649145768000,
        "haslayout" : "1",
        "topparent" : "3488085",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488085,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
        "modified" : 1638971822000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145768861130668,
        "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
        "syscollection" : "default"
      },
      "Title" : "Timing in test mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface/About-the-AMBA-test-interface/Timing-in-test-mode",
      "Excerpt" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address ... The TIC AHB Master module issues an instruction to the AMBA modules under test using ...",
      "FirstSentences" : "Timing in test mode The AMBA test modules handle timing issues associated with transferring an address packet to the module under test, specifically the ARM1020T. The TIC AHB Master module issues ..."
    } ],
    "totalNumberOfChildResults" : 160,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA Test Interface ",
      "document_number" : "ddi0135",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488085",
      "sysurihash" : "uIV4ise1fsDSwt13",
      "urihash" : "uIV4ise1fsDSwt13",
      "sysuri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
      "systransactionid" : 864202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1196348279000,
      "topparentid" : 3488085,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1613759230000,
      "sysconcepts" : "test modes ; mapping TIC",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2", "5eec6e83e24a5e02d07b25a9|5f1b05cf506e662d486bdfc2" ],
      "attachmentparentid" : 3488085,
      "parentitem" : "603002fe1e2cbd4091013e49",
      "concepts" : "test modes ; mapping TIC",
      "documenttype" : "html",
      "isattachment" : "3488085",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145849000,
      "permanentid" : "1ba72358119dac83ffc271830eabed07144624d5085a66e101c124f018c9",
      "syslanguage" : [ "English" ],
      "itemid" : "603003001e2cbd4091013f0e",
      "transactionid" : 864202,
      "title" : "AMBA Test Interface ",
      "products" : [ "Arm10" ],
      "date" : 1649145849000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0135:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145849099679697,
      "sysisattachment" : "3488085",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488085,
      "size" : 268,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145582479,
      "syssize" : 268,
      "sysdate" : 1649145849000,
      "haslayout" : "1",
      "topparent" : "3488085",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488085,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM 1020T.",
      "wordcount" : 25,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm10", "Classic Processors|Arm10" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm10" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145849000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0135/a/AMBA-Test-Interface?lang=en",
      "modified" : 1638971822000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145849099679697,
      "uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA Test Interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0135/a/AMBA-Test-Interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0135/a/en/AMBA-Test-Interface",
    "Excerpt" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory ...",
    "FirstSentences" : "Chapter 9. AMBA Test Interface This chapter gives details of the ARM1020T AMBA test interface. This chapter contains the following sections: About the AMBA test interface Memory mapping TIC test ..."
  }, {
    "title" : "Revisions",
    "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "clickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "1P4Us2ECZ60mo60r",
        "urihash" : "1P4Us2ECZ60mo60r",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d594071e0",
        "transactionid" : 864198,
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696444234263,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4218,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556816,
        "syssize" : 4218,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696444234263,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Modes of operation and execution",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "firstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Modes of operation and execution ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "iPTCvDyLgTbEksXg",
        "urihash" : "iPTCvDyLgTbEksXg",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "ETM ; Modes of operation ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "ETM ; Modes of operation ; execution",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "dd8e8ce553d17d0d5170b96b0ffa3ee571e481797d6a62f9c3a3f2a97594",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d5940720b",
        "transactionid" : 864198,
        "title" : "Modes of operation and execution ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696369567096,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 174,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556796,
        "syssize" : 174,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696369567096,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
        "syscollection" : "default"
      },
      "Title" : "Modes of operation and execution",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-functional-description/programmers-model/modes-of-operation-and-execution",
      "Excerpt" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33",
      "FirstSentences" : "Modes of operation and execution This section describes how to control the ETM programming and read and program the ETM registers. Modes of operation and execution Cortex-M33"
    }, {
      "title" : "ID Register 8-13",
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "printableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "clickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "firstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "document_number" : "100232",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443073",
          "sysurihash" : "1P4Us2ECZ60mo60r",
          "urihash" : "1P4Us2ECZ60mo60r",
          "sysuri" : "https://developer.arm.com/documentation/100232/0002/en",
          "systransactionid" : 864198,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495102663000,
          "topparentid" : 3443073,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223936000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649145696000,
          "permanentid" : "8362e52073f44d9df1dca8a3618d623b3cfa30e8880b313f06a26010f40f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990016d2907d594071e0",
          "transactionid" : 864198,
          "title" : "ARM CoreSight ETM-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649145696000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100232:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649145696444234263,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4218,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145556816,
          "syssize" : 4218,
          "sysdate" : 1649145696000,
          "haslayout" : "1",
          "topparent" : "3443073",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443073,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649145696000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100232/0002/?lang=en",
          "modified" : 1636098711000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649145696444234263,
          "uri" : "https://developer.arm.com/documentation/100232/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100232/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100232/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight ETM-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight ETM-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID Register 8-13 ",
        "document_number" : "100232",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443073",
        "sysurihash" : "wHSrvJbtItQ4C3ða",
        "urihash" : "wHSrvJbtItQ4C3ða",
        "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "systransactionid" : 864198,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495102663000,
        "topparentid" : 3443073,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223936000,
        "sysconcepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443073,
        "parentitem" : "5e7c990016d2907d594071e0",
        "concepts" : "Figure B1 ; assignments ; trace stream ; register summary ; usage constraints ; TRCIDR8 ; configurations ; right-hand keys ; conditional instruction ; speculation depth ; P0 elements",
        "documenttype" : "html",
        "isattachment" : "3443073",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649145696000,
        "permanentid" : "655012e5f579dda1919fd325dc70592268410bc95cb6bc734f25408ab93d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990016d2907d59407227",
        "transactionid" : 864198,
        "title" : "ID Register 8-13 ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649145696000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100232:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649145696160087287,
        "sysisattachment" : "3443073",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443073,
        "size" : 2640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145556767,
        "syssize" : 2640,
        "sysdate" : 1649145696000,
        "haslayout" : "1",
        "topparent" : "3443073",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443073,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649145696000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
        "modified" : 1636098711000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649145696160087287,
        "uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
        "syscollection" : "default"
      },
      "Title" : "ID Register 8-13",
      "Uri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "ClickUri" : "https://developer.arm.com/documentation/100232/0002/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/etm-m33-register-descriptions/etm-m33-registers/id-register-8-13",
      "Excerpt" : "Figure B1-15 TRCIDR10 bit assignments The following table shows the TRCIDR10 bit ... 0x00000000 No special conditional instruction right-hand keys implemented. ID Register 8-13 Cortex-M33",
      "FirstSentences" : "ID Register 8-13 The TRCIDRn indicates information about the implemented trace stream. Usage constraints There are no usage constraints. Configurations These registers are available in all ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Revisions ",
      "document_number" : "100232",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443073",
      "sysurihash" : "Zñ0cDfQcfXWOVec2",
      "urihash" : "Zñ0cDfQcfXWOVec2",
      "sysuri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "systransactionid" : 864199,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1495102663000,
      "topparentid" : 3443073,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223936000,
      "sysconcepts" : "technical changes",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443073,
      "parentitem" : "5e7c990016d2907d594071e0",
      "concepts" : "technical changes",
      "documenttype" : "html",
      "isattachment" : "3443073",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649145773000,
      "permanentid" : "2b5a7ec3c9b1c84e8a3d8201ce1786edeaf0fee813d145cfd99e9091b56e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990016d2907d59407243",
      "transactionid" : 864199,
      "title" : "Revisions ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649145773000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100232:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649145773519713466,
      "sysisattachment" : "3443073",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443073,
      "size" : 160,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145556816,
      "syssize" : 160,
      "sysdate" : 1649145773000,
      "haslayout" : "1",
      "topparent" : "3443073",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443073,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M33 processor.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649145773000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100232/0002/appendices/revisions?lang=en",
      "modified" : 1636098711000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649145773519713466,
      "uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
      "syscollection" : "default"
    },
    "Title" : "Revisions",
    "Uri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "ClickUri" : "https://developer.arm.com/documentation/100232/0002/appendices/revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100232/0002/en/appendices/revisions",
    "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33",
    "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. It contains the following section: Revisions. Revisions Cortex-M33"
  }, {
    "title" : "IP modifications",
    "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "firstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "firstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "TYOfktWTq1HZr65B",
        "urihash" : "TYOfktWTq1HZr65B",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "systransactionid" : 864287,
        "copyright" : "Copyright © 2007 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 0.75,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "numberofpages" : 292,
        "sysconcepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "development chip ; instructions ; controllers ; assignments ; registers ; system controller ; lists ; configuration ; shows ; voltage ; clocks ; memory ; caches ; subsystem ; arm ; dormant modes",
        "documenttype" : "pdf",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150190000,
        "permanentid" : "e81f7ef6f307f63df5c997cf63812651c1baac0be791390c8a0f38875784",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ff",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "date" : 1649150189000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150189711098595,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 1619566,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149840111,
        "syssize" : 1619566,
        "sysdate" : 1649150189000,
        "topparent" : "3488328",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 6157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150190000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150189711098595,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e231f88295d1e18d379ff",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/pdf/DDI0375A_arm1176jzf_dev_chip_r0p0_trm.pdf",
      "Excerpt" : "ARM DDI 0375A ... Preface ... About this manual ... xiv Feedback ... xix ... Introduction ... About the ARM1176JZF Development Chip ... 1-2 Component summary ... 1-3 Technology summary ... 1-5",
      "FirstSentences" : "ARM1176JZF Development Chip Revision: r0p0 Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. ARM DDI 0375A ii ARM1176JZF Development Chip Technical Reference Manual"
    }, {
      "title" : "Third party components",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "firstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "document_number" : "ddi0375",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488328",
          "sysurihash" : "ELhOauvmgðzw9ug2",
          "urihash" : "ELhOauvmgðzw9ug2",
          "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "systransactionid" : 864287,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1188388485000,
          "topparentid" : 3488328,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373406000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649150184000,
          "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e231e88295d1e18d37967",
          "transactionid" : 864287,
          "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649150184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0375:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150184019661556,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1747,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149837518,
          "syssize" : 1747,
          "sysdate" : 1649150184000,
          "haslayout" : "1",
          "topparent" : "3488328",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488328,
          "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
          "wordcount" : 131,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0375/a/?lang=en",
          "modified" : 1639048860000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150184019661556,
          "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
        "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Third party components ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "1VL7VjqrMDbgHbko",
        "urihash" : "1VL7VjqrMDbgHbko",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488328,
        "parentitem" : "5e8e231e88295d1e18d37967",
        "concepts" : "third party ; IP ; technology node ; Development Chip ; lists",
        "documenttype" : "html",
        "isattachment" : "3488328",
        "sysindexeddate" : 1649150185000,
        "permanentid" : "faf735d92d77962510075a64e560d988c35688c7062288230fd4199f67c4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231f88295d1e18d379ca",
        "transactionid" : 864287,
        "title" : "Third party components ",
        "products" : [ "Arm11" ],
        "date" : 1649150185000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150185960608320,
        "sysisattachment" : "3488328",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488328,
        "size" : 925,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 925,
        "sysdate" : 1649150185000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 96,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150185000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/component-revision-status/third-party-components?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150185960608320,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
        "syscollection" : "default"
      },
      "Title" : "Third party components",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/third-party-components?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/third-party-components",
      "Excerpt" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node.",
      "FirstSentences" : "Third party components Table B.2 lists the third party IP revisions the ARM1176JZF Development Chip uses. Note All IP is for TSMC 130nm generic technology node. IP Product Vendor Version Advanced ..."
    }, {
      "title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "document_number" : "ddi0375",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488328",
        "sysurihash" : "ELhOauvmgðzw9ug2",
        "urihash" : "ELhOauvmgðzw9ug2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "systransactionid" : 864287,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1188388485000,
        "topparentid" : 3488328,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373406000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649150184000,
        "permanentid" : "0a52448510695ba007af2724bf282fcdaccd5647874c053e0bfe162f3af7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e231e88295d1e18d37967",
        "transactionid" : 864287,
        "title" : "ARM1176JZF Development Chip Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1649150184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0375:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150184019661556,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1747,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149837518,
        "syssize" : 1747,
        "sysdate" : 1649150184000,
        "haslayout" : "1",
        "topparent" : "3488328",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488328,
        "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0375/a/?lang=en",
        "modified" : 1639048860000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150184019661556,
        "uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZF Development Chip Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en",
      "Excerpt" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "ARM1176JZF Development Chip Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 93,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "IP modifications ",
      "document_number" : "ddi0375",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488328",
      "sysurihash" : "DyTSo8eduQ88Nñez",
      "urihash" : "DyTSo8eduQ88Nñez",
      "sysuri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "systransactionid" : 864287,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1188388485000,
      "topparentid" : 3488328,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373406000,
      "sysconcepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488328,
      "parentitem" : "5e8e231e88295d1e18d37967",
      "concepts" : "system controller ; soft configurable ; access monitors ; timing ; AXI ; registers ; fan-out ; IP ; arbitration ; peripheral bus ; code recorded ; Master IDs ; Extended DECPROT0 ; Development Chip ; Documented ; AxiRegSlice",
      "documenttype" : "html",
      "isattachment" : "3488328",
      "sysindexeddate" : 1649150195000,
      "permanentid" : "336b5b18daff5f5645bf0d0b0b52d39470d1f2aeadfc9c1a4077ca823f6c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e231f88295d1e18d379cb",
      "transactionid" : 864287,
      "title" : "IP modifications ",
      "products" : [ "Arm11" ],
      "date" : 1649150195000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0375:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150195331768960,
      "sysisattachment" : "3488328",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488328,
      "size" : 1175,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149837518,
      "syssize" : 1175,
      "sysdate" : 1649150195000,
      "haslayout" : "1",
      "topparent" : "3488328",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3488328,
      "content_description" : "This is the Technical Reference Manual for the ARM1176JZF Development Chip.",
      "wordcount" : 119,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150195000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0375/a/component-revision-status/ip-modifications?lang=en",
      "modified" : 1639048860000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150195331768960,
      "uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
      "syscollection" : "default"
    },
    "Title" : "IP modifications",
    "Uri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0375/a/component-revision-status/ip-modifications?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0375/a/en/component-revision-status/ip-modifications",
    "Excerpt" : "IP modifications The IP listed in Table B.3 has been modified for use with the ... IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 to 16 bits.",
    "FirstSentences" : "IP modifications The IP listed in Table B.3 has been modified for use with the ARM1176JZF Development Chip. IP Product Modification TZPC APB Peripheral. Extended DECPROT0, 1 and 2 registers from 8 ..."
  }, {
    "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "firstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101206_0002_03_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101206/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101206/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "document_number" : "101206",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4177310",
        "sysurihash" : "mZWLEA1F0Xizmv0B",
        "urihash" : "mZWLEA1F0Xizmv0B",
        "sysuri" : "https://developer.arm.com/documentation/101206/0002/en",
        "systransactionid" : 979324,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1590677220000,
        "topparentid" : 4177310,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1600077150000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664554953000,
        "permanentid" : "3ca1a2e5716ce6eedbf92aa39efa7f5dbeea4fbb6ad49178954700f2c0c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f5f3d5e235b3560a01eb743",
        "transactionid" : 979324,
        "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
        "products" : [ "CoreLink GIC-600AE" ],
        "date" : 1664554953000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101206:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664554953920302035,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4476,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664554927443,
        "syssize" : 4476,
        "sysdate" : 1664554953000,
        "haslayout" : "1",
        "topparent" : "4177310",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4177310,
        "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664554953000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101206/0002/?lang=en",
        "modified" : 1636622038000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664554953920302035,
        "uri" : "https://developer.arm.com/documentation/101206/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101206/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101206/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101206/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 GIC-600AE Generic Interrupt Controller Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "document_number" : "101206",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4177310",
      "sysauthor" : "ARM",
      "sysurihash" : "kvwAv25WEñToBvdm",
      "urihash" : "kvwAv25WEñToBvdm",
      "sysuri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
      "keywords" : "system ip, controllers, interrupt",
      "systransactionid" : 864286,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1590677220000,
      "topparentid" : 4177310,
      "numberofpages" : 273,
      "sysconcepts" : "GIC ; registers ; assignments ; configurations ; subsections ; distribution ; cores ; Redistributors ; spi ; transactions ; usage constraints ; signals ; chips ; error records ; programming ; monolithic configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f57e24a5e02d07b2645" ],
      "attachmentparentid" : 4177310,
      "parentitem" : "5f5f3d5e235b3560a01eb743",
      "concepts" : "GIC ; registers ; assignments ; configurations ; subsections ; distribution ; cores ; Redistributors ; spi ; transactions ; usage constraints ; signals ; chips ; error records ; programming ; monolithic configurations",
      "documenttype" : "pdf",
      "isattachment" : "4177310",
      "sysindexeddate" : 1649150135000,
      "permanentid" : "328d4b5c4b463f861f04dc605d6e1d8bba9f320498a7f4967c5c9335c0fe",
      "syslanguage" : [ "English" ],
      "itemid" : "5f5f3d61235b3560a01eb856",
      "transactionid" : 864286,
      "title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual ",
      "subject" : "This book is the Technical Reference Manual for the Arm® CoreLink GIC-600AE Generic Interrupt Controller.",
      "date" : 1649150134000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101206:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150134440039654,
      "sysisattachment" : "4177310",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4177310,
      "size" : 1742060,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150047885,
      "syssubject" : "This book is the Technical Reference Manual for the Arm® CoreLink GIC-600AE Generic Interrupt Controller.",
      "syssize" : 1742060,
      "sysdate" : 1649150134000,
      "topparent" : "4177310",
      "author" : "ARM",
      "label_version" : "r0p2",
      "systopparentid" : 4177310,
      "content_description" : "This book is the Technical Reference Manual for the Arm CoreLink GIC-600AE Generic Interrupt Controller.",
      "wordcount" : 4068,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-600AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150135000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150134440039654,
      "uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink GIC-600AE Generic Interrupt Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f5f3d61235b3560a01eb856",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101206/0002/en/pdf/corelink_gic600ae_trm_101206_0002_03_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... The Arm corporate logo and words marked with ® or ™ are registered trademarks or ...",
    "FirstSentences" : "Arm® CoreLink™ GIC-600AE Generic Interrupt Controller Revision: r0p2 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101206_0002_03_en Arm® ..."
  }, {
    "title" : "ARM940T timing diagrams",
    "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "excerpt" : "Figure 12.10. ARM940T JTAG input signal timing Figure 12.11 shows the FCLK debug timing parameters. ... ARM940T BCLK related debug output timings Figure 12.15 shows the BCLK related AHB ...",
    "firstSentences" : "ARM940T timing diagrams The AMBA bus interface of the ARM940T conforms to the AMBA Specification. See this document for the relevant timing diagrams. Figure 12.1 shows the FCLK timing parameters.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM940T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference Manual ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "H7qCdOrKeñ07MeTk",
        "urihash" : "H7qCdOrKeñ07MeTk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a61fc",
        "transactionid" : 864283,
        "title" : "ARM940T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977832310698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 2014,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977832310698,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "excerpt" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for ... It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "firstSentences" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM940T. It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference Manual ",
          "document_number" : "ddi0144",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490885",
          "sysurihash" : "H7qCdOrKeñ07MeTk",
          "urihash" : "H7qCdOrKeñ07MeTk",
          "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "systransactionid" : 864283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173266090000,
          "topparentid" : 3490885,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374650000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149977000,
          "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e27fafd977155116a61fc",
          "transactionid" : 864283,
          "title" : "ARM940T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649149977000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0144:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149977832310698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149794574,
          "syssize" : 2014,
          "sysdate" : 1649149977000,
          "haslayout" : "1",
          "topparent" : "3490885",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490885,
          "content_description" : "This document is the technical reference manual for the ARM940T.",
          "wordcount" : 155,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149977000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0144/b/?lang=en",
          "modified" : 1638973930000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149977832310698,
          "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Characteristics ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "g50ac50J8VT3Ldi6",
        "urihash" : "g50ac50J8VT3Ldi6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "ARM940T timing ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3490885,
        "parentitem" : "5e8e27fafd977155116a61fc",
        "concepts" : "ARM940T timing ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3490885",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "52d1b1d4b727758a994b0ed72dd3c4e6e7d0b07510e0cb7907a73ffac161",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fbfd977155116a633b",
        "transactionid" : 864283,
        "title" : "AC Characteristics ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977909361870,
        "sysisattachment" : "3490885",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490885,
        "size" : 222,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 222,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/ac-characteristics?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977909361870,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics",
      "Excerpt" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for ... It contains the following sections: ARM940T timing diagrams ARM940T timing parameters.",
      "FirstSentences" : "Chapter 12. AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM940T. It contains the following sections: ARM940T timing diagrams ARM940T timing parameters."
    }, {
      "title" : "ARM940T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference Manual ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "H7qCdOrKeñ07MeTk",
        "urihash" : "H7qCdOrKeñ07MeTk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a61fc",
        "transactionid" : 864283,
        "title" : "ARM940T Technical Reference Manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977832310698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794574,
        "syssize" : 2014,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 155,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977832310698,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
      "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Cache lockdown",
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "excerpt" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code ... For example, this feature can be used to hold high-priority interrupt routines where ...",
      "firstSentences" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code and data into the ICache and DCache respectively is provided. For example, this feature can be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "firstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference Manual ",
          "document_number" : "ddi0144",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490885",
          "sysurihash" : "H7qCdOrKeñ07MeTk",
          "urihash" : "H7qCdOrKeñ07MeTk",
          "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "systransactionid" : 864283,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173266090000,
          "topparentid" : 3490885,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374650000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM Limited ; IEEE ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149977000,
          "permanentid" : "53b07c9b42364f35408d40b6d1f0e591e269155686eeb34c595938329ee3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e27fafd977155116a61fc",
          "transactionid" : 864283,
          "title" : "ARM940T Technical Reference Manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649149977000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0144:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149977832310698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2014,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149794574,
          "syssize" : 2014,
          "sysdate" : 1649149977000,
          "haslayout" : "1",
          "topparent" : "3490885",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490885,
          "content_description" : "This document is the technical reference manual for the ARM940T.",
          "wordcount" : 155,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149977000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0144/b/?lang=en",
          "modified" : 1638973930000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149977832310698,
          "uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 22nd November 2000 Second release. ARM940T Technical Reference Manual ARM940T",
        "FirstSentences" : "ARM940T Technical Reference Manual (Rev 2) Copyright 1999, 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache lockdown ",
        "document_number" : "ddi0144",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490885",
        "sysurihash" : "iJdzoHnfiwnHFdZð",
        "urihash" : "iJdzoHnfiwnHFdZð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
        "systransactionid" : 864283,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173266090000,
        "topparentid" : 3490885,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374650000,
        "sysconcepts" : "caches ; lockdown ; DCache ; ICache ; routines ; segments ; CP15 ; noncachable area ; taking note ; bus traffic ; real-time constraint ; embedded systems ; granularity ; coefficients ; high-priority",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3490885,
        "parentitem" : "5e8e27fafd977155116a61fc",
        "concepts" : "caches ; lockdown ; DCache ; ICache ; routines ; segments ; CP15 ; noncachable area ; taking note ; bus traffic ; real-time constraint ; embedded systems ; granularity ; coefficients ; high-priority",
        "documenttype" : "html",
        "isattachment" : "3490885",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149977000,
        "permanentid" : "ccb9839592009c5fcfb3b56f94519812a10d1de20c5430ef8f92397f9605",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e27fafd977155116a627b",
        "transactionid" : 864283,
        "title" : "Cache lockdown ",
        "products" : [ "ARM940T" ],
        "date" : 1649149977000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0144:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149977792807434,
        "sysisattachment" : "3490885",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490885,
        "size" : 1409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149794527,
        "syssize" : 1409,
        "sysdate" : 1649149977000,
        "haslayout" : "1",
        "topparent" : "3490885",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490885,
        "content_description" : "This document is the technical reference manual for the ARM940T.",
        "wordcount" : 128,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149977000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
        "modified" : 1638973930000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149977792807434,
        "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
        "syscollection" : "default"
      },
      "Title" : "Cache lockdown",
      "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/caches-and-write-buffer/cache-lockdown?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/caches-and-write-buffer/cache-lockdown",
      "Excerpt" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code ... For example, this feature can be used to hold high-priority interrupt routines where ...",
      "FirstSentences" : "Cache lockdown To provide predictable code behavior in embedded systems, a mechanism for locking code and data into the ICache and DCache respectively is provided. For example, this feature can be ..."
    } ],
    "totalNumberOfChildResults" : 142,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM940T timing diagrams ",
      "document_number" : "ddi0144",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490885",
      "sysurihash" : "kZCgxMBR2rV8PEgF",
      "urihash" : "kZCgxMBR2rV8PEgF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
      "systransactionid" : 864285,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173266090000,
      "topparentid" : 3490885,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374650000,
      "sysconcepts" : "timing parameters ; coprocessor interface ; shows ; ARM940T ; AMBA",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3490885,
      "parentitem" : "5e8e27fafd977155116a61fc",
      "concepts" : "timing parameters ; coprocessor interface ; shows ; ARM940T ; AMBA",
      "documenttype" : "html",
      "isattachment" : "3490885",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150059000,
      "permanentid" : "35b136d7bbcdeb12e789115e9e0f880e75eb85bf49d0298fb3b77a39082f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e27fbfd977155116a633e",
      "transactionid" : 864285,
      "title" : "ARM940T timing diagrams ",
      "products" : [ "ARM940T" ],
      "date" : 1649150059000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0144:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150059504490861,
      "sysisattachment" : "3490885",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490885,
      "size" : 2203,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149794574,
      "syssize" : 2203,
      "sysdate" : 1649150059000,
      "haslayout" : "1",
      "topparent" : "3490885",
      "label_version" : "2.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490885,
      "content_description" : "This document is the technical reference manual for the ARM940T.",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150059000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
      "modified" : 1638973930000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150059504490861,
      "uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
      "syscollection" : "default"
    },
    "Title" : "ARM940T timing diagrams",
    "Uri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0144/b/ac-characteristics/arm940t-timing-diagrams?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0144/b/en/ac-characteristics/arm940t-timing-diagrams",
    "Excerpt" : "Figure 12.10. ARM940T JTAG input signal timing Figure 12.11 shows the FCLK debug timing parameters. ... ARM940T BCLK related debug output timings Figure 12.15 shows the BCLK related AHB ...",
    "FirstSentences" : "ARM940T timing diagrams The AMBA bus interface of the ARM940T conforms to the AMBA Specification. See this document for the relevant timing diagrams. Figure 12.1 shows the FCLK timing parameters."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug Support",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "excerpt" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug ... channel. Debug Support Arm9",
      "firstSentences" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug interface signals Scan chains and JTAG ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug Support ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "IzoUkðz2wLP1Hq01",
        "urihash" : "IzoUkðz2wLP1Hq01",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "Clock switching ; EmbeddedICE macrocell ; ARM9TDMI ; core ; JTAG ; interface ; Single stepping ; program counter ; communications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "Clock switching ; EmbeddedICE macrocell ; ARM9TDMI ; core ; JTAG ; interface ; Single stepping ; program counter ; communications",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "7ee9d2ba5afa9fb2561c36c32233cf0e911a27ed4292474c82193f92dc4b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39abb",
        "transactionid" : 864282,
        "title" : "Debug Support ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944787102081,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 540,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732702,
        "syssize" : 540,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/debug-support?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944787102081,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
        "syscollection" : "default"
      },
      "Title" : "Debug Support",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support",
      "Excerpt" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug ... channel. Debug Support Arm9",
      "FirstSentences" : "Chapter 5. Debug Support This chapter describes the debug support for the ARM9TDMI, including the EmbeddedICE macrocell: About debug Debug systems Debug interface signals Scan chains and JTAG ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Refer to this standard for an explanation of the terms used in this chapter and for a ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Refer to this standard for an explanation of the terms used ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "qWwsuñ5o844ð2ShI",
        "urihash" : "qWwsuñ5o844ð2ShI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "22eff4f48c6895af2608a46e82440122c157dae298249c2deb4161fd2ca2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39abc",
        "transactionid" : 864282,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944751064955,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 1685,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732702,
        "syssize" : 1685,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/debug-support/about-debug?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944751064955,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Refer to this standard for an explanation of the terms used in this chapter and for a ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Refer to this standard for an explanation of the terms used ..."
    }, {
      "title" : "Unidirectional/bidirectional mode interface",
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "excerpt" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to ... This is controlled by the UNIEN input. ... DD[31:0] then forms a unidirectional write data data bus.",
      "firstSentences" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to external memory systems using either a bidirectional data data bus or two unidirectional buses. This is controlled ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0180",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505297",
          "sysurihash" : "Zd2OWdGhjsjn8vU1",
          "urihash" : "Zd2OWdGhjsjn8vU1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "systransactionid" : 864282,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368068000,
          "topparentid" : 3505297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378094000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649149944000,
          "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e356e88295d1e18d39a7c",
          "transactionid" : 864282,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649149944000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0180:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149944897644087,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149732733,
          "syssize" : 1758,
          "sysdate" : 1649149944000,
          "haslayout" : "1",
          "topparent" : "3505297",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505297,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
          "wordcount" : 135,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149944000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0180/a/?lang=en",
          "modified" : 1638975025000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149944897644087,
          "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Unidirectional/bidirectional mode interface ",
        "document_number" : "ddi0180",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505297",
        "sysurihash" : "yOKeK2AVclðuVCnE",
        "urihash" : "yOKeK2AVclðuVCnE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
        "systransactionid" : 864282,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368068000,
        "topparentid" : 3505297,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378094000,
        "sysconcepts" : "data bus ; UNIEN ; ARM9TDMI ; tristate ; memory ; timing ; instruction nHIGHZ ; pins IABE ; systems using ; supports connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3505297,
        "parentitem" : "5e8e356e88295d1e18d39a7c",
        "concepts" : "data bus ; UNIEN ; ARM9TDMI ; tristate ; memory ; timing ; instruction nHIGHZ ; pins IABE ; systems using ; supports connection",
        "documenttype" : "html",
        "isattachment" : "3505297",
        "sysindexeddate" : 1649149944000,
        "permanentid" : "2f5fe0e9778ffd82a7fb24949335ed47e91f2a0fd3731e5f467c8576db76",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e356f88295d1e18d39aae",
        "transactionid" : 864282,
        "title" : "Unidirectional/bidirectional mode interface ",
        "products" : [ "Arm9" ],
        "date" : 1649149944000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0180:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149944722387958,
        "sysisattachment" : "3505297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505297,
        "size" : 941,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149732718,
        "syssize" : 941,
        "sysdate" : 1649149944000,
        "haslayout" : "1",
        "topparent" : "3505297",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505297,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149944000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
        "modified" : 1638975025000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149944722387958,
        "uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
        "syscollection" : "default"
      },
      "Title" : "Unidirectional/bidirectional mode interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en/arm9tdmi-processor-core-memory-interface/unidirectional-bidirectional-mode-interface",
      "Excerpt" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to ... This is controlled by the UNIEN input. ... DD[31:0] then forms a unidirectional write data data bus.",
      "FirstSentences" : "Unidirectional\\/bidirectional mode interface The ARM9TDMI supports connection to external memory systems using either a bidirectional data data bus or two unidirectional buses. This is controlled ..."
    } ],
    "totalNumberOfChildResults" : 110,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0180",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505297",
      "sysurihash" : "Zd2OWdGhjsjn8vU1",
      "urihash" : "Zd2OWdGhjsjn8vU1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0180/a/en",
      "systransactionid" : 864282,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1183368068000,
      "topparentid" : 3505297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378094000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "sysindexeddate" : 1649149944000,
      "permanentid" : "e2d56d35ebad2e972fced5b52f164ba2cb29a9b02c27a7ebd2c0be716473",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e356e88295d1e18d39a7c",
      "transactionid" : 864282,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1649149944000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0180:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149944897644087,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1758,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149732733,
      "syssize" : 1758,
      "sysdate" : 1649149944000,
      "haslayout" : "1",
      "topparent" : "3505297",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505297,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM9TDMI microprocessor.",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149944000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0180/a/?lang=en",
      "modified" : 1638975025000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149944897644087,
      "uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0180/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0180/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0180/a/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual (Rev 3) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "CoreSight ETM-R4 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "excerpt" : "Product Status The information in this document is final, that is for a developed ... Web Address ... Contents ... CoreSight ETM-R4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... x",
    "firstSentences" : "CoreSight ETM-R4 Revision: r2p1 Technical Reference Manual Copyright © 2005-2011 ARM. All rights reserved. ARM DDI 0367D (ID041111) ARM DDI 0367D ID041111 CoreSight ETM-R4 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Interaction with the Performance Monitoring Unit",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "excerpt" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events ... The macrocell can still use these events by means of the extended external input ...",
      "firstSentences" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events, such as cache misses and instructions executed, to be counted over a period of time.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interaction with the Performance Monitoring Unit ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "cDhðLY8gLTeFesA3",
        "urihash" : "cDhðLY8gLTeFesA3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "external inputs ; PMU ; Performance Monitoring Unit The Cortex ; facilities ; macrocell ; R4 Technical Reference Manual ; instructions ; filtering resource ; address ranges",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "external inputs ; PMU ; Performance Monitoring Unit The Cortex ; facilities ; macrocell ; R4 Technical Reference Manual ; instructions ; filtering resource ; address ranges",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "dbc6106db64bc9a84a09c1703547e8c0853450090a957989022f6610dfdc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff80",
        "transactionid" : 864279,
        "title" : "Interaction with the Performance Monitoring Unit ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792183905559,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 1417,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775326,
        "syssize" : 1417,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792183905559,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
        "syscollection" : "default"
      },
      "Title" : "Interaction with the Performance Monitoring Unit",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Operation/Interaction-with-the-Performance-Monitoring-Unit",
      "Excerpt" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events ... The macrocell can still use these events by means of the extended external input ...",
      "FirstSentences" : "Interaction with the Performance Monitoring Unit The Cortex-R4 processor includes a PMU that enables events, such as cache misses and instructions executed, to be counted over a period of time."
    }, {
      "title" : "AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "excerpt" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters.",
      "firstSentences" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters. AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Characteristics ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "pdjxEGñqjSbeN63ñ",
        "urihash" : "pdjxEGñqjSbeN63ñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "signal timing ; AC Characteristics ; ETM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "signal timing ; AC Characteristics ; ETM",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "251f9d999407caab57e5011ab20c52cf332bc3488e803b0c8aeb26ae9b57",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ffa1",
        "transactionid" : 864279,
        "title" : "AC Characteristics ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792113302702,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 221,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/AC-Characteristics?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792113302702,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics",
      "Excerpt" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters.",
      "FirstSentences" : "Appendix B. AC Characteristics This appendix describes the macrocell input and output signal timing. It contains the following section: ETM-R4 input and output signal timing parameters. AC ..."
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
      "document_number" : "ddi0367",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484533",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cBuUxfocd0u9G3TF",
      "urihash" : "cBuUxfocd0u9G3TF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
      "keywords" : "Cortex-R4, Trace Macrocells (ETM), CoreSight for Cortex-R",
      "systransactionid" : 864281,
      "copyright" : "Copyright ©€2005-2011 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1302542073000,
      "topparentid" : 3484533,
      "numberofpages" : 106,
      "sysconcepts" : "ETM ; macrocell ; clock domains ; interfaces ; registers ; assignments ; functionality ; signals ; R4 ; functional groups ; instructions ; programming ; integration test ; Unpredictable ; register summary ; input pina",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
      "attachmentparentid" : 3484533,
      "parentitem" : "5f880dfa405d955c5176ff53",
      "concepts" : "ETM ; macrocell ; clock domains ; interfaces ; registers ; assignments ; functionality ; signals ; R4 ; functional groups ; instructions ; programming ; integration test ; Unpredictable ; register summary ; input pina",
      "documenttype" : "pdf",
      "isattachment" : "3484533",
      "sysindexeddate" : 1649149876000,
      "permanentid" : "db33c3580457d415f7a7cd898c6a0239349867d857c0f5d6f8a19f63afdb",
      "syslanguage" : [ "English" ],
      "itemid" : "5f880dfa405d955c5176ffaf",
      "transactionid" : 864281,
      "title" : "CoreSight ETM-R4 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-R4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell, implementation, behavior, instruction and register definitions. Lists memory map decoders, signals, cache operations. Describes its interface to the Cortex-R4 processor.",
      "date" : 1649149876000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0367:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149876398986250,
      "sysisattachment" : "3484533",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484533,
      "size" : 789115,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149777046,
      "syssubject" : "ARM CoreSight ETM-R4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell, implementation, behavior, instruction and register definitions. Lists memory map decoders, signals, cache operations. Describes its interface to the Cortex-R4 processor.",
      "syssize" : 789115,
      "sysdate" : 1649149876000,
      "topparent" : "3484533",
      "author" : "ARM Limited",
      "label_version" : "r2p1",
      "systopparentid" : 3484533,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
      "wordcount" : 1580,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149876000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149876398986250,
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-R4 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f880dfa405d955c5176ffaf",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/pdf/DDI0367D_etm_r4_r2p1_trm.pdf",
    "Excerpt" : "Product Status The information in this document is final, that is for a developed ... Web Address ... Contents ... CoreSight ETM-R4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... x",
    "FirstSentences" : "CoreSight ETM-R4 Revision: r2p1 Technical Reference Manual Copyright © 2005-2011 ARM. All rights reserved. ARM DDI 0367D (ID041111) ARM DDI 0367D ID041111 CoreSight ETM-R4 Technical Reference Manual"
  }, {
    "title" : "Arm DynamIQ Shared Unit-110",
    "uri" : "https://developer.arm.com/documentation/102639/0201/en",
    "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
    "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
    "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Arm DynamIQ Shared Unit-110",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "excerpt" : "Arm® DynamIQ™ Shared Unit-110 Technical Reference ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
      "firstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102639_0201_01_en Arm® DynamIQ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  DynamIQ Shared Unit-110 ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysauthor" : "Arm Ltd.",
        "sysurihash" : "ZIDSYnI5RKPpD5rT",
        "urihash" : "ZIDSYnI5RKPpD5rT",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, DSU-110",
        "systransactionid" : 864278,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "numberofpages" : 701,
        "sysconcepts" : "configurations ; registers ; clusters ; cores ; Arm Limited ; transactions ; DSU ; L3 caches ; PPUs ; detailed information ; Utility bus ; transitions ; controls ; caches ; interfacing ; DebugBlock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "configurations ; registers ; clusters ; cores ; Arm Limited ; transactions ; DSU ; L3 caches ; PPUs ; detailed information ; Utility bus ; transitions ; controls ; caches ; interfacing ; DebugBlock",
        "documenttype" : "pdf",
        "isattachment" : "4857941",
        "sysindexeddate" : 1649149740000,
        "permanentid" : "8d063d80a42c2e9144bb414a0a63deb970c9be289ac12b88e4fbd1407de6",
        "syslanguage" : [ "English" ],
        "itemid" : "611e9446d5c3af0155491bf8",
        "transactionid" : 864278,
        "title" : "Arm  DynamIQ Shared Unit-110 ",
        "subject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
        "date" : 1649149739000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149739529951935,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 4767995,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149489135,
        "syssubject" : "This manual is for the DynamIQ Shared Unit-110. \n                It provides reference information and contains programming details for registers. It also describes the memory system, \n                the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110.",
        "syssize" : 4767995,
        "sysdate" : 1649149739000,
        "topparent" : "4857941",
        "author" : "Arm Ltd.",
        "label_version" : "r2p1",
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 5052,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149740000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149739529951935,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-110",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/611e9446d5c3af0155491bf8",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/pdf/arm_dsu_110_trm_102639_0201_01_en.pdf",
      "Excerpt" : "Arm® DynamIQ™ Shared Unit-110 Technical Reference ... This document may be translated into other languages for convenience, and you agree ... English version of the Agreement shall prevail.",
      "FirstSentences" : "Arm® DynamIQ™ Shared Unit-110 Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 01 102639_0201_01_en Arm® DynamIQ ..."
    }, {
      "title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "clickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "excerpt" : "[29:13] ... This bit is RES0. ... Controls whether this type of error condition might be generated. 0 No error of this type is generated. ... [1] UC Uncontainable Error generation enable.",
      "firstSentences" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register Accesses the ext-CLUSTERRAS_ERR0PFGCTL register when the value in AArch64-ERRSELR_EL1.SEL is set to 0. Configurations This register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysurihash" : "XxafYuB9ñ8CMIx70",
        "urihash" : "XxafYuB9ñ8CMIx70",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1629393964000,
        "sysconcepts" : "Controls ; configurations ; injected error ; ERR0STATUS ; CI ; AV ; UEO Latent ; See individual ; Functional group",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "Controls ; configurations ; injected error ; ERR0STATUS ; CI ; AV ; UEO Latent ; See individual ; Functional group",
        "documenttype" : "html",
        "isattachment" : "4857941",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149725000,
        "permanentid" : "27c5faa540eaa415092ca4af04baea263dbf6db7e8a78eda071c577e11a7",
        "syslanguage" : [ "English" ],
        "itemid" : "611e943bd5c3af0155491932",
        "transactionid" : 864277,
        "title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register ",
        "products" : [ "DynamIQ Shared Unit 110" ],
        "date" : 1649149725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149725252605432,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 6624,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149482770,
        "syssize" : 6624,
        "sysdate" : 1649149725000,
        "haslayout" : "1",
        "topparent" : "4857941",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 197,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "document_revision" : "0201-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
        "modified" : 1637926463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149725252605432,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
        "syscollection" : "default"
      },
      "Title" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "ClickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/ras-register-summary/ERXPFGCTL-EL1--Selected-Pseudo-fault-Generation-Control-Register",
      "Excerpt" : "[29:13] ... This bit is RES0. ... Controls whether this type of error condition might be generated. 0 No error of this type is generated. ... [1] UC Uncontainable Error generation enable.",
      "FirstSentences" : "ERXPFGCTL_EL1, Selected Pseudo-fault Generation Control Register Accesses the ext-CLUSTERRAS_ERR0PFGCTL register when the value in AArch64-ERRSELR_EL1.SEL is set to 0. Configurations This register ..."
    }, {
      "title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3)",
      "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "printableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "clickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "excerpt" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug ... Configurations This register is available in all configurations.",
      "firstSentences" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension. Configurations This register is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit-110",
        "uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  DynamIQ Shared Unit-110 ",
          "document_number" : "102639",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4857941",
          "sysurihash" : "GR2NEq2KD4x5HnCR",
          "urihash" : "GR2NEq2KD4x5HnCR",
          "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
          "systransactionid" : 864278,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1629331200000,
          "topparentid" : 4857941,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1629393964000,
          "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
          "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149740000,
          "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
          "syslanguage" : [ "English" ],
          "itemid" : "611e942cd5c3af0155491859",
          "transactionid" : 864278,
          "title" : "Arm  DynamIQ Shared Unit-110 ",
          "products" : [ "DynamIQ Shared Unit 110" ],
          "date" : 1649149740000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102639:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
          "audience" : [ "socDesigners", "softwareDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1649149740304725438,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4428,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149482878,
          "syssize" : 4428,
          "sysdate" : 1649149740000,
          "haslayout" : "1",
          "topparent" : "4857941",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4857941,
          "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
          "document_revision" : "0201-01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149740000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102639/0201/?lang=en",
          "modified" : 1637926463000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149740304725438,
          "uri" : "https://developer.arm.com/documentation/102639/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit-110",
        "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) ",
        "document_number" : "102639",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4857941",
        "sysurihash" : "EsXhUljYogwFly18",
        "urihash" : "EsXhUljYogwFly18",
        "sysuri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1629331200000,
        "topparentid" : 4857941,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1629393964000,
        "sysconcepts" : "Monitors Non-secure Access ; registers ; el3 ; clusterpmmdcr ; imp ; Reset ; configurations ; RES0 ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
        "attachmentparentid" : 4857941,
        "parentitem" : "611e942cd5c3af0155491859",
        "concepts" : "Monitors Non-secure Access ; registers ; el3 ; clusterpmmdcr ; imp ; Reset ; configurations ; RES0 ; assignments",
        "documenttype" : "html",
        "isattachment" : "4857941",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149725000,
        "permanentid" : "9e201d88a6fff082f50d45a7af513adf545fad4034551bdef6efa78d66d5",
        "syslanguage" : [ "English" ],
        "itemid" : "611e943ad5c3af015549191c",
        "transactionid" : 864277,
        "title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) ",
        "products" : [ "DynamIQ Shared Unit 110" ],
        "date" : 1649149725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102639:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1649149725162600738,
        "sysisattachment" : "4857941",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4857941,
        "size" : 1985,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149482849,
        "syssize" : 1985,
        "sysdate" : 1649149725000,
        "haslayout" : "1",
        "topparent" : "4857941",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4857941,
        "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
        "document_revision" : "0201-01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
        "modified" : 1637926463000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149725162600738,
        "uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
        "syscollection" : "default"
      },
      "Title" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3)",
      "Uri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "ClickUri" : "https://developer.arm.com/documentation/102639/0201/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en/AArch64-registers/generic-system-control-register-summary/IMP-CLUSTERPMMDCR-EL3--Monitor-Debug-Configuration-Register--EL3-",
      "Excerpt" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug ... Configurations This register is available in all configurations.",
      "FirstSentences" : "IMP_CLUSTERPMMDCR_EL3, Monitor Debug Configuration Register (EL3) Provides EL3 configuration options for self-hosted debug and the Performance Monitors Extension. Configurations This register is ..."
    } ],
    "totalNumberOfChildResults" : 530,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  DynamIQ Shared Unit-110 ",
      "document_number" : "102639",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4857941",
      "sysurihash" : "GR2NEq2KD4x5HnCR",
      "urihash" : "GR2NEq2KD4x5HnCR",
      "sysuri" : "https://developer.arm.com/documentation/102639/0201/en",
      "systransactionid" : 864278,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1629331200000,
      "topparentid" : 4857941,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1629393964000,
      "sysconcepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b", "5eec6e37e24a5e02d07b2559|60c9dd57237e4e09d0d3cd2b" ],
      "concepts" : "arm ; patents ; express ; r2p1 ; reference ; u2122 ; implementations ; export laws ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149740000,
      "permanentid" : "84efb2011c48f492114b3796f3fb3ed2957ff9986bbbd4252354b7698bf6",
      "syslanguage" : [ "English" ],
      "itemid" : "611e942cd5c3af0155491859",
      "transactionid" : 864278,
      "title" : "Arm  DynamIQ Shared Unit-110 ",
      "products" : [ "DynamIQ Shared Unit 110" ],
      "date" : 1649149740000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102639:0201:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "socDesigners", "softwareDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649149740304725438,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4428,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149482878,
      "syssize" : 4428,
      "sysdate" : 1649149740000,
      "haslayout" : "1",
      "topparent" : "4857941",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4857941,
      "content_description" : "This manual is for the DynamIQ Shared Unit-110 . It provides reference information and contains programming details for registers. It also describes the memory system, the interrupts, the debug features, and other key features of the DynamIQ Shared Unit-110 .",
      "wordcount" : 295,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110", "Cortex-A|DynamIQ Shared Unit 110" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit 110" ],
      "document_revision" : "0201-01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149740000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102639/0201/?lang=en",
      "modified" : 1637926463000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149740304725438,
      "uri" : "https://developer.arm.com/documentation/102639/0201/en",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-110",
    "Uri" : "https://developer.arm.com/documentation/102639/0201/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102639/0201/en",
    "ClickUri" : "https://developer.arm.com/documentation/102639/0201/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102639/0201/en",
    "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
    "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-110 Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0201-01 19 August 2021 Non-Confidential First release for ..."
  }, {
    "title" : "Clocks",
    "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "excerpt" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of ...",
    "firstSentences" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of global ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
      "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
      "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "gVc5cVyCg0myGZ8w",
        "urihash" : "gVc5cVyCg0myGZ8w",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "systransactionid" : 864276,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149650000,
        "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cac",
        "transactionid" : 864276,
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149650000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149650712997276,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3229,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 3229,
        "sysdate" : 1649149650000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 252,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149650000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149650712997276,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
      "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
      "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Clock domains",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "excerpt" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. ... FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you ... See Figure 2.12 and Figure 2.13.",
      "firstSentences" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. Figure 2.12. FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you to use phase-shifted clocks ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "document_number" : "dui0556",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4940655",
          "sysurihash" : "gVc5cVyCg0myGZ8w",
          "urihash" : "gVc5cVyCg0myGZ8w",
          "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355651000,
          "topparentid" : 4940655,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588079420000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149650000,
          "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea82b3c9931941038df1cac",
          "transactionid" : 864276,
          "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649149650000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0556:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149650712997276,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3229,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149502294,
          "syssize" : 3229,
          "sysdate" : 1649149650000,
          "haslayout" : "1",
          "topparent" : "4940655",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4940655,
          "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
          "wordcount" : 252,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149650000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0556/g/?lang=en",
          "modified" : 1642161053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149650712997276,
          "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clock domains ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "89WlkuñQQdVX7ons",
        "urihash" : "89WlkuñQQdVX7ons",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "sysconcepts" : "clock domains ; Express A9x4 ; note AN233 ; shows the FPGA ; LogicTile ; LOOP ; constraints files ; FPGAs",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4940655,
        "parentitem" : "5ea82b3c9931941038df1cac",
        "concepts" : "clock domains ; Express A9x4 ; note AN233 ; shows the FPGA ; LogicTile ; LOOP ; constraints files ; FPGAs",
        "documenttype" : "html",
        "isattachment" : "4940655",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149726000,
        "permanentid" : "8e4cfe0be76a986b5fd0ec354b1e14f1446062d333391a5334d1df21ab1a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cd7",
        "transactionid" : 864277,
        "title" : "Clock domains ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149726000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149726039686517,
        "sysisattachment" : "4940655",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4940655,
        "size" : 1346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 1346,
        "sysdate" : 1649149726000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149726000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149726039686517,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
        "syscollection" : "default"
      },
      "Title" : "Clock domains",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/clock-domains?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/clock-domains",
      "Excerpt" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. ... FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you ... See Figure 2.12 and Figure 2.13.",
      "FirstSentences" : "Clock domains Figure 2.12 shows the FPGA 1 clock domains. Figure 2.12. FPGA 1 clock domains Clock loops DDR_LOOP, XU_LOOP, and ZBT_LOOP are available to enable you to use phase-shifted clocks ..."
    }, {
      "title" : "Daughterboard Configuration Controller - FPGA SCC interface",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "excerpt" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the ... It contains the following subsections: Overview of Daughterboard Configuration ...",
      "firstSentences" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the Daughterboard Configuration Controller and the FPGA Serial Configuration Controller (SCC).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "document_number" : "dui0556",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4940655",
          "sysurihash" : "gVc5cVyCg0myGZ8w",
          "urihash" : "gVc5cVyCg0myGZ8w",
          "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355651000,
          "topparentid" : 4940655,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588079420000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149650000,
          "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea82b3c9931941038df1cac",
          "transactionid" : 864276,
          "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649149650000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0556:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149650712997276,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3229,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149502294,
          "syssize" : 3229,
          "sysdate" : 1649149650000,
          "haslayout" : "1",
          "topparent" : "4940655",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4940655,
          "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
          "wordcount" : 252,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149650000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0556/g/?lang=en",
          "modified" : 1642161053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149650712997276,
          "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Daughterboard Configuration Controller - FPGA SCC interface ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "2uDZhA52Ki4B5MQx",
        "urihash" : "2uDZhA52Ki4B5MQx",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4940655,
        "parentitem" : "5ea82b3c9931941038df1cac",
        "documenttype" : "html",
        "isattachment" : "4940655",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149724000,
        "permanentid" : "67335ec78cad5cc96f7ccfc00ae218b365bc012d3fa3247022237d85be1a",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cd2",
        "transactionid" : 864277,
        "title" : "Daughterboard Configuration Controller - FPGA SCC interface ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149724280302350,
        "sysisattachment" : "4940655",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4940655,
        "size" : 426,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 426,
        "sysdate" : 1649149724000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149724280302350,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
        "syscollection" : "default"
      },
      "Title" : "Daughterboard Configuration Controller - FPGA SCC interface",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/daughterboard-configuration-controller---fpga-scc-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/daughterboard-configuration-controller---fpga-scc-interface",
      "Excerpt" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the ... It contains the following subsections: Overview of Daughterboard Configuration ...",
      "FirstSentences" : "Daughterboard Configuration Controller - FPGA SCC interface This section describes the interface between the Daughterboard Configuration Controller and the FPGA Serial Configuration Controller (SCC)."
    }, {
      "title" : "Overview of clocks",
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "excerpt" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board ... Each clock generator is associated with one of the FPGAs and contains three ...",
      "firstSentences" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board clock generators, or within the FPGAs. Each clock generator is associated with one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "firstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "document_number" : "dui0556",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4940655",
          "sysurihash" : "gVc5cVyCg0myGZ8w",
          "urihash" : "gVc5cVyCg0myGZ8w",
          "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "systransactionid" : 864276,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355651000,
          "topparentid" : 4940655,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588079420000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149650000,
          "permanentid" : "f23d4afbf49d3f74d8d89718ad9c72128b3ea82781cbafd4d31fdc1ce8df",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea82b3c9931941038df1cac",
          "transactionid" : 864276,
          "title" : "ARM LogicTile Express 13MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649149650000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0556:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149650712997276,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3229,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149502294,
          "syssize" : 3229,
          "sysdate" : 1649149650000,
          "haslayout" : "1",
          "topparent" : "4940655",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4940655,
          "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
          "wordcount" : 252,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149650000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0556/g/?lang=en",
          "modified" : 1642161053000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149650712997276,
          "uri" : "https://developer.arm.com/documentation/dui0556/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 13MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en",
        "Excerpt" : "Product Status The information in this document is final, that is for a developed product. ... Revision History Revision A 21 September 2010 First release Revision B 28 March 2011 Second ...",
        "FirstSentences" : "ARM LogicTile Express 13MG Technical Reference Manual V2F-2XV6 Copyright 2010-2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Overview of clocks ",
        "document_number" : "dui0556",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4940655",
        "sysurihash" : "Tw2EO3pZiTTðbFnm",
        "urihash" : "Tw2EO3pZiTTðbFnm",
        "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355651000,
        "topparentid" : 4940655,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588079420000,
        "sysconcepts" : "daughterboard configuration ; clock generators ; FPGAs ; shows ; interface ; SER ; motherboard SYS ; Technical Reference Manual ; Xilinx website ; SATA connectors ; sequencing using",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4940655,
        "parentitem" : "5ea82b3c9931941038df1cac",
        "concepts" : "daughterboard configuration ; clock generators ; FPGAs ; shows ; interface ; SER ; motherboard SYS ; Technical Reference Manual ; Xilinx website ; SATA connectors ; sequencing using",
        "documenttype" : "html",
        "isattachment" : "4940655",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149723000,
        "permanentid" : "082eadddb1d6db5db8150f6684ee00dd5da3f81d45a98631433905fc060d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea82b3c9931941038df1cd6",
        "transactionid" : 864277,
        "title" : "Overview of clocks ",
        "products" : [ "Logictile Express" ],
        "date" : 1649149723000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0556:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149723440662297,
        "sysisattachment" : "4940655",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4940655,
        "size" : 1707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149502294,
        "syssize" : 1707,
        "sysdate" : 1649149723000,
        "haslayout" : "1",
        "topparent" : "4940655",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4940655,
        "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
        "modified" : 1642161053000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149723440662297,
        "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
        "syscollection" : "default"
      },
      "Title" : "Overview of clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks/overview-of-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks/overview-of-clocks",
      "Excerpt" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board ... Each clock generator is associated with one of the FPGAs and contains three ...",
      "FirstSentences" : "Overview of clocks The majority of the clocks that the daughterboard uses are generated locally by two on-board clock generators, or within the FPGAs. Each clock generator is associated with one ..."
    } ],
    "totalNumberOfChildResults" : 50,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Clocks ",
      "document_number" : "dui0556",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4940655",
      "sysurihash" : "h8ZAgo2Sðpg0PyGz",
      "urihash" : "h8ZAgo2Sðpg0PyGz",
      "sysuri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1401355651000,
      "topparentid" : 4940655,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588079420000,
      "sysconcepts" : "clocks ; daughterboards ; subsections",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 4940655,
      "parentitem" : "5ea82b3c9931941038df1cac",
      "concepts" : "clocks ; daughterboards ; subsections",
      "documenttype" : "html",
      "isattachment" : "4940655",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149726000,
      "permanentid" : "0eb767bfd2a08d7d1c840c2d82049517170e33b32443a57157f6b8680b74",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea82b3c9931941038df1cd5",
      "transactionid" : 864277,
      "title" : "Clocks ",
      "products" : [ "Logictile Express" ],
      "date" : 1649149726000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0556:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149726357171247,
      "sysisattachment" : "4940655",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4940655,
      "size" : 252,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149502294,
      "syssize" : 252,
      "sysdate" : 1649149726000,
      "haslayout" : "1",
      "topparent" : "4940655",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4940655,
      "content_description" : "This book is for the LogicTile Express 13MG, V2F-2XV6, daughterboard.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149726000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0556/g/hardware-description/clocks?lang=en",
      "modified" : 1642161053000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149726357171247,
      "uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
      "syscollection" : "default"
    },
    "Title" : "Clocks",
    "Uri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "ClickUri" : "https://developer.arm.com/documentation/dui0556/g/hardware-description/clocks?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0556/g/en/hardware-description/clocks",
    "Excerpt" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of ...",
    "FirstSentences" : "Clocks This section describes the clocks on the LogicTile Express 13MG daughterboard. It contains the following subsections: Overview of clocks Clock domains Global clocks Distribution of global ..."
  }, {
    "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
    "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "excerpt" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex- ... It contains the following sections: About the programmers model VFP register access ...",
      "firstSentences" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex-A5 FPU that are useful to programmers. It contains the following sections: About the programmers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "SCL4SpYP3HHzbQAK",
        "urihash" : "SCL4SpYP3HHzbQAK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "register ; programmers ; A5 FPU ; implementation-specific features",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "register ; programmers ; A5 FPU ; implementation-specific features",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149724000,
        "permanentid" : "f300747f4b1a9245115c8e357e479ee1f940bb28687e164c874e97972404",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5ca9d",
        "transactionid" : 864277,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149724213460685,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 289,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506341,
        "syssize" : 289,
        "sysdate" : 1649149724000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Programmers-Model?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149724213460685,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model",
      "Excerpt" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex- ... It contains the following sections: About the programmers model VFP register access ...",
      "FirstSentences" : "Chapter 2. Programmers Model This chapter describes implementation-specific features of the Cortex-A5 FPU that are useful to programmers. It contains the following sections: About the programmers ..."
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "excerpt" : "About the programmers model This section introduces the Cortex-A5 FPU implementation ... In this implementation: All scalar operations are implemented entirely in hardware, ... RO Read only.",
      "firstSentences" : "About the programmers model This section introduces the Cortex-A5 FPU implementation of the VFPv4 floating-point architecture, VFPv4-D16, with version 2 of the Common VFP subarchitecture. In this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "kqLGh3WXS9g552RO",
        "urihash" : "kqLGh3WXS9g552RO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "A5 FPU ; vector operation ; Cortex ; VFPv4 ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; subarchitecture",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "A5 FPU ; vector operation ; Cortex ; VFPv4 ; access types ; code execution ; synchronous bounce ; floating-point architecture ; flush-to-zero ; subarchitecture",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149723000,
        "permanentid" : "b75578473fb0ad97e0a017b4a654c2e53f8f5fd56be66e915713e331c9bd",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5ca9e",
        "transactionid" : 864277,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149723000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149723654618296,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 799,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506341,
        "syssize" : 799,
        "sysdate" : 1649149723000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149723000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149723654618296,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Programmers-Model/About-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Programmers-Model/About-the-programmers-model",
      "Excerpt" : "About the programmers model This section introduces the Cortex-A5 FPU implementation ... In this implementation: All scalar operations are implemented entirely in hardware, ... RO Read only.",
      "FirstSentences" : "About the programmers model This section introduces the Cortex-A5 FPU implementation of the VFPv4 floating-point architecture, VFPv4-D16, with version 2 of the Common VFP subarchitecture. In this ..."
    }, {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "excerpt" : "Doubleword A 64-bit data item. ... When an enabled exception occurs, a trap to the user handler is taken. ... When in the exceptional state, the issue of a trigger instruction to the FPU ...",
      "firstSentences" : "Glossary This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended. Abort A mechanism that indicates to a core ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0449",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5024306",
          "sysurihash" : "sZjq96Ada3sGGKD6",
          "urihash" : "sZjq96Ada3sGGKD6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427025000,
          "topparentid" : 5024306,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594106842000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149724000,
          "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0423dacafe527e86f5ca8d",
          "transactionid" : 864277,
          "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0449:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149724852945567,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1925,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149506360,
          "syssize" : 1925,
          "sysdate" : 1649149724000,
          "haslayout" : "1",
          "topparent" : "5024306",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5024306,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
          "wordcount" : 149,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0449/b/?lang=en",
          "modified" : 1639131612000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149724852945567,
          "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
        "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0449",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5024306",
        "sysurihash" : "ro6HgDqU6h3crHqq",
        "urihash" : "ro6HgDqU6h3crHqq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427025000,
        "topparentid" : 5024306,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594106842000,
        "sysconcepts" : "instructions ; FPU coprocessor ; memory ; ARM ; invalid ; core ; Prefetch ; vector operations ; support code ; addressing modes ; input precision ; trap handler ; floating-point ; significand ; implementations ; double-precision",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 5024306,
        "parentitem" : "5f0423dacafe527e86f5ca8d",
        "concepts" : "instructions ; FPU coprocessor ; memory ; ARM ; invalid ; core ; Prefetch ; vector operations ; support code ; addressing modes ; input precision ; trap handler ; floating-point ; significand ; implementations ; double-precision",
        "documenttype" : "html",
        "isattachment" : "5024306",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149722000,
        "permanentid" : "4a2af720bdf15c87727cc807fc8d32c8f544486c1765e2493da95b44ef82",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0423dbcafe527e86f5caab",
        "transactionid" : 864277,
        "title" : "Glossary ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149722000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0449:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149722684344502,
        "sysisattachment" : "5024306",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5024306,
        "size" : 17929,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149506360,
        "syssize" : 17929,
        "sysdate" : 1649149722000,
        "haslayout" : "1",
        "topparent" : "5024306",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5024306,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
        "wordcount" : 627,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149722000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0449/b/Glossary?lang=en",
        "modified" : 1639131612000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149722684344502,
        "uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/Glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en/Glossary",
      "Excerpt" : "Doubleword A 64-bit data item. ... When an enabled exception occurs, a trap to the user handler is taken. ... When in the exceptional state, the issue of a trigger instruction to the FPU ...",
      "FirstSentences" : "Glossary This glossary describes some of the terms used in ARM manuals. Where terms can have several meanings, the meaning presented here is intended. Abort A mechanism that indicates to a core ..."
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
      "document_number" : "ddi0449",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5024306",
      "sysurihash" : "sZjq96Ada3sGGKD6",
      "urihash" : "sZjq96Ada3sGGKD6",
      "sysuri" : "https://developer.arm.com/documentation/ddi0449/b/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1287427025000,
      "topparentid" : 5024306,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594106842000,
      "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149724000,
      "permanentid" : "d5ffe69267d4650532e9d20b5e894f5660c5c38c5ded3298b90934c891ac",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0423dacafe527e86f5ca8d",
      "transactionid" : 864277,
      "title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649149724000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0449:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149724852945567,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1925,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149506360,
      "syssize" : 1925,
      "sysdate" : 1649149724000,
      "haslayout" : "1",
      "topparent" : "5024306",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5024306,
      "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU).",
      "wordcount" : 149,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149724000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0449/b/?lang=en",
      "modified" : 1639131612000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149724852945567,
      "uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A5 Floating-Point Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0449/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0449/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0449/b/en",
    "Excerpt" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
    "FirstSentences" : "Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
  }, {
    "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
    "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
    "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Register descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "excerpt" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers.",
      "firstSentences" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers. Register descriptions Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0450",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4495290",
          "sysurihash" : "4deJdRRmIrzfkgjd",
          "urihash" : "4deJdRRmIrzfkgjd",
          "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287426958000,
          "topparentid" : 4495290,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594107213000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149717000,
          "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f04254ddbdee951c1cd8537",
          "transactionid" : 864277,
          "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149717000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0450:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149717505698559,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149484984,
          "syssize" : 1943,
          "sysdate" : 1649149717000,
          "haslayout" : "1",
          "topparent" : "4495290",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4495290,
          "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149717000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0450/b/?lang=en",
          "modified" : 1639131667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149717505698559,
          "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register descriptions ",
        "document_number" : "ddi0450",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4495290",
        "sysurihash" : "rTmm6ThSiVkFFFvX",
        "urihash" : "rTmm6ThSiVkFFFvX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1287426958000,
        "topparentid" : 4495290,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594107213000,
        "sysconcepts" : "individual registers ; cross references",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4495290,
        "parentitem" : "5f04254ddbdee951c1cd8537",
        "concepts" : "individual registers ; cross references",
        "documenttype" : "html",
        "isattachment" : "4495290",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149717000,
        "permanentid" : "8f52bc8ec8daafde75637999e7a844e19e200bdcd2e19405c279dbffe6ee",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04254ddbdee951c1cd854e",
        "transactionid" : 864277,
        "title" : "Register descriptions ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149717000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0450:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149717476466240,
        "sysisattachment" : "4495290",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4495290,
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149484964,
        "syssize" : 178,
        "sysdate" : 1649149717000,
        "haslayout" : "1",
        "topparent" : "4495290",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4495290,
        "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149717000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
        "modified" : 1639131667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149717476466240,
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
        "syscollection" : "default"
      },
      "Title" : "Register descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model/Register-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model/Register-descriptions",
      "Excerpt" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers.",
      "FirstSentences" : "Register descriptions This section describes the Cortex-A5 NEON MPE system registers. Table 2.2 provides cross references to individual registers. Register descriptions Cortex-A5"
    }, {
      "title" : "Feedback on this product",
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "excerpt" : "Feedback on this product If you have any comments or suggestions about this product, ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with as much ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0450",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4495290",
          "sysurihash" : "4deJdRRmIrzfkgjd",
          "urihash" : "4deJdRRmIrzfkgjd",
          "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287426958000,
          "topparentid" : 4495290,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594107213000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149717000,
          "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f04254ddbdee951c1cd8537",
          "transactionid" : 864277,
          "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149717000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0450:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149717505698559,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149484984,
          "syssize" : 1943,
          "sysdate" : 1649149717000,
          "haslayout" : "1",
          "topparent" : "4495290",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4495290,
          "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149717000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0450/b/?lang=en",
          "modified" : 1639131667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149717505698559,
          "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback on this product ",
        "document_number" : "ddi0450",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4495290",
        "sysurihash" : "eEESXXmSSoPoq8hF",
        "urihash" : "eEESXXmSSoPoq8hF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287426958000,
        "topparentid" : 4495290,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594107213000,
        "sysconcepts" : "diagnostic procedures ; symptoms ; explanation ; supplier ; comments ; Feedback",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4495290,
        "parentitem" : "5f04254ddbdee951c1cd8537",
        "concepts" : "diagnostic procedures ; symptoms ; explanation ; supplier ; comments ; Feedback",
        "documenttype" : "html",
        "isattachment" : "4495290",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149717000,
        "permanentid" : "dfcd6e35d949f009501484c18c20302c603bc9c8aa1fb114cd2b3debec46",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04254ddbdee951c1cd8541",
        "transactionid" : 864277,
        "title" : "Feedback on this product ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149717000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0450:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149717416331305,
        "sysisattachment" : "4495290",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4495290,
        "size" : 321,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149484964,
        "syssize" : 321,
        "sysdate" : 1649149717000,
        "haslayout" : "1",
        "topparent" : "4495290",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4495290,
        "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149717000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
        "modified" : 1639131667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149717416331305,
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
        "syscollection" : "default"
      },
      "Title" : "Feedback on this product",
      "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/Preface/Feedback/Feedback-on-this-product?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Preface/Feedback/Feedback-on-this-product",
      "Excerpt" : "Feedback on this product If you have any comments or suggestions about this product, ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with as much ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "excerpt" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP ...",
      "firstSentences" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP register access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0450",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4495290",
          "sysurihash" : "4deJdRRmIrzfkgjd",
          "urihash" : "4deJdRRmIrzfkgjd",
          "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287426958000,
          "topparentid" : 4495290,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594107213000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149717000,
          "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f04254ddbdee951c1cd8537",
          "transactionid" : 864277,
          "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649149717000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0450:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149717505698559,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1943,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149484984,
          "syssize" : 1943,
          "sysdate" : 1649149717000,
          "haslayout" : "1",
          "topparent" : "4495290",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4495290,
          "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
          "wordcount" : 150,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149717000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0450/b/?lang=en",
          "modified" : 1639131667000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149717505698559,
          "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
        "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0450",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4495290",
        "sysurihash" : "ARNNptpIPBduZBdX",
        "urihash" : "ARNNptpIPBduZBdX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287426958000,
        "topparentid" : 4495290,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594107213000,
        "sysconcepts" : "register ; Advanced SIMD ; programmers model",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4495290,
        "parentitem" : "5f04254ddbdee951c1cd8537",
        "concepts" : "register ; Advanced SIMD ; programmers model",
        "documenttype" : "html",
        "isattachment" : "4495290",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149716000,
        "permanentid" : "41a44b505a30d1035f6171aa7ad44883f0fadba4110a354edcd7704fc45f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f04254ddbdee951c1cd8548",
        "transactionid" : 864277,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649149716000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0450:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149716813325559,
        "sysisattachment" : "4495290",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4495290,
        "size" : 264,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149484964,
        "syssize" : 264,
        "sysdate" : 1649149716000,
        "haslayout" : "1",
        "topparent" : "4495290",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4495290,
        "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149716000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0450/b/Programmers-Model?lang=en",
        "modified" : 1639131667000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149716813325559,
        "uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/Programmers-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en/Programmers-Model",
      "Excerpt" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP ...",
      "FirstSentences" : "Chapter 2. Programmers Model This chapter describes the Cortex-A5 NEON MPE programmers model. It contains the following sections: About this programmers model Advanced SIMD and VFP register access ..."
    } ],
    "totalNumberOfChildResults" : 29,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
      "document_number" : "ddi0450",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4495290",
      "sysurihash" : "4deJdRRmIrzfkgjd",
      "urihash" : "4deJdRRmIrzfkgjd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0450/b/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1287426958000,
      "topparentid" : 4495290,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594107213000,
      "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149717000,
      "permanentid" : "2bce661062b32d7e99564d761e352d388a72e607dd540c7fa7a31e6b15e4",
      "syslanguage" : [ "English" ],
      "itemid" : "5f04254ddbdee951c1cd8537",
      "transactionid" : 864277,
      "title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649149717000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0450:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149717505698559,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1943,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149484984,
      "syssize" : 1943,
      "sysdate" : 1649149717000,
      "haslayout" : "1",
      "topparent" : "4495290",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4495290,
      "content_description" : "This book is for the Cortex-A5 NEON Media Processing Engine (MPE).",
      "wordcount" : 150,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149717000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0450/b/?lang=en",
      "modified" : 1639131667000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149717505698559,
      "uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0450/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0450/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0450/b/en",
    "Excerpt" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
    "FirstSentences" : "Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100282/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
    "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2366,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Quality of Service",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "excerpt" : "It is therefore necessary to use QoS to manage bandwidth allocations. ... The CPUs are given a maximum QoS value that is two levels higher than that of the display processor.",
      "firstSentences" : "Quality of Service The CCI-550 provides a set of QoS regulation and control mechanisms. The following mechanisms are supported: QoS value as a priority indicator. This is the reservation of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Quality of Service ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "Qmhti2X2qwetjbDu",
        "urihash" : "Qmhti2X2qwetjbDu",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "slave interfaces ; QoS ; outstanding transactions ; regulation ; CCI ; priorities ; mechanisms ; arbitration ; reservation ; controller ; CPU clusters ; display processor ; response latency",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "concepts" : "slave interfaces ; QoS ; outstanding transactions ; regulation ; CCI ; priorities ; mechanisms ; arbitration ; reservation ; controller ; CPU clusters ; display processor ; response latency",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149712000,
        "permanentid" : "00add132d31e9cabb70daf88c8afe301a564c120d4eb80258f7a80fca092",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52abf",
        "transactionid" : 864277,
        "title" : "Quality of Service ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711905014788,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 9478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453474,
        "syssize" : 9478,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 421,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149712000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/functional-description/operation/quality-of-service?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711905014788,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
        "syscollection" : "default"
      },
      "Title" : "Quality of Service",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/operation/quality-of-service?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/operation/quality-of-service",
      "Excerpt" : "It is therefore necessary to use QoS to manage bandwidth allocations. ... The CPUs are given a maximum QoS value that is two levels higher than that of the display processor.",
      "FirstSentences" : "Quality of Service The CCI-550 provides a set of QoS regulation and control mechanisms. The following mechanisms are supported: QoS value as a priority indicator. This is the reservation of ..."
    }, {
      "title" : "Clocking and reset",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "excerpt" : "The CCI-550 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-550",
      "firstSentences" : "Clocking and reset The CCI-550 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-550 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking and reset ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "NDy5aM1Hbkbdwnk1",
        "urihash" : "NDy5aM1Hbkbdwnk1",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "concepts" : "clock ; CCI ; signaling ; ACLK ; reset ; ARESETn ; slaves ; power state ; incoming transactions ; Internal regional ; power-saving features ; target library ; clock-domain-crossing bridges ; synchronizer ; double-register",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149711000,
        "permanentid" : "a1f15a33a8b24dfd25bf9a5db8a0580c7cc140c654157be680d5dfb63b6b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52ab2",
        "transactionid" : 864277,
        "title" : "Clocking and reset ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711858212450,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 2052,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453494,
        "syssize" : 2052,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 137,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149711000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/functional-description/clocking-and-reset?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711858212450,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
        "syscollection" : "default"
      },
      "Title" : "Clocking and reset",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/functional-description/clocking-and-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/functional-description/clocking-and-reset",
      "Excerpt" : "The CCI-550 provides this support using the Arm Q-Channel. ... For legacy IP, the Low Power Interface Specification, Arm Q-Channel and P-Channel ... Clocking and reset CoreLink CCI-550",
      "FirstSentences" : "Clocking and reset The CCI-550 uses ACLK and ARESETn signals for clock and reset, respectively. The CCI-550 has a single main clock signal, ACLK, that it distributes to all sub blocks. Use ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/preface",
      "excerpt" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback.",
      "firstSentences" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback. Preface CoreLink CCI-550",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2366,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "firstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "document_number" : "100282",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444469",
          "sysurihash" : "X9nhjL64grñorRQa",
          "urihash" : "X9nhjL64grñorRQa",
          "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
          "systransactionid" : 864277,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1528714934000,
          "topparentid" : 3444469,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
          "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149712000,
          "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52a97",
          "transactionid" : 864277,
          "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
          "products" : [ "CoreLink CCI-550" ],
          "date" : 1649149712000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100282:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149712813902312,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4522,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149453494,
          "syssize" : 4522,
          "sysdate" : 1649149712000,
          "haslayout" : "1",
          "topparent" : "3444469",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444469,
          "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149712000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100282/0100/?lang=en",
          "modified" : 1636123973000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149712813902312,
          "uri" : "https://developer.arm.com/documentation/100282/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
        "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "100282",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444469",
        "sysurihash" : "Lc7deo5ql4WK4Zi4",
        "urihash" : "Lc7deo5ql4WK4Zi4",
        "sysuri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
        "systransactionid" : 864277,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1528714934000,
        "topparentid" : 3444469,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
        "attachmentparentid" : 3444469,
        "parentitem" : "5e7dd450cbfe76649ba52a97",
        "documenttype" : "html",
        "isattachment" : "3444469",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149711000,
        "permanentid" : "28cd6bb6d35bbe5f33f3d4d3e728abc941494cef49c381fd0c9f50e9fd4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52a99",
        "transactionid" : 864277,
        "title" : "Preface ",
        "products" : [ "CoreLink CCI-550" ],
        "date" : 1649149711000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100282:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149711826937597,
        "sysisattachment" : "3444469",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444469,
        "size" : 191,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149453458,
        "syssize" : 191,
        "sysdate" : 1649149711000,
        "haslayout" : "1",
        "topparent" : "3444469",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444469,
        "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149711000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100282/0100/preface?lang=en",
        "modified" : 1636123973000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149711826937597,
        "uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/100282/0100/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en/preface",
      "Excerpt" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback.",
      "FirstSentences" : "Preface This preface introduces the Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual. It contains the following: About this book. Feedback. Preface CoreLink CCI-550"
    } ],
    "totalNumberOfChildResults" : 93,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
      "document_number" : "100282",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444469",
      "sysurihash" : "X9nhjL64grñorRQa",
      "urihash" : "X9nhjL64grñorRQa",
      "sysuri" : "https://developer.arm.com/documentation/100282/0100/en",
      "systransactionid" : 864277,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1528714934000,
      "topparentid" : 3444469,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304656000,
      "sysconcepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|5eec6f03e24a5e02d07b2611" ],
      "concepts" : "Confidential First ; r1p0 ; r0p1 ; r0p0 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149712000,
      "permanentid" : "2d056f738da0e117dac533a4e0ae9829f121df45d165420cde5d2c515838",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd450cbfe76649ba52a97",
      "transactionid" : 864277,
      "title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual ",
      "products" : [ "CoreLink CCI-550" ],
      "date" : 1649149712000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100282:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149712813902312,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4522,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149453494,
      "syssize" : 4522,
      "sysdate" : 1649149712000,
      "haslayout" : "1",
      "topparent" : "3444469",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3444469,
      "content_description" : "This book is for the Arm CoreLink CCI-550 Cache Coherent Interconnect.",
      "wordcount" : 293,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550", "System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CCI-550" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149712000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100282/0100/?lang=en",
      "modified" : 1636123973000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149712813902312,
      "uri" : "https://developer.arm.com/documentation/100282/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100282/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/100282/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/100282/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100282/0100/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreLink CCI-550 Cache Coherent Interconnect ...",
    "FirstSentences" : "Arm CoreLink CCI-550 Cache Coherent Interconnect Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
  }, {
    "title" : "ARM1176JZ-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "excerpt" : "F ... Section 10.4.3 updated. Table 23-1 updated. ... Patch update for r0p4. Update for r0p6 release. ... Minor corrections and enhancements. Update for r0p7 maintenance release.",
    "firstSentences" : "ARM1176JZ-S Revision: r0p7 Technical Reference Manual Copyright © 2004-2009 ARM Limited. All rights reserved. ARM DDI 0333H (ID012410) ARM DDI 0333H ID012410 ARM1176JZ-S Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1176JZ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZ-S Technical Reference Manual ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "8eQjgH1TqPv9NKQE",
        "urihash" : "8eQjgH1TqPv9NKQE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3583fd977155116a88e9",
        "transactionid" : 861314,
        "title" : "ARM1176JZ-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337192326492,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322284,
        "syssize" : 2726,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337192326492,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1176JZ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1176JZ-S Technical Reference Manual ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "8eQjgH1TqPv9NKQE",
        "urihash" : "8eQjgH1TqPv9NKQE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3583fd977155116a88e9",
        "transactionid" : 861314,
        "title" : "ARM1176JZ-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337192326492,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322284,
        "syssize" : 2726,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 205,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337192326492,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1176JZ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
      "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Changes in instruction flow overview",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "excerpt" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction ... The dynamic branch predictor is a 128-entry direct-mapped branch predictor using VA ...",
      "firstSentences" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction flow, the processor includes a: dynamic branch predictor static branch predictor return stack.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZ-S Technical Reference Manual ",
          "document_number" : "ddi0333",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3504539",
          "sysurihash" : "8eQjgH1TqPv9NKQE",
          "urihash" : "8eQjgH1TqPv9NKQE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "systransactionid" : 861314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264294772000,
          "topparentid" : 3504539,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378115000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720337000,
          "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3583fd977155116a88e9",
          "transactionid" : 861314,
          "title" : "ARM1176JZ-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648720337000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0333:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720337192326492,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720322284,
          "syssize" : 2726,
          "sysdate" : 1648720337000,
          "haslayout" : "1",
          "topparent" : "3504539",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3504539,
          "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
          "wordcount" : 205,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720337000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0333/h/?lang=en",
          "modified" : 1639043535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720337192326492,
          "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Changes in instruction flow overview ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "R1G3ZxdICDUUFHRO",
        "urihash" : "R1G3ZxdICDUUFHRO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "branch predictor ; stack ; instruction ; constant offset ; cycles ; entries ; predictions ; Iss stage ; unconditional returns ; two-bit saturating",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3504539,
        "parentitem" : "5e8e3583fd977155116a88e9",
        "concepts" : "branch predictor ; stack ; instruction ; constant offset ; cycles ; entries ; predictions ; Iss stage ; unconditional returns ; two-bit saturating",
        "documenttype" : "html",
        "isattachment" : "3504539",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "974cb170a0ddd8018bd97c6787cf032fa3839b99f429bcb47a5be525bbfc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3589fd977155116a8b00",
        "transactionid" : 861314,
        "title" : "Changes in instruction flow overview ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337178178199,
        "sysisattachment" : "3504539",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3504539,
        "size" : 1893,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322237,
        "syssize" : 1893,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 122,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337178178199,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
        "syscollection" : "default"
      },
      "Title" : "Changes in instruction flow overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/changes-in-instruction-flow-overview",
      "Excerpt" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction ... The dynamic branch predictor is a 128-entry direct-mapped branch predictor using VA ...",
      "FirstSentences" : "Changes in instruction flow overview To minimize the number of cycles, because of changes in instruction flow, the processor includes a: dynamic branch predictor static branch predictor return stack."
    }, {
      "title" : "Writing coprocessor registers",
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "excerpt" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details.",
      "firstSentences" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details. Scan chain 5 and EXTEST are selected.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1176JZ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1176JZ-S Technical Reference Manual ",
          "document_number" : "ddi0333",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3504539",
          "sysurihash" : "8eQjgH1TqPv9NKQE",
          "urihash" : "8eQjgH1TqPv9NKQE",
          "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "systransactionid" : 861314,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264294772000,
          "topparentid" : 3504539,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378115000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; Test Access Port ; permission ; internal classification ; described manner ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720337000,
          "permanentid" : "0beafd634d7910692a0caea778e5208566c671617247202d1ba7d99f17ef",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3583fd977155116a88e9",
          "transactionid" : 861314,
          "title" : "ARM1176JZ-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648720337000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0333:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720337192326492,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720322284,
          "syssize" : 2726,
          "sysdate" : 1648720337000,
          "haslayout" : "1",
          "topparent" : "3504539",
          "label_version" : "r0p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3504539,
          "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
          "wordcount" : 205,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720337000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0333/h/?lang=en",
          "modified" : 1639043535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720337192326492,
          "uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1176JZ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en",
        "Excerpt" : "All rights reserved. ... Unrestricted Access is an ARM internal classification. ... Minor corrections and enhancements. ARM1176JZ-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1176JZ-S Technical Reference Manual Copyright 2004-2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Writing coprocessor registers ",
        "document_number" : "ddi0333",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3504539",
        "sysurihash" : "HL3grd4Bad0EsxDu",
        "urihash" : "HL3grd4Bad0EsxDu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
        "systransactionid" : 861314,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264294772000,
        "topparentid" : 3504539,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378115000,
        "sysconcepts" : "coprocessor registers ; R0 ; mode ARM ; standard sequence ; Scan ; R14 ; nITRSEL",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3504539,
        "parentitem" : "5e8e3583fd977155116a88e9",
        "concepts" : "coprocessor registers ; R0 ; mode ARM ; standard sequence ; Scan ; R14 ; nITRSEL",
        "documenttype" : "html",
        "isattachment" : "3504539",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720337000,
        "permanentid" : "f459be9fb96a83a543d89b3510a83985badc001b0bb876c950ce8aed74dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3588fd977155116a8aec",
        "transactionid" : 861314,
        "title" : "Writing coprocessor registers ",
        "products" : [ "Arm11" ],
        "date" : 1648720337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0333:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720337166898495,
        "sysisattachment" : "3504539",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3504539,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720322190,
        "syssize" : 522,
        "sysdate" : 1648720337000,
        "haslayout" : "1",
        "topparent" : "3504539",
        "label_version" : "r0p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3504539,
        "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
        "modified" : 1639043535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720337166898495,
        "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
        "syscollection" : "default"
      },
      "Title" : "Writing coprocessor registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0333/h/debug-test-access-port/debug-sequences/writing-coprocessor-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/debug-test-access-port/debug-sequences/writing-coprocessor-registers",
      "Excerpt" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details.",
      "FirstSentences" : "Writing coprocessor registers Write the value onto R0, using the standard sequence. See Writing a current mode ARM register in the range R0-R14 for more details. Scan chain 5 and EXTEST are selected."
    } ],
    "totalNumberOfChildResults" : 592,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM1176JZ-S Technical Reference Manual ",
      "document_number" : "ddi0333",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3504539",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "8x8aHg0FHIðufbm9",
      "urihash" : "8x8aHg0FHIðufbm9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
      "keywords" : "ARM 11, ARM1176, TrustZone, ARM1176JZ-S, TRM, macrocell, \"ARM instruction\", Thumb, SIMD, \"virtual memory\", MMU, \"Thumb instruction\", security, \"Intelligent Energy Management\", IEM, AMBA, AXI",
      "systransactionid" : 861315,
      "copyright" : "Copyright ©€2004-2009 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1264294772000,
      "topparentid" : 3504539,
      "numberofpages" : 658,
      "sysconcepts" : "instructions ; registers ; accesses ; exceptions ; Non-secure ; memory ; translation ; cores ; arrangements ; ARM1176JZF ; attempted access ; lists ; Undefined exception ; controls ; interfaces ; architectures",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3504539,
      "parentitem" : "5e8e3583fd977155116a88e9",
      "concepts" : "instructions ; registers ; accesses ; exceptions ; Non-secure ; memory ; translation ; cores ; arrangements ; ARM1176JZF ; attempted access ; lists ; Undefined exception ; controls ; interfaces ; architectures",
      "documenttype" : "pdf",
      "isattachment" : "3504539",
      "sysindexeddate" : 1648720352000,
      "permanentid" : "feafd1b788d109c839be46e270037ae3385e8f2561ed9d52168be6c4a090",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e358afd977155116a8b47",
      "transactionid" : 861315,
      "title" : "ARM1176JZ-S Technical Reference Manual ",
      "subject" : "Technical Reference Manual for ARM1176JZ-S processor. The processor provides TrustZone security extensions. It supports the ARM and Thumb instruction sets with SIMD DSP instructions, and implements Jazelle technology to provide direct execution of Java bytecodes. ",
      "date" : 1648720351000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0333:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720351581651746,
      "sysisattachment" : "3504539",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3504539,
      "size" : 4465006,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720329392,
      "syssubject" : "Technical Reference Manual for ARM1176JZ-S processor. The processor provides TrustZone security extensions. It supports the ARM and Thumb instruction sets with SIMD DSP instructions, and implements Jazelle technology to provide direct execution of Java bytecodes. ",
      "syssize" : 4465006,
      "sysdate" : 1648720351000,
      "topparent" : "3504539",
      "author" : "ARM Limited",
      "label_version" : "r0p7",
      "systopparentid" : 3504539,
      "content_description" : "This is for the ARM1176JZ-S processor. In this book the generic term processor means the ARM1176JZ-S processor.",
      "wordcount" : 5221,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720352000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720351581651746,
      "uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1176JZ-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e358afd977155116a8b47",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0333/h/en/pdf/DDI0333H_arm1176jzs_r0p7_trm.pdf",
    "Excerpt" : "F ... Section 10.4.3 updated. Table 23-1 updated. ... Patch update for r0p4. Update for r0p6 release. ... Minor corrections and enhancements. Update for r0p7 maintenance release.",
    "FirstSentences" : "ARM1176JZ-S Revision: r0p7 Technical Reference Manual Copyright © 2004-2009 ARM Limited. All rights reserved. ARM DDI 0333H (ID012410) ARM DDI 0333H ID012410 ARM1176JZ-S Technical Reference Manual"
  }, {
    "title" : "Programmers Model",
    "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A57",
    "firstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
        "urihash" : "UGjW4v9ñ51Qsn6Ih",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a958259fe2368e2b122",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242632043213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 4459,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242632043213,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "excerpt" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "firstSentences" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0514",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990154",
          "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
          "urihash" : "UGjW4v9ñ51Qsn6Ih",
          "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1450386177000,
          "topparentid" : 4990154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526869000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a958259fe2368e2b122",
          "transactionid" : 861313,
          "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1648720242000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0514:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720242632043213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4459,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720240851,
          "syssize" : 4459,
          "sysdate" : 1648720242000,
          "haslayout" : "1",
          "topparent" : "4990154",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990154,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0514/g/?lang=en",
          "modified" : 1639138634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720242632043213,
          "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "buKmebaSmHMbBHðl",
        "urihash" : "buKmebaSmHMbBHðl",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; A57 processor ; subsections ; Cortex ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990154,
        "parentitem" : "5e907a958259fe2368e2b122",
        "concepts" : "cryptography ; instructions implemented ; ARMv8 architecture ; A57 processor ; subsections ; Cortex ; programmers",
        "documenttype" : "html",
        "isattachment" : "4990154",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "02e6784b2ccf42fec39b05d23dc73936f6e19bfb0f2e01262f9570ff818e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b129",
        "transactionid" : 861313,
        "title" : "About the programmers model ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242931780857,
        "sysisattachment" : "4990154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990154,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 326,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242931780857,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model/about-the-programmers-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model/about-the-programmers-model",
      "Excerpt" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography ... This section contains the following subsections: Identifying the cryptography ...",
      "FirstSentences" : "About the programmers model The Cortex-A57 processor Cryptography engine implements the Cryptography Extensions described in the ARMv8 architecture. This section contains the following subsections ..."
    }, {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "excerpt" : "Change ... Second release for r1p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has ...",
      "firstSentences" : "ARM® Cortex®-A57 MPCore Processor Cryptography Extension Revision: r1p3 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM DDI0514G ARM DDI0514G ARM® Cortex®-A57 MPCore ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "document_number" : "ddi0514",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990154",
          "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
          "urihash" : "UGjW4v9ñ51Qsn6Ih",
          "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "systransactionid" : 861313,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1450386177000,
          "topparentid" : 4990154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526869000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720247000,
          "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a958259fe2368e2b122",
          "transactionid" : 861313,
          "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1648720242000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0514:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720242632043213,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4459,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720240851,
          "syssize" : 4459,
          "sysdate" : 1648720242000,
          "haslayout" : "1",
          "topparent" : "4990154",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990154,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720247000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0514/g/?lang=en",
          "modified" : 1639138634000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720242632043213,
          "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysauthor" : "ARM",
        "sysurihash" : "8fIwM5wqAuPs8qEN",
        "urihash" : "8fIwM5wqAuPs8qEN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
        "keywords" : "Cortex-A, Cortex-A57",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "numberofpages" : 12,
        "sysconcepts" : "cryptography extension ; arm ; SHA1 ; instructions ; technical changes ; written agreement ; export laws ; party patents ; accelerator ; provisions ; conflicting ; Advanced SIMD ; trademark usage ; subsections ; functionality ; algorithms",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990154,
        "parentitem" : "5e907a958259fe2368e2b122",
        "concepts" : "cryptography extension ; arm ; SHA1 ; instructions ; technical changes ; written agreement ; export laws ; party patents ; accelerator ; provisions ; conflicting ; Advanced SIMD ; trademark usage ; subsections ; functionality ; algorithms",
        "documenttype" : "pdf",
        "isattachment" : "4990154",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "dd322c398b9c0c58320dd392b9db8660a522d8ed0ddcc5d956b379ec14de",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a968259fe2368e2b12f",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "subject" : "This document describes the instructions for the Cortex-A57 processor Cryptography extensions.",
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242810356471,
        "sysisattachment" : "4990154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990154,
        "size" : 325346,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720242188,
        "syssubject" : "This document describes the instructions for the Cortex-A57 processor Cryptography extensions.",
        "syssize" : 325346,
        "sysdate" : 1648720242000,
        "topparent" : "4990154",
        "author" : "ARM",
        "label_version" : "r1p3",
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 450,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242810356471,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e907a968259fe2368e2b12f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/pdf/DDI0514G_cortex_a57_mpcore_cryptography_trm.pdf",
      "Excerpt" : "Change ... Second release for r1p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has ...",
      "FirstSentences" : "ARM® Cortex®-A57 MPCore Processor Cryptography Extension Revision: r1p3 Technical Reference Manual Copyright © 2013-2015 ARM. All rights reserved. ARM DDI0514G ARM DDI0514G ARM® Cortex®-A57 MPCore ..."
    }, {
      "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "document_number" : "ddi0514",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990154",
        "sysurihash" : "UGjW4v9ñ51Qsn6Ih",
        "urihash" : "UGjW4v9ñ51Qsn6Ih",
        "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "systransactionid" : 861313,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1450386177000,
        "topparentid" : 4990154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526869000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p3 ; arm ; written agreement ; export laws ; third party ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720247000,
        "permanentid" : "c4cc0dcf6e347e6e92b8120ae82f397053ab7652410d6f0a7fd1c65eb151",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a958259fe2368e2b122",
        "transactionid" : 861313,
        "title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1648720242000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0514:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720242632043213,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4459,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720240851,
        "syssize" : 4459,
        "sysdate" : 1648720242000,
        "haslayout" : "1",
        "topparent" : "4990154",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990154,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720247000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0514/g/?lang=en",
        "modified" : 1639138634000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720242632043213,
        "uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Cryptography Extension Technical ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Cryptography Extension Technical Reference Manual Copyright 2013-2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Programmers Model ",
      "document_number" : "ddi0514",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990154",
      "sysurihash" : "s6kWvqI8hKDhII4R",
      "urihash" : "s6kWvqI8hKDhII4R",
      "sysuri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
      "systransactionid" : 861313,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1450386177000,
      "topparentid" : 4990154,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526869000,
      "sysconcepts" : "engine ; programmers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
      "attachmentparentid" : 4990154,
      "parentitem" : "5e907a958259fe2368e2b122",
      "concepts" : "engine ; programmers",
      "documenttype" : "html",
      "isattachment" : "4990154",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720247000,
      "permanentid" : "1a25875dcb483a3368b87b1df0c5bc0f1aa3c9fd10067b1ffcd89643909d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a968259fe2368e2b128",
      "transactionid" : 861313,
      "title" : "Programmers Model ",
      "products" : [ "Cortex-A57" ],
      "date" : 1648720242000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0514:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720242964522165,
      "sysisattachment" : "4990154",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990154,
      "size" : 228,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720240851,
      "syssize" : 228,
      "sysdate" : 1648720242000,
      "haslayout" : "1",
      "topparent" : "4990154",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4990154,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM Cortex-A57 MPCore Processor Cryptography Extension.",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0514/g/programmers-model?lang=en",
      "modified" : 1639138634000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720242964522165,
      "uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
      "syscollection" : "default"
    },
    "Title" : "Programmers Model",
    "Uri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0514/g/programmers-model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0514/g/en/programmers-model",
    "Excerpt" : "Programmers Model This chapter describes the registers of the Cryptography engine and ... It contains the following sections: About the programmers model. Programmers Model Cortex-A57",
    "FirstSentences" : "Programmers Model This chapter describes the registers of the Cryptography engine and provides information for programming the engine. It contains the following sections: About the programmers model."
  }, {
    "title" : "ARM CoreTile Express A94 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "excerpt" : "Date ... D ... First release for V2P-CA9 ... Eighth release for V2P-CA9 ... Ninth release for V2P-CA9 ... This document is protected by copyright and other related rights and the practice or ...",
    "firstSentences" : "ARM CoreTile Express A9×4 ... Cortex -A9 MPCore (V2P-CA9) Technical Reference Manual Copyright © 2009-2015, ARM. All rights reserved. ARM DUI 0448I (ID052115) ARM DUI 0448I ID052115 ARM CoreTile ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "wWK64neGñFkjZEMd",
        "urihash" : "wWK64neGñFkjZEMd",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de2394",
        "transactionid" : 861312,
        "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221694002108,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5569,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219814,
        "syssize" : 5569,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 380,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221694002108,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 ... It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 daughterboard. It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "document_number" : "dui0448",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489154",
          "sysurihash" : "wWK64neGñFkjZEMd",
          "urihash" : "wWK64neGñFkjZEMd",
          "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432227361000,
          "topparentid" : 4489154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394645000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720221000,
          "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8559931941038de2394",
          "transactionid" : 861312,
          "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648720221000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0448:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720221694002108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5569,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720219814,
          "syssize" : 5569,
          "sysdate" : 1648720221000,
          "haslayout" : "1",
          "topparent" : "4489154",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489154,
          "content_description" : "This book is for CoreTile Express A94 daughterboard.",
          "wordcount" : 380,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720221000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0448/i/?lang=en",
          "modified" : 1641902326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720221694002108,
          "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "BceykO8lmkhCkFðf",
        "urihash" : "BceykO8lmkhCkFðf",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "u00D74 daughterboard ; A9 MPCore test chip ; hardware ; power monitoring ; Powerup configuration ; Voltage ; Clocks",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489154,
        "parentitem" : "5e9db8559931941038de2394",
        "concepts" : "u00D74 daughterboard ; A9 MPCore test chip ; hardware ; power monitoring ; Powerup configuration ; Voltage ; Clocks",
        "documenttype" : "html",
        "isattachment" : "4489154",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "a077feec3ff75617ac3ddc36735bd05ba7317fa978c819640935d5f48714",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de23a6",
        "transactionid" : 861312,
        "title" : "Hardware Description ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221737703872,
        "sysisattachment" : "4489154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489154,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219814,
        "syssize" : 409,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/hardware-description?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221737703872,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 ... It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A9\\u00D74 daughterboard. It contains the following sections: Overview of the CoreTile Express A9\\u00D74 ..."
    }, {
      "title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "wWK64neGñFkjZEMd",
        "urihash" : "wWK64neGñFkjZEMd",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de2394",
        "transactionid" : 861312,
        "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221694002108,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5569,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219814,
        "syssize" : 5569,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 380,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221694002108,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    }, {
      "title" : "External clocks",
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "excerpt" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional ... External clock sources Function Frequency default, range Description AXISCLK 30MHz, ...",
      "firstSentences" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional daughterboard in Site 2: Table 2.4. External clock sources Function Frequency default, range ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "document_number" : "dui0448",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489154",
          "sysurihash" : "wWK64neGñFkjZEMd",
          "urihash" : "wWK64neGñFkjZEMd",
          "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432227361000,
          "topparentid" : 4489154,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394645000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720221000,
          "permanentid" : "17a201f654d16eccb03c659540a30ef24812ea60f24cb757d694826f396a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8559931941038de2394",
          "transactionid" : 861312,
          "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648720221000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0448:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720221694002108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5569,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720219814,
          "syssize" : 5569,
          "sysdate" : 1648720221000,
          "haslayout" : "1",
          "topparent" : "4489154",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489154,
          "content_description" : "This book is for CoreTile Express A94 daughterboard.",
          "wordcount" : 380,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720221000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0448/i/?lang=en",
          "modified" : 1641902326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720221694002108,
          "uri" : "https://developer.arm.com/documentation/dui0448/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A9\\u00D74 Technical Reference Manual Cortex-A9 MPCore (V2P-CA9) Copyright 2009-2015, ARM. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External clocks ",
        "document_number" : "dui0448",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489154",
        "sysurihash" : "sBDygztps5gebñMl",
        "urihash" : "sBDygztps5gebñMl",
        "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432227361000,
        "topparentid" : 4489154,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394645000,
        "sysconcepts" : "test chip ; external clock ; motherboard ; AXI ; optimum timing ; generated double-rate ; slave port ; tile site ; Function Frequency ; optional daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489154,
        "parentitem" : "5e9db8559931941038de2394",
        "concepts" : "test chip ; external clock ; motherboard ; AXI ; optimum timing ; generated double-rate ; slave port ; tile site ; Function Frequency ; optional daughterboard",
        "documenttype" : "html",
        "isattachment" : "4489154",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720221000,
        "permanentid" : "c8f7a41462f25242ab050b140e82de94e980535af1240f90360f4e6e12dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8559931941038de23b0",
        "transactionid" : 861312,
        "title" : "External clocks ",
        "products" : [ "Logictile Express" ],
        "date" : 1648720221000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0448:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720221700967117,
        "sysisattachment" : "4489154",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489154,
        "size" : 711,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720219796,
        "syssize" : 711,
        "sysdate" : 1648720221000,
        "haslayout" : "1",
        "topparent" : "4489154",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489154,
        "content_description" : "This book is for CoreTile Express A94 daughterboard.",
        "wordcount" : 66,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720221000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
        "modified" : 1641902326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720221700967117,
        "uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
        "syscollection" : "default"
      },
      "Title" : "External clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0448/i/hardware-description/clocks/external-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/hardware-description/clocks/external-clocks",
      "Excerpt" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional ... External clock sources Function Frequency default, range Description AXISCLK 30MHz, ...",
      "FirstSentences" : "External clocks Table 2-4 shows the external bus clocks generated by the motherboard and the optional daughterboard in Site 2: Table 2.4. External clock sources Function Frequency default, range ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreTile Express A94 Technical Reference Manual ",
      "document_number" : "dui0448",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4489154",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "7UqEQ8SDakHg05CA",
      "urihash" : "7UqEQ8SDakHg05CA",
      "sysuri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
      "keywords" : "Versatile Express, CoreTile Express",
      "systransactionid" : 861312,
      "copyright" : "Copyright ©€2009-2015,  ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1432227361000,
      "topparentid" : 4489154,
      "numberofpages" : 62,
      "sysconcepts" : "daughterboards ; test chip ; interfaces ; motherboard ; shows ; signals ; frequencies ; display resolutions ; controller ; peripherals ; connectors ; configuration registers ; assignments ; arm ; documentation ; timing diagrams",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 4489154,
      "parentitem" : "5e9db8559931941038de2394",
      "concepts" : "daughterboards ; test chip ; interfaces ; motherboard ; shows ; signals ; frequencies ; display resolutions ; controller ; peripherals ; connectors ; configuration registers ; assignments ; arm ; documentation ; timing diagrams",
      "documenttype" : "pdf",
      "isattachment" : "4489154",
      "sysindexeddate" : 1648720222000,
      "permanentid" : "015200317d331c2818381bd17a4b57692915095fbbbd50f29e284585aa4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9db8569931941038de23d8",
      "transactionid" : 861312,
      "title" : "ARM CoreTile Express A94 Technical Reference Manual ",
      "subject" : "CoreTile Express A9x4 Technical ReferenceManual for experienced hardware and software developers to aid the development of ARM-based products using the CoreTile Express A9x4 daughterboard with the Motherboard Express µATX as part of a development system.",
      "date" : 1648720222000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0448:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720222577504182,
      "sysisattachment" : "4489154",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4489154,
      "size" : 636649,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720221433,
      "syssubject" : "CoreTile Express A9x4 Technical ReferenceManual for experienced hardware and software developers to aid the development of ARM-based products using the CoreTile Express A9x4 daughterboard with the Motherboard Express µATX as part of a development system.",
      "syssize" : 636649,
      "sysdate" : 1648720222000,
      "topparent" : "4489154",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4489154,
      "content_description" : "This book is for CoreTile Express A94 daughterboard.",
      "wordcount" : 1768,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720222000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720222577504182,
      "uri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreTile Express A94 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9db8569931941038de23d8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0448/i/en/pdf/DUI0448I_v2p_ca9_trm.pdf",
    "Excerpt" : "Date ... D ... First release for V2P-CA9 ... Eighth release for V2P-CA9 ... Ninth release for V2P-CA9 ... This document is protected by copyright and other related rights and the practice or ...",
    "FirstSentences" : "ARM CoreTile Express A9×4 ... Cortex -A9 MPCore (V2P-CA9) Technical Reference Manual Copyright © 2009-2015, ARM. All rights reserved. ARM DUI 0448I (ID052115) ARM DUI 0448I ID052115 ARM CoreTile ..."
  }, {
    "title" : "CoreSight ETM-M4 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "excerpt" : "Copyright © 2009, 2010 ARM Limited. ... Contents ... CoreSight ETM-M4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0440C ... ID070610 ... 1.4",
    "firstSentences" : "CoreSight ETM-M4 Revision: r0p1 Technical Reference Manual Copyright © 2009, 2010 ARM Limited. All rights reserved. ARM DDI 0440C (ID070610) ARM DDI 0440C ID070610 CoreSight ETM-M4 Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-M4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "CjuEDtfibXS18ðXI",
        "urihash" : "CjuEDtfibXS18ðXI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc32c5ee7d4a00693e5f",
        "transactionid" : 861312,
        "title" : "CoreSight ETM-M4 Technical Reference Manual ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195179570673,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192476,
        "syssize" : 1961,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195179570673,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-M4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM-M4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "CjuEDtfibXS18ðXI",
        "urihash" : "CjuEDtfibXS18ðXI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc32c5ee7d4a00693e5f",
        "transactionid" : 861312,
        "title" : "CoreSight ETM-M4 Technical Reference Manual ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195179570673,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1961,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192476,
        "syssize" : 1961,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195179570673,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-M4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
      "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "excerpt" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register.",
      "firstSentences" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-M4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
          "document_number" : "ddi0440",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509559",
          "sysurihash" : "CjuEDtfibXS18ðXI",
          "urihash" : "CjuEDtfibXS18ðXI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1278436313000,
          "topparentid" : 3509559,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586416690000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720195000,
          "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ecc32c5ee7d4a00693e5f",
          "transactionid" : 861312,
          "title" : "CoreSight ETM-M4 Technical Reference Manual ",
          "products" : [ "Cortex-M4" ],
          "date" : 1648720195000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0440:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720195179570673,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720192476,
          "syssize" : 1961,
          "sysdate" : 1648720195000,
          "haslayout" : "1",
          "topparent" : "3509559",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509559,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720195000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0440/c/?lang=en",
          "modified" : 1639131504000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720195179570673,
          "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-M4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "AZNyOmVRpRk4pP5u",
        "urihash" : "AZNyOmVRpRk4pP5u",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "ETM ; assignments ; ITATBCTR0 ; register ; Usage constraints ; Configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "attachmentparentid" : 3509559,
        "parentitem" : "5e8ecc32c5ee7d4a00693e5f",
        "concepts" : "ETM ; assignments ; ITATBCTR0 ; register ; Usage constraints ; Configurations",
        "documenttype" : "html",
        "isattachment" : "3509559",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "fd594af1db1ce9a2df03d5a83cd3e5a9beb6b38a78beb15e5ff7e60d8be7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc35c5ee7d4a00693ee9",
        "transactionid" : 861312,
        "title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195160323393,
        "sysisattachment" : "3509559",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509559,
        "size" : 707,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192429,
        "syssize" : 707,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195160323393,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
        "syscollection" : "default"
      },
      "Title" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/etm-integration-test-atb-control-0--etm-itatbctr0",
      "Excerpt" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register.",
      "FirstSentences" : "ETM Integration Test ATB Control 0, ETM_ITATBCTR0 The ETM_ITATBCTR0 characteristics are: Purpose Integration test. Usage constraints You must set bit [0] of ETMITCTRL to use this register."
    }, {
      "title" : "Main Control Register, ETMCR",
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "excerpt" : "[9] Debug request control When set to 1 and the trigger event occurs, the ETMDBGRQ output ... This enables the ARM processor to be forced into Debug state. ... An ETM reset sets this bit to 0.",
      "firstSentences" : "Main Control Register, ETMCR The ETMCR characteristics are: Purpose Controls general operation of the ETM, such as whether tracing is enabled. Usage constraints There are no usage constraints.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-M4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
          "document_number" : "ddi0440",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3509559",
          "sysurihash" : "CjuEDtfibXS18ðXI",
          "urihash" : "CjuEDtfibXS18ðXI",
          "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1278436313000,
          "topparentid" : 3509559,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586416690000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720195000,
          "permanentid" : "0957aab2a41d09241fd1606afc773438b2d3a48a3afecc14c4331e894ceb",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8ecc32c5ee7d4a00693e5f",
          "transactionid" : 861312,
          "title" : "CoreSight ETM-M4 Technical Reference Manual ",
          "products" : [ "Cortex-M4" ],
          "date" : 1648720195000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0440:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720195179570673,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1961,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720192476,
          "syssize" : 1961,
          "sysdate" : 1648720195000,
          "haslayout" : "1",
          "topparent" : "3509559",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3509559,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720195000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0440/c/?lang=en",
          "modified" : 1639131504000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720195179570673,
          "uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-M4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en",
        "Excerpt" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-M4 Technical Reference Manual Copyright 2009, 2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Main Control Register, ETMCR ",
        "document_number" : "ddi0440",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3509559",
        "sysurihash" : "mGgBo9zs9wbdñPQ4",
        "urihash" : "mGgBo9zs9wbdñPQ4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1278436313000,
        "topparentid" : 3509559,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586416690000,
        "sysconcepts" : "ETM ; registers ; usage constraints ; shows the ETMCR ; assignments ; FIFOFULL output ; trace ; software tools ; external pins ; program flow ; trigger event ; request control ; memory image of the code ; corruption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "attachmentparentid" : 3509559,
        "parentitem" : "5e8ecc32c5ee7d4a00693e5f",
        "concepts" : "ETM ; registers ; usage constraints ; shows the ETMCR ; assignments ; FIFOFULL output ; trace ; software tools ; external pins ; program flow ; trigger event ; request control ; memory image of the code ; corruption",
        "documenttype" : "html",
        "isattachment" : "3509559",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720195000,
        "permanentid" : "ef7fe9264d05a51640cb96dca66974959e661200134a8238ed3f3a9cc499",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8ecc35c5ee7d4a00693ec0",
        "transactionid" : 861312,
        "title" : "Main Control Register, ETMCR ",
        "products" : [ "Cortex-M4" ],
        "date" : 1648720195000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0440:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720195144796148,
        "sysisattachment" : "3509559",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3509559,
        "size" : 3499,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720192429,
        "syssize" : 3499,
        "sysdate" : 1648720195000,
        "haslayout" : "1",
        "topparent" : "3509559",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3509559,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
        "wordcount" : 218,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720195000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
        "modified" : 1639131504000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720195144796148,
        "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
        "syscollection" : "default"
      },
      "Title" : "Main Control Register, ETMCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0440/c/programmers-model/register-descriptions/main-control-register--etmcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/programmers-model/register-descriptions/main-control-register--etmcr",
      "Excerpt" : "[9] Debug request control When set to 1 and the trigger event occurs, the ETMDBGRQ output ... This enables the ARM processor to be forced into Debug state. ... An ETM reset sets this bit to 0.",
      "FirstSentences" : "Main Control Register, ETMCR The ETMCR characteristics are: Purpose Controls general operation of the ETM, such as whether tracing is enabled. Usage constraints There are no usage constraints."
    } ],
    "totalNumberOfChildResults" : 41,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM-M4 Technical Reference Manual ",
      "document_number" : "ddi0440",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3509559",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "KCMZDðrxLXoaVwix",
      "urihash" : "KCMZDðrxLXoaVwix",
      "sysuri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
      "keywords" : "Trace Macrocells (ETM), CoreSight for Cortex-M, CoreSight, CoreSight Architecture, On-chip Debug & Trace",
      "systransactionid" : 861312,
      "copyright" : "Copyright ©€2009, 2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1278436313000,
      "topparentid" : 3509559,
      "numberofpages" : 55,
      "sysconcepts" : "instructions ; ETM ; functionality ; programming ; architecture ; assignments ; register summary ; usage constraints ; controllers ; books ; configuration options ; documentation ; ARM ; integration ; M4 ; macrocell",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "attachmentparentid" : 3509559,
      "parentitem" : "5e8ecc32c5ee7d4a00693e5f",
      "concepts" : "instructions ; ETM ; functionality ; programming ; architecture ; assignments ; register summary ; usage constraints ; controllers ; books ; configuration options ; documentation ; ARM ; integration ; M4 ; macrocell",
      "documenttype" : "pdf",
      "isattachment" : "3509559",
      "sysindexeddate" : 1648720196000,
      "permanentid" : "1b59e3cb940257dc48dd48724f5faad9e6cda214fa3627d5e2358fca5d5c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8ecc36c5ee7d4a00693f2f",
      "transactionid" : 861312,
      "title" : "CoreSight ETM-M4 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-M4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell and provides functional descriptions and register and signal definitions. It also describes its interface to the Cortex-M4 processor.",
      "date" : 1648720196000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0440:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720196685454634,
      "sysisattachment" : "3509559",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3509559,
      "size" : 456972,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720193936,
      "syssubject" : "ARM CoreSight ETM-M4 Technical Reference Manual, TRM. The guide is PDF reference documentation for the Embedded Trace Macrocell and provides functional descriptions and register and signal definitions. It also describes its interface to the Cortex-M4 processor.",
      "syssize" : 456972,
      "sysdate" : 1648720196000,
      "topparent" : "3509559",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3509559,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-M4 and Cortex-M4F processors, the CoreSight ETM-M4 macrocell.",
      "wordcount" : 1431,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720196000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720196685454634,
      "uri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-M4 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8ecc36c5ee7d4a00693f2f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0440/c/en/pdf/DDI0440C_etm_m4_r0p1_trm.pdf",
    "Excerpt" : "Copyright © 2009, 2010 ARM Limited. ... Contents ... CoreSight ETM-M4 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0440C ... ID070610 ... 1.4",
    "FirstSentences" : "CoreSight ETM-M4 Revision: r0p1 Technical Reference Manual Copyright © 2009, 2010 ARM Limited. All rights reserved. ARM DDI 0440C (ID070610) ARM DDI 0440C ID070610 CoreSight ETM-M4 Technical ..."
  }, {
    "title" : "ETM11RV Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "excerpt" : "B ... ARM DDI 0233B Contents ... Chapter 3 ... ARM DDI 0233B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the ETM11RV ... 1-2 ETM11RV configuration ... 1-3",
    "firstSentences" : "ETM11RV Revision: r0p1 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0233B ii ETM11RV Technical Reference Manual Copyright © 2002-2003 ARM Limited. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM11RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM11RV Technical Reference Manual ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "6urSg9SMtwhwH74s",
        "urihash" : "6urSg9SMtwhwH74s",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720188000,
        "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a3174",
        "transactionid" : 861312,
        "title" : "ETM11RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720188000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720188005634461,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 1838,
        "sysdate" : 1648720188000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720188005634461,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM11RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM11RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM11RV Technical Reference Manual ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "6urSg9SMtwhwH74s",
        "urihash" : "6urSg9SMtwhwH74s",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720188000,
        "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a3174",
        "transactionid" : 861312,
        "title" : "ETM11RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720188000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720188005634461,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 1838,
        "sysdate" : 1648720188000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 146,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720188000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720188005634461,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM11RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
      "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Trace port timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "excerpt" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% ... Figure B.2.",
      "firstSentences" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% Tohtracedata TRACEDATA output hold ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM11RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM11RV Technical Reference Manual ",
          "document_number" : "ddi0233",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474455",
          "sysurihash" : "6urSg9SMtwhwH74s",
          "urihash" : "6urSg9SMtwhwH74s",
          "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176470857000,
          "topparentid" : 3474455,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369341000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720188000,
          "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e133dfd977155116a3174",
          "transactionid" : 861312,
          "title" : "ETM11RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648720188000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0233:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720188005634461,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1838,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720185735,
          "syssize" : 1838,
          "sysdate" : 1648720188000,
          "haslayout" : "1",
          "topparent" : "3474455",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474455,
          "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720188000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0233/b/?lang=en",
          "modified" : 1638976728000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720188005634461,
          "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM11RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace port timing parameters ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "UCxðWQJvmrOtgpkm",
        "urihash" : "UCxðWQJvmrOtgpkm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "timing parameters ; TRACEREADY input ; ETMEN output ; rising ; Tohtrigger TRIGGER",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3474455,
        "parentitem" : "5e8e133dfd977155116a3174",
        "concepts" : "timing parameters ; TRACEREADY input ; ETMEN output ; rising ; Tohtrigger TRIGGER",
        "documenttype" : "html",
        "isattachment" : "3474455",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720187000,
        "permanentid" : "028ac4fb31e8f748277004c06631f6a3a0a41a134473bf66a95cb84cbd0a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a319c",
        "transactionid" : 861312,
        "title" : "Trace port timing parameters ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720187000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720187966459545,
        "sysisattachment" : "3474455",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474455,
        "size" : 1017,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185722,
        "syssize" : 1017,
        "sysdate" : 1648720187000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720187966459545,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Trace port timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/trace-port-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/trace-port-timing-parameters",
      "Excerpt" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% ... Figure B.2.",
      "FirstSentences" : "Trace port timing parameters Table B.2 shows the trace port timing parameters. Symbol Parameter Min Max Tovtracedata TRACEDATA output valid from rising CLK - 60% Tohtracedata TRACEDATA output hold ..."
    }, {
      "title" : "Control signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "excerpt" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ... Figure B.5.",
      "firstSentences" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ETMPWRUP output hold ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM11RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM11RV Technical Reference Manual ",
          "document_number" : "ddi0233",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474455",
          "sysurihash" : "6urSg9SMtwhwH74s",
          "urihash" : "6urSg9SMtwhwH74s",
          "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "systransactionid" : 861312,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176470857000,
          "topparentid" : 3474455,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369341000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720188000,
          "permanentid" : "a6ba36746d8ed45e6e1d74a407703ab6df026019c8710a5881ba8031a7ed",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e133dfd977155116a3174",
          "transactionid" : 861312,
          "title" : "ETM11RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648720188000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0233:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720188005634461,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1838,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720185735,
          "syssize" : 1838,
          "sysdate" : 1648720188000,
          "haslayout" : "1",
          "topparent" : "3474455",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474455,
          "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
          "wordcount" : 146,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720188000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0233/b/?lang=en",
          "modified" : 1638976728000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720188005634461,
          "uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM11RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en",
        "Excerpt" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "ETM11RV Technical Reference Manual Copyright 2002-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Control signal timing parameters ",
        "document_number" : "ddi0233",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474455",
        "sysurihash" : "EcntpqkEAP1qy1uW",
        "urihash" : "EcntpqkEAP1qy1uW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
        "systransactionid" : 861312,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176470857000,
        "topparentid" : 3474455,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369341000,
        "sysconcepts" : "control signal ; timing parameters ; shows",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3474455,
        "parentitem" : "5e8e133dfd977155116a3174",
        "concepts" : "control signal ; timing parameters ; shows",
        "documenttype" : "html",
        "isattachment" : "3474455",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720187000,
        "permanentid" : "80f07a6b6c935b93df9df18cb3695edb27f9da2fc1b965c6f6916f243cd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e133dfd977155116a319f",
        "transactionid" : 861312,
        "title" : "Control signal timing parameters ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648720187000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0233:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720187965425501,
        "sysisattachment" : "3474455",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474455,
        "size" : 723,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720185735,
        "syssize" : 723,
        "sysdate" : 1648720187000,
        "haslayout" : "1",
        "topparent" : "3474455",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474455,
        "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720187000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
        "modified" : 1638976728000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720187965425501,
        "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "Control signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0233/b/ac-parameters/control-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/ac-parameters/control-signal-timing-parameters",
      "Excerpt" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ... Figure B.5.",
      "FirstSentences" : "Control signal timing parameters Table B.5 shows the control signal parameters. Symbol Parameter Min Max Tovetmpwrup ETMPWRUP output valid from rising CLK - 60% Tohetmpwrup ETMPWRUP output hold ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ETM11RV Technical Reference Manual ",
      "document_number" : "ddi0233",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474455",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "aL7P1t1N4lLLe7y5",
      "urihash" : "aL7P1t1N4lLLe7y5",
      "sysuri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
      "keywords" : "Embedded Trace Macrocell, ETM11RV",
      "systransactionid" : 861312,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176470857000,
      "topparentid" : 3474455,
      "numberofpages" : 68,
      "sysconcepts" : "ETM ; registers ; scan chain ; controlling ; programming ; ARM ; documentation ; ETM11RV ; manuals ; tracing ; conventions ; corrections ; trigger condition ; JTAG ; external inputs ; coprocessor accesses",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3474455,
      "parentitem" : "5e8e133dfd977155116a3174",
      "concepts" : "ETM ; registers ; scan chain ; controlling ; programming ; ARM ; documentation ; ETM11RV ; manuals ; tracing ; conventions ; corrections ; trigger condition ; JTAG ; external inputs ; coprocessor accesses",
      "documenttype" : "pdf",
      "isattachment" : "3474455",
      "sysindexeddate" : 1648720189000,
      "permanentid" : "3415bb35e8777a44054bf82dd23ea50c8fc98484084930658715e8371bc3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e133dfd977155116a31a7",
      "transactionid" : 861312,
      "title" : "ETM11RV Technical Reference Manual ",
      "subject" : "Embedded Trace Macrocell ",
      "date" : 1648720189000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0233:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720189194968126,
      "sysisattachment" : "3474455",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474455,
      "size" : 798409,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720187316,
      "syssubject" : "Embedded Trace Macrocell ",
      "syssize" : 798409,
      "sysdate" : 1648720189000,
      "topparent" : "3474455",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3474455,
      "content_description" : "This book is the technical reference manual for the ETM11RV r0p1.",
      "wordcount" : 1288,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720189000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720189194968126,
      "uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
      "syscollection" : "default"
    },
    "Title" : "ETM11RV Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e133dfd977155116a31a7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0233/b/en/pdf/TRM_ETM11.pdf",
    "Excerpt" : "B ... ARM DDI 0233B Contents ... Chapter 3 ... ARM DDI 0233B ... Preface ... About this book ... x Feedback ... xiv ... Introduction ... About the ETM11RV ... 1-2 ETM11RV configuration ... 1-3",
    "FirstSentences" : "ETM11RV Revision: r0p1 Technical Reference Manual Copyright © 2002-2003 ARM Limited. All rights reserved. ARM DDI 0233B ii ETM11RV Technical Reference Manual Copyright © 2002-2003 ARM Limited. All ..."
  }, {
    "title" : "Jazelle Main Configuration Register",
    "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "excerpt" : "Table 5.4. ... Otherwise, call the appropriate handlers in the VM Implementation Table. ... [25:1] ... <Rd>, c2, c0, 0 ; Write JMCR Jazelle Main Configuration Register Cortex-A5",
    "firstSentences" : "Jazelle Main Configuration Register The JMCR characteristics are: Purpose Describes the Jazelle hardware configuration and its behavior. Usage constraints Only accessible in privileged modes.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A5 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
      "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "gpPinfi9XBT7tZME",
        "urihash" : "gpPinfi9XBT7tZME",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083383000,
        "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0888295d1e18d387d5",
        "transactionid" : 863734,
        "title" : "Cortex-A5 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649083383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083383985174602,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083237075,
        "syssize" : 1843,
        "sysdate" : 1649083383000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083383985174602,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A5 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
      "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
    },
    "childResults" : [ {
      "title" : "TLB Type Register",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "excerpt" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of ... The Cortex-A5 MPCore processor does not implement this feature, so this register always ...",
      "firstSentences" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of lockable entries for the TLB. The Cortex-A5 MPCore processor does not implement this feature, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TLB Type Register ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "6MILWNMuziwecqVA",
        "urihash" : "6MILWNMuziwecqVA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "MPCore processor ; RAZ ; register ; feature ; Cortex",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "MPCore processor ; RAZ ; register ; feature ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "1a5b1f8d571aa0e53294d26631c23248f173702cf955e050e6eb09378afd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0988295d1e18d38861",
        "transactionid" : 861270,
        "title" : "TLB Type Register ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135409265721,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 251,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121023,
        "syssize" : 251,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135409265721,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
        "syscollection" : "default"
      },
      "Title" : "TLB Type Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/system-control/register-descriptions/tlb-type-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/system-control/register-descriptions/tlb-type-register",
      "Excerpt" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of ... The Cortex-A5 MPCore processor does not implement this feature, so this register always ...",
      "FirstSentences" : "TLB Type Register The Translation Lookaside Buffer (TLB) Type Register, TLBTR, returns the number of lockable entries for the TLB. The Cortex-A5 MPCore processor does not implement this feature, ..."
    }, {
      "title" : "Authentication signals",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "excerpt" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along ... Authentication signals are used to configure the processor so its activity can only ...",
      "firstSentences" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along with their associated debug permissions. Authentication signals are used to configure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Authentication signals ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "FtMjqmMABQpyQ07r",
        "urihash" : "FtMjqmMABQpyQ07r",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "Authentication signals ; DBGEN ; security ; Non-secure ; performance counters ; equals b00 ; restrictions SPIDEN ; behavior of the core ; list of the valid",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "Authentication signals ; DBGEN ; security ; Non-secure ; performance counters ; equals b00 ; restrictions SPIDEN ; behavior of the core ; list of the valid",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "968e1aaa29d2a5179699b92a9f8943a755a26eb488a0feeb695676e89e2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0a88295d1e18d38926",
        "transactionid" : 861270,
        "title" : "Authentication signals ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135406570390,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 1283,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121289,
        "syssize" : 1283,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135406570390,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
        "syscollection" : "default"
      },
      "Title" : "Authentication signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/debug/miscellaneous-debug-signals/authentication-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/debug/miscellaneous-debug-signals/authentication-signals",
      "Excerpt" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along ... Authentication signals are used to configure the processor so its activity can only ...",
      "FirstSentences" : "Authentication signals Table 11.36 shows a list of the valid combination of authentication signals along with their associated debug permissions. Authentication signals are used to configure the ..."
    }, {
      "title" : "Data side memory system",
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "excerpt" : "O Owned. ... Writing large blocks of data like this can pollute the cache with unnecessary data. ... In parallel to the data cache invalidate, the DCU also sends an invalidate-all request to ...",
      "firstSentences" : "Data side memory system The data side memory system is described in: Data Cache Unit Store Buffer Bus Interface Unit and SCU interface. Data Cache Unit The Data Cache Unit (DCU) consists of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A5 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A5 MPCore Technical Reference Manual ",
          "document_number" : "ddi0434",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4986612",
          "sysurihash" : "gpPinfi9XBT7tZME",
          "urihash" : "gpPinfi9XBT7tZME",
          "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1455116973000,
          "topparentid" : 4986612,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375688000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083383000,
          "permanentid" : "9fa141534492a8de109127f9218fbb9b221b08ef282fca103adcbf90f993",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0888295d1e18d387d5",
          "transactionid" : 863734,
          "title" : "Cortex-A5 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649083383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0434:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083383985174602,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1843,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083237075,
          "syssize" : 1843,
          "sysdate" : 1649083383000,
          "haslayout" : "1",
          "topparent" : "4986612",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4986612,
          "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0434/c/?lang=en",
          "modified" : 1639130481000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083383985174602,
          "uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A5 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en",
        "Excerpt" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A5 MPCore Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM in the EU and other countries, ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Data side memory system ",
        "document_number" : "ddi0434",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4986612",
        "sysurihash" : "pf255TRSJ3VRkB5w",
        "urihash" : "pf255TRSJ3VRkB5w",
        "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
        "systransactionid" : 861270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1455116973000,
        "topparentid" : 4986612,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375688000,
        "sysconcepts" : "data cache ; DCU ; accesses ; memory ; dirty ; requesting ; RAMs ; A5 MPCore ; SCU interface ; linefills ; local processor ; instructions ; transactions ; L1RSTDISABLE ; functionality ; coherency",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4986612,
        "parentitem" : "5e8e2c0888295d1e18d387d5",
        "concepts" : "data cache ; DCU ; accesses ; memory ; dirty ; requesting ; RAMs ; A5 MPCore ; SCU interface ; linefills ; local processor ; instructions ; transactions ; L1RSTDISABLE ; functionality ; coherency",
        "documenttype" : "html",
        "isattachment" : "4986612",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718135000,
        "permanentid" : "c48c324bb616127df840c9c892a098d78cf0a8ef5fe374b03b0aa7d3126d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0888295d1e18d3881c",
        "transactionid" : 861270,
        "title" : "Data side memory system ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648718135000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0434:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718135396209291,
        "sysisattachment" : "4986612",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4986612,
        "size" : 5260,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718121289,
        "syssize" : 5260,
        "sysdate" : 1648718135000,
        "haslayout" : "1",
        "topparent" : "4986612",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4986612,
        "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
        "wordcount" : 307,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718135000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
        "modified" : 1639130481000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718135396209291,
        "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
        "syscollection" : "default"
      },
      "Title" : "Data side memory system",
      "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/functional-description/about-the-functions/data-side-memory-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/functional-description/about-the-functions/data-side-memory-system",
      "Excerpt" : "O Owned. ... Writing large blocks of data like this can pollute the cache with unnecessary data. ... In parallel to the data cache invalidate, the DCU also sends an invalidate-all request to ...",
      "FirstSentences" : "Data side memory system The data side memory system is described in: Data Cache Unit Store Buffer Bus Interface Unit and SCU interface. Data Cache Unit The Data Cache Unit (DCU) consists of the ..."
    } ],
    "totalNumberOfChildResults" : 297,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Jazelle Main Configuration Register ",
      "document_number" : "ddi0434",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4986612",
      "sysurihash" : "HVo2tðKqwCanpzTh",
      "urihash" : "HVo2tðKqwCanpzTh",
      "sysuri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
      "systransactionid" : 861270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1455116973000,
      "topparentid" : 4986612,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375688000,
      "sysconcepts" : "assignments ; shows ; object field ; Jazelle state ; floating-point opcodes ; handlers ; array operations ; register summary",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4986612,
      "parentitem" : "5e8e2c0888295d1e18d387d5",
      "concepts" : "assignments ; shows ; object field ; Jazelle state ; floating-point opcodes ; handlers ; array operations ; register summary",
      "documenttype" : "html",
      "isattachment" : "4986612",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718135000,
      "permanentid" : "6552fcdc76fa82546937c2ca05347224f62ac82888022512bc04aab11fce",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0988295d1e18d38898",
      "transactionid" : 861270,
      "title" : "Jazelle Main Configuration Register ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648718135000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0434:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718135434778246,
      "sysisattachment" : "4986612",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4986612,
      "size" : 2524,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718121195,
      "syssize" : 2524,
      "sysdate" : 1648718135000,
      "haslayout" : "1",
      "topparent" : "4986612",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4986612,
      "content_description" : "This book is written for hardware and software engineers implementing Cortex-A5 MPCore system designs. It provides information that enables designers to integrate the MPCore processor into a target system.",
      "wordcount" : 143,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718135000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
      "modified" : 1639130481000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718135434778246,
      "uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
      "syscollection" : "default"
    },
    "Title" : "Jazelle Main Configuration Register",
    "Uri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0434/c/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0434/c/en/non-debug-use-of-cp14/cp14-jazelle-register-descriptions/jazelle-main-configuration-register",
    "Excerpt" : "Table 5.4. ... Otherwise, call the appropriate handlers in the VM Implementation Table. ... [25:1] ... <Rd>, c2, c0, 0 ; Write JMCR Jazelle Main Configuration Register Cortex-A5",
    "FirstSentences" : "Jazelle Main Configuration Register The JMCR characteristics are: Purpose Describes the Jazelle hardware configuration and its behavior. Usage constraints Only accessible in privileged modes."
  }, {
    "title" : "Programmers model",
    "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "excerpt" : "Reading from the TIMERXLOAD register at any time after the two writes have occurred ... Figure 4.9. ... Table 4.10. ... [7] Timer Enable Enable bit: 0 Timer disabled, default. ... Table 4.11.",
    "firstSentences" : "Programmers model Table 4.9 shows the timer registers. Table 4.9. Timer memory map Name Base offset Type Width Reset value Description TIMER1LOAD 0x00 RW 32 0x00000000 See LOAD register.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
      "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "FOx72KHCsH3ZUYLA",
        "urihash" : "FOx72KHCsH3ZUYLA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083350000,
        "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224a7100066a414f7727",
        "transactionid" : 863734,
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1649083350000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083350277391210,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4162,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083223814,
        "syssize" : 4162,
        "sysdate" : 1649083350000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083350000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083350277391210,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
      "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Limitations",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "excerpt" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not ... Limitations Cortex-M System Design Kit",
      "firstSentences" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not selected. Limitations Cortex-M System Design Kit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Limitations ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "iirkSVYpNPZTplnT",
        "urihash" : "iirkSVYpNPZTplnT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "limitations ; downstream slave ; AHB bit-band",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "limitations ; downstream slave ; AHB bit-band",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718124000,
        "permanentid" : "633b7c0beed3c269541ec36b92c5b12ef1bb372b77a46285a896b0e3221b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224b7100066a414f7757",
        "transactionid" : 861269,
        "title" : "Limitations ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718124742873063,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113405,
        "syssize" : 194,
        "sysdate" : 1648718124000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718124742873063,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
        "syscollection" : "default"
      },
      "Title" : "Limitations",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-bit-band-wrapper/limitations",
      "Excerpt" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not ... Limitations Cortex-M System Design Kit",
      "FirstSentences" : "Limitations The AHB bit-band has the following limitations: The downstream slave must respond with HREADYOUTM HIGH and HRESPM OKAY when it is not selected. Limitations Cortex-M System Design Kit"
    }, {
      "title" : "Reset requirements",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "excerpt" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master ... The slave reset must be asserted for at least two slave clock cycles.",
      "firstSentences" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master resets must become asserted together, from not asserted. The slave reset must be ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Reset requirements ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "TdzxcPdDðk9hXkmO",
        "urihash" : "TdzxcPdDðk9hXkmO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "reset ; deasserted synchronously ; clock cycles ; AHB ; asynchronous bridge ; shows",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "reset ; deasserted synchronously ; clock cycles ; AHB ; asynchronous bridge ; shows",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718123000,
        "permanentid" : "6d9355abecdc48ee02817f6de7d9b5a1657b339a81baea0dd4a0862d5fb7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224b7100066a414f778a",
        "transactionid" : 861269,
        "title" : "Reset requirements ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718123000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718123964502654,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113468,
        "syssize" : 617,
        "sysdate" : 1648718123000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718123000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718123964502654,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
        "syscollection" : "default"
      },
      "Title" : "Reset requirements",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/advanced-ahb-lite-components/ahb-to-ahb-and-apb-asynchronous-bridge/reset-requirements",
      "Excerpt" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master ... The slave reset must be asserted for at least two slave clock cycles.",
      "FirstSentences" : "Reset requirements The reset requirements for the AHB to AHB and APB asynchronous bridge are: The slave and master resets must become asserted together, from not asserted. The slave reset must be ..."
    }, {
      "title" : "AHB default slave",
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "excerpt" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus ... A zero wait state OKAY response is generated for IDLE or BUSY transfers, and an ERROR ...",
      "firstSentences" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus master accesses an undefined address. A zero wait state OKAY response is generated for IDLE ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "firstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "document_number" : "ddi0479",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4886451",
          "sysurihash" : "FOx72KHCsH3ZUYLA",
          "urihash" : "FOx72KHCsH3ZUYLA",
          "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1510004889000,
          "topparentid" : 4886451,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586438730000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; English ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083350000,
          "permanentid" : "018039c9ab69246d96afe5c2e2b42928ae5deea4dc3fbd12b7d0c8ea1a11",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f224a7100066a414f7727",
          "transactionid" : 863734,
          "title" : "Arm Cortex-M System Design Kit Technical Reference Manual ",
          "products" : [ "Cortex-M System Design Kit" ],
          "date" : 1649083350000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0479:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083350277391210,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4162,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083223814,
          "syssize" : 4162,
          "sysdate" : 1649083350000,
          "haslayout" : "1",
          "topparent" : "4886451",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4886451,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083350000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0479/d/?lang=en",
          "modified" : 1639134142000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083350277391210,
          "uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-M System Design Kit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Revision History Revision A 14 March 2011 First release for r0p0 Revision B 16 June ...",
        "FirstSentences" : "Arm Cortex-M System Design Kit Technical Reference Manual Copyright 2011, 2013, 2017 Arm Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB default slave ",
        "document_number" : "ddi0479",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4886451",
        "sysurihash" : "U3xULNJV0SzIPdL5",
        "urihash" : "U3xULNJV0SzIPdL5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
        "systransactionid" : 861269,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1510004889000,
        "topparentid" : 4886451,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586438730000,
        "sysconcepts" : "ahb ; slave module ; transfers ; response ; shows ; state OKAY ; undefined address ; master accesses",
        "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
        "attachmentparentid" : 4886451,
        "parentitem" : "5e8f224a7100066a414f7727",
        "concepts" : "ahb ; slave module ; transfers ; response ; shows ; state OKAY ; undefined address ; master accesses",
        "documenttype" : "html",
        "isattachment" : "4886451",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718123000,
        "permanentid" : "81d4d994c2a13e1c265490e7005e7349fdde7b0ac4182169443d7ea4206c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f224a7100066a414f7743",
        "transactionid" : 861269,
        "title" : "AHB default slave ",
        "products" : [ "Cortex-M System Design Kit" ],
        "date" : 1648718123000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0479:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718123926837260,
        "sysisattachment" : "4886451",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4886451,
        "size" : 631,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718113405,
        "syssize" : 631,
        "sysdate" : 1648718123000,
        "haslayout" : "1",
        "topparent" : "4886451",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4886451,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718123000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
        "modified" : 1639134142000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718123926837260,
        "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
        "syscollection" : "default"
      },
      "Title" : "AHB default slave",
      "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/basic-ahb-lite-components/ahb-default-slave?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/basic-ahb-lite-components/ahb-default-slave",
      "Excerpt" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus ... A zero wait state OKAY response is generated for IDLE or BUSY transfers, and an ERROR ...",
      "FirstSentences" : "AHB default slave The AHB default slave, cmsdk_ahb_default_slave.v, responds to transfers when the bus master accesses an undefined address. A zero wait state OKAY response is generated for IDLE ..."
    } ],
    "totalNumberOfChildResults" : 115,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Programmers model ",
      "document_number" : "ddi0479",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4886451",
      "sysurihash" : "KzEeHzðNnfxVFypq",
      "urihash" : "KzEeHzðNnfxVFypq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
      "systransactionid" : 861269,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1510004889000,
      "topparentid" : 4886451,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586438730000,
      "sysconcepts" : "registers ; timers ; shows ; integration test ; assignments ; stages of prescale ; count ; rising edge ; decrementing ; Background Load ; alternative method ; Programmers model",
      "navigationhierarchies" : [ "5eec6fdce24a5e02d07b268d|5fbba183cd74e712c4497261|5fbba1848e527a03a85ed268" ],
      "attachmentparentid" : 4886451,
      "parentitem" : "5e8f224a7100066a414f7727",
      "concepts" : "registers ; timers ; shows ; integration test ; assignments ; stages of prescale ; count ; rising edge ; decrementing ; Background Load ; alternative method ; Programmers model",
      "documenttype" : "html",
      "isattachment" : "4886451",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718124000,
      "permanentid" : "42a4dc339a2fcc6990dfbf47ca2585ef953dc6d8402bcea158a94a452120",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f224b7100066a414f7764",
      "transactionid" : 861269,
      "title" : "Programmers model ",
      "products" : [ "Cortex-M System Design Kit" ],
      "date" : 1648718124000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0479:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718124745867273,
      "sysisattachment" : "4886451",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4886451,
      "size" : 7562,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718113437,
      "syssize" : 7562,
      "sysdate" : 1648718124000,
      "haslayout" : "1",
      "topparent" : "4886451",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4886451,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-M System Design Kit.",
      "wordcount" : 276,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Subsystem|Cortex-M System Design Kits|Cortex-M System Design Kit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Subsystem" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718124000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
      "modified" : 1639134142000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718124745867273,
      "uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
      "syscollection" : "default"
    },
    "Title" : "Programmers model",
    "Uri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0479/d/apb-components/apb-dual-input-timers/programmers-model?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0479/d/en/apb-components/apb-dual-input-timers/programmers-model",
    "Excerpt" : "Reading from the TIMERXLOAD register at any time after the two writes have occurred ... Figure 4.9. ... Table 4.10. ... [7] Timer Enable Enable bit: 0 Timer disabled, default. ... Table 4.11.",
    "FirstSentences" : "Programmers model Table 4.9 shows the timer registers. Table 4.9. Timer memory map Name Base offset Type Width Reset value Description TIMER1LOAD 0x00 RW 32 0x00000000 See LOAD register."
  }, {
    "title" : "Product revisions",
    "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "excerpt" : "Product revisions This section describes the differences in functionality between product ... r0p1 There are no differences in functionality for this release. Product revisions Cortex-M23",
    "firstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no differences in functionality for this release. Product ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
      "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "0044Lectm2aWEPuW",
        "urihash" : "0044Lectm2aWEPuW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "systransactionid" : 863733,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083321000,
        "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762029",
        "transactionid" : 863733,
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1649083321000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083321220177574,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083116768,
        "syssize" : 4026,
        "sysdate" : 1649083321000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 267,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083321000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083321220177574,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
      "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "excerpt" : "Intended audience This book is written for: Designers of development tools providing ... Implementation-specific behavior is described in this document. ... Intended audience Cortex-M23",
      "firstSentences" : "Intended audience This book is written for: Designers of development tools providing support for ETM functionality. Implementation-specific behavior is described in this document. You can find ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "pZOWBze4YZez00TN",
        "urihash" : "pZOWBze4YZez00TN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "macrocell ; M23 processor ; software engineers ; complementary information ; Implementation-specific behavior ; ETM functionality ; development tools ; Intended audience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "macrocell ; M23 processor ; software engineers ; complementary information ; Implementation-specific behavior ; ETM functionality ; development tools ; Intended audience",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718039000,
        "permanentid" : "4594a7de7344d69fd10c7fcc6c1b3c352af60e431b7563fadb6d2b6c523e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b160876202e",
        "transactionid" : 861267,
        "title" : "Intended audience ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718039000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718039294512350,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 431,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 431,
        "sysdate" : 1648718039000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 49,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718039000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718039294512350,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/intended-audience",
      "Excerpt" : "Intended audience This book is written for: Designers of development tools providing ... Implementation-specific behavior is described in this document. ... Intended audience Cortex-M23",
      "FirstSentences" : "Intended audience This book is written for: Designers of development tools providing support for ETM functionality. Implementation-specific behavior is described in this document. You can find ..."
    }, {
      "title" : "Product revision status",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "excerpt" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, ... p n Identifies the minor revision or modification status of the product.",
      "firstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, where: r n Identifies the major revision of the product. p n Identifies the minor ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Product revision status ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "BRuhaPiBnrVUShFZ",
        "urihash" : "BRuhaPiBnrVUShFZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "identifier",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "identifier",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718036000,
        "permanentid" : "200aa9754fe55124ded0954ea8adf36e28828f39c18ef0c4501e26cafc8d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b160876202d",
        "transactionid" : 861267,
        "title" : "Product revision status ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718036000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718036727112982,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 277,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 277,
        "sysdate" : 1648718036000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718036000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718036727112982,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
        "syscollection" : "default"
      },
      "Title" : "Product revision status",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/preface/about-this-book/product-revision-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/preface/about-this-book/product-revision-status",
      "Excerpt" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, ... p n Identifies the minor revision or modification status of the product.",
      "FirstSentences" : "Product revision status The rnpn identifier indicates the revision status of the product described in this book, where: r n Identifies the major revision of the product. p n Identifies the minor ..."
    }, {
      "title" : "Configurable options",
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "excerpt" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum ... Whether the system supports the FIFOFULL mechanism for stalling the processor, see Table ...",
      "firstSentences" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum number of external inputs, see External inputs. Whether the system supports the FIFOFULL ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "firstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "document_number" : "ddi0563",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3523805",
          "sysurihash" : "0044Lectm2aWEPuW",
          "urihash" : "0044Lectm2aWEPuW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "systransactionid" : 863733,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763489000,
          "topparentid" : 3523805,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083321000,
          "permanentid" : "7deb43945f8069a09b4efc5faa09a5e1ef6be5bd28a7dc762145f088e2e7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762029",
          "transactionid" : 863733,
          "title" : "ARM CoreSight ETM-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1649083321000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0563:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083321220177574,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083116768,
          "syssize" : 4026,
          "sysdate" : 1649083321000,
          "haslayout" : "1",
          "topparent" : "3523805",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3523805,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083321000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0563/c/?lang=en",
          "modified" : 1639140948000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083321220177574,
          "uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 First ...",
        "FirstSentences" : "ARM CoreSight ETM-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configurable options ",
        "document_number" : "ddi0563",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3523805",
        "sysurihash" : "XQXtdpyPlUEtCq4M",
        "urihash" : "XQXtdpyPlUEtCq4M",
        "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
        "systransactionid" : 861267,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763489000,
        "topparentid" : 3523805,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "external inputs ; configuration ; FIFOFULL mechanism ; M23 macrocell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3523805,
        "parentitem" : "5e90936ec8052b1608762029",
        "concepts" : "external inputs ; configuration ; FIFOFULL mechanism ; M23 macrocell",
        "documenttype" : "html",
        "isattachment" : "3523805",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648718036000,
        "permanentid" : "ff9e7962a033b4230826bced81dc9c361d27b31166e25011c277db8d60e5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762042",
        "transactionid" : 861267,
        "title" : "Configurable options ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648718036000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0563:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648718036241277701,
        "sysisattachment" : "3523805",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3523805,
        "size" : 273,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648718028654,
        "syssize" : 273,
        "sysdate" : 1648718036000,
        "haslayout" : "1",
        "topparent" : "3523805",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3523805,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648718036000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0563/c/introduction/configurable-options?lang=en",
        "modified" : 1639140948000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648718036241277701,
        "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
        "syscollection" : "default"
      },
      "Title" : "Configurable options",
      "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/configurable-options?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/configurable-options",
      "Excerpt" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum ... Whether the system supports the FIFOFULL mechanism for stalling the processor, see Table ...",
      "FirstSentences" : "Configurable options The ETM-M23 macrocell includes the following configuration inputs: The maximum number of external inputs, see External inputs. Whether the system supports the FIFOFULL ..."
    } ],
    "totalNumberOfChildResults" : 51,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Product revisions ",
      "document_number" : "ddi0563",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3523805",
      "sysurihash" : "tD2N3NmM4UñuvHAA",
      "urihash" : "tD2N3NmM4UñuvHAA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
      "systransactionid" : 861267,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1479763489000,
      "topparentid" : 3523805,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "product revisions ; release ; functionality ; r0p0 First ; r0p1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3523805,
      "parentitem" : "5e90936ec8052b1608762029",
      "concepts" : "product revisions ; release ; functionality ; r0p0 First ; r0p1",
      "documenttype" : "html",
      "isattachment" : "3523805",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648718041000,
      "permanentid" : "040ff4a96842c5d59db0202299fb8097240958788021c7ba2e0ebf3a3419",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b160876205e",
      "transactionid" : 861267,
      "title" : "Product revisions ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648718041000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0563:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648718041238525517,
      "sysisattachment" : "3523805",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3523805,
      "size" : 214,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648718028654,
      "syssize" : 214,
      "sysdate" : 1648718041000,
      "haslayout" : "1",
      "topparent" : "3523805",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3523805,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648718041000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0563/c/introduction/product-revisions?lang=en",
      "modified" : 1639140948000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648718041238525517,
      "uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
      "syscollection" : "default"
    },
    "Title" : "Product revisions",
    "Uri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0563/c/introduction/product-revisions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0563/c/en/introduction/product-revisions",
    "Excerpt" : "Product revisions This section describes the differences in functionality between product ... r0p1 There are no differences in functionality for this release. Product revisions Cortex-M23",
    "FirstSentences" : "Product revisions This section describes the differences in functionality between product revisions: r0p0 First release. r0p1 There are no differences in functionality for this release. Product ..."
  }, {
    "title" : "ARM11 MPCore Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "excerpt" : "ii ... The product described in this document is subject to continuous developments and ... Some material in this document is based on IEEE Standard for Binary Floating-Point ... Std 754-1985.",
    "firstSentences" : "ARM11 MPCore Processor Revision: r2p0 Technical Reference Manual Copyright © 2005, 2006, 2008. All rights reserved. ARM DDI 0360F ii ARM11 MPCore Processor Technical Reference Manual Copyright © ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM11 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
      "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
      "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "3aoOYAmbUws4Mcq3",
        "urihash" : "3aoOYAmbUws4Mcq3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "systransactionid" : 861262,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717819000,
        "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1dfd88295d1e18d365e5",
        "transactionid" : 861262,
        "title" : "ARM11 MPCore Processor Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648717819000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717819666791194,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2632,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 2632,
        "sysdate" : 1648717819000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717819000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717819666791194,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM11 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
      "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
      "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "Clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "excerpt" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK.",
      "firstSentences" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK. The Distributed Interrupt Controller, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Clocking ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "wVkwGUPfLilfJGZu",
        "urihash" : "wVkwGUPfLilfJGZu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "private timers ; MP11 CPUs ; cycle ; ic ; watchdog ; Controller ; SCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "private timers ; MP11 CPUs ; cycle ; ic ; watchdog ; Controller ; SCU",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "be9142f7632d748ad7f3b8bd1528ed968ee3aef1906365c3272ff9c59e11",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36707",
        "transactionid" : 861263,
        "title" : "Clocking ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829553270667,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 346,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 38,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829553270667,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
        "syscollection" : "default"
      },
      "Title" : "Clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking",
      "Excerpt" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK.",
      "FirstSentences" : "Clocking The ARM11 MPCore processor has one functional clock input, CLK. All four MP11 CPUs, and the SCU is clocked with a distributed version of CLK. The Distributed Interrupt Controller, and ..."
    }, {
      "title" : "Synchronous clocking",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "excerpt" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.",
      "firstSentences" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK. The fact ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Synchronous clocking ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "C2quzMz0oYB3BCjR",
        "urihash" : "C2quzMz0oYB3BCjR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "clock domain ; AXI bus ; MPCore processor ; signals ; core ; run ; interfaces ; higher speeds ; Controller ; Distributed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "clock domain ; AXI bus ; MPCore processor ; signals ; core ; run ; interfaces ; higher speeds ; Controller ; Distributed",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "0ee189b55fb833e7f0ad350788feaa316089381860a352a20ea2567837a4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36708",
        "transactionid" : 861263,
        "title" : "Synchronous clocking ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829426015898,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 646,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 646,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 64,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829426015898,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
        "syscollection" : "default"
      },
      "Title" : "Synchronous clocking",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/clocking/synchronous-clocking?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/clocking/synchronous-clocking",
      "Excerpt" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK.",
      "FirstSentences" : "Synchronous clocking The ARM11 MPCore processor does not have any asynchronous interfaces. So, all the bus interfaces and the interrupt signals must be synchronous with reference to CLK. The fact ..."
    }, {
      "title" : "Shutdown mode",
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "excerpt" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, ... The part is returned to the run state by the assertion of reset. ... Shutdown mode Arm11",
      "firstSentences" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, must be saved externally by software. The part is returned to the run state by the assertion of reset.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM11 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "firstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0360",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483309",
          "sysurihash" : "3aoOYAmbUws4Mcq3",
          "urihash" : "3aoOYAmbUws4Mcq3",
          "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "systransactionid" : 861262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1225577716000,
          "topparentid" : 3483309,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372093000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; placement ; liability ; responsibility ; internal classification ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717819000,
          "permanentid" : "dfabd7c12f0c4561de77a01b21331c2523c0480e9e0d76bf04acab96d72a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1dfd88295d1e18d365e5",
          "transactionid" : 861262,
          "title" : "ARM11 MPCore Processor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648717819000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0360:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717819666791194,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2632,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717793165,
          "syssize" : 2632,
          "sysdate" : 1648717819000,
          "haslayout" : "1",
          "topparent" : "3483309",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483309,
          "content_description" : "This book is for the ARM11 MPCore Processor.",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717819000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0360/f/?lang=en",
          "modified" : 1639048365000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717819666791194,
          "uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM11 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en",
        "Excerpt" : "Figure 13.1 reprinted with permission from IEEE Std. 1149.1-1990, IEEE Standard Test Access Port and ... Revision History Revision A 02 February 2005 First release for r0p1 Revision B 14 ...",
        "FirstSentences" : "ARM11 MPCore Processor Technical Reference Manual Copyright 2005, 2006, 2008. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Shutdown mode ",
        "document_number" : "ddi0360",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483309",
        "sysurihash" : "PjFRDiN457So4IoK",
        "urihash" : "PjFRDiN457So4IoK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
        "systransactionid" : 861263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1225577716000,
        "topparentid" : 3483309,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372093000,
        "sysconcepts" : "Shutdown mode ; entering dormant ; power controller ; MP11 CPU ; Memory Barrier ; assertion of reset ; manner ; run",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3483309,
        "parentitem" : "5e8e1dfd88295d1e18d365e5",
        "concepts" : "Shutdown mode ; entering dormant ; power controller ; MP11 CPU ; Memory Barrier ; assertion of reset ; manner ; run",
        "documenttype" : "html",
        "isattachment" : "3483309",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717829000,
        "permanentid" : "b1961f98100b42f08b2e96813a8d2e64f12667ed512c1273b21126786bfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e0088295d1e18d36715",
        "transactionid" : 861263,
        "title" : "Shutdown mode ",
        "products" : [ "Arm11" ],
        "date" : 1648717829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0360:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717829415869891,
        "sysisattachment" : "3483309",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483309,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717793165,
        "syssize" : 481,
        "sysdate" : 1648717829000,
        "haslayout" : "1",
        "topparent" : "3483309",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483309,
        "content_description" : "This book is for the ARM11 MPCore Processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
        "modified" : 1639048365000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717829415869891,
        "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
        "syscollection" : "default"
      },
      "Title" : "Shutdown mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0360/f/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/clocking--resets--and-power-management/individual-mp11-cpu-power-control/shutdown-mode",
      "Excerpt" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, ... The part is returned to the run state by the assertion of reset. ... Shutdown mode Arm11",
      "FirstSentences" : "Shutdown mode Shutdown mode has the entire device powered down, and all state, including cache, must be saved externally by software. The part is returned to the run state by the assertion of reset."
    } ],
    "totalNumberOfChildResults" : 380,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM11 MPCore Processor Technical Reference Manual ",
      "document_number" : "ddi0360",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483309",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "PykHiitYS4vd6tW3",
      "urihash" : "PykHiitYS4vd6tW3",
      "sysuri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
      "keywords" : "ARM, ARM11MPCore, reference, manual, processor, registers, programming, instruction, cycle, timing, interlocks, level one memory system, level two memory system, caches, TLBs, AXI, transfers, MPCore",
      "systransactionid" : 861263,
      "copyright" : "Copyright ©€2005, 2006, 2008. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1225577716000,
      "topparentid" : 3483309,
      "numberofpages" : 728,
      "sysconcepts" : "instructions ; registers ; exceptions ; MP11 CPUs ; MPCore processor ; controls ; VFP11 coprocessor ; shows ; translations ; memory ; Unpredictable ; support code ; watchpoints ; accesses ; destination ; little-endian",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3483309,
      "parentitem" : "5e8e1dfd88295d1e18d365e5",
      "concepts" : "instructions ; registers ; exceptions ; MP11 CPUs ; MPCore processor ; controls ; VFP11 coprocessor ; shows ; translations ; memory ; Unpredictable ; support code ; watchpoints ; accesses ; destination ; little-endian",
      "documenttype" : "pdf",
      "isattachment" : "3483309",
      "sysindexeddate" : 1648717831000,
      "permanentid" : "7992559d10558f59e39f9c4e538f0bdf09372a964d3ed093670ede010292",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e0388295d1e18d368b2",
      "transactionid" : 861263,
      "title" : "ARM11 MPCore Processor Technical Reference Manual ",
      "subject" : "ARM11 MPCore Technical Reference Manual. Available in PDF. This manual gives reference documentation for the ARM11 MPCore processor. It describes registers and programming details, level one memory system, level two memory system, caches, TLBs, AXI transfers.",
      "date" : 1648717831000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0360:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717831203733634,
      "sysisattachment" : "3483309",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483309,
      "size" : 4530848,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717799736,
      "syssubject" : "ARM11 MPCore Technical Reference Manual. Available in PDF. This manual gives reference documentation for the ARM11 MPCore processor. It describes registers and programming details, level one memory system, level two memory system, caches, TLBs, AXI transfers.",
      "syssize" : 4530848,
      "sysdate" : 1648717831000,
      "topparent" : "3483309",
      "author" : "ARM Limited",
      "label_version" : "r2p0",
      "systopparentid" : 3483309,
      "content_description" : "This book is for the ARM11 MPCore Processor.",
      "wordcount" : 5351,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717831000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717831203733634,
      "uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM11 MPCore Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1e0388295d1e18d368b2",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0360/f/en/pdf/DDI0360F_arm11_mpcore_r2p0_trm.pdf",
    "Excerpt" : "ii ... The product described in this document is subject to continuous developments and ... Some material in this document is based on IEEE Standard for Binary Floating-Point ... Std 754-1985.",
    "FirstSentences" : "ARM11 MPCore Processor Revision: r2p0 Technical Reference Manual Copyright © 2005, 2006, 2008. All rights reserved. ARM DDI 0360F ii ARM11 MPCore Processor Technical Reference Manual Copyright © ..."
  }, {
    "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® Cortex®-A32 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "BzghwQLzlf9SAHwo",
        "urihash" : "BzghwQLzlf9SAHwo",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614c8",
        "transactionid" : 861258,
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555605477484,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 4366,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555605477484,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "BzghwQLzlf9SAHwo",
        "urihash" : "BzghwQLzlf9SAHwo",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614c8",
        "transactionid" : 861258,
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555605477484,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4366,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 4366,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555605477484,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "About the Advanced SIMD and floating-point support",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "excerpt" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the ... The Cortex-A32 floating-point implementation: Does not generate floating-point ... Flush-to-zero.",
      "firstSentences" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the Advanced SIMD and floating-point instructions in the A32 and T32 instruction sets. The Cortex-A32 floating- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100243",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444450",
          "sysurihash" : "BzghwQLzlf9SAHwo",
          "urihash" : "BzghwQLzlf9SAHwo",
          "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549009358000,
          "topparentid" : 3444450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302190000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717555000,
          "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dcaaea3736a0d2e8614c8",
          "transactionid" : 861258,
          "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1648717555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100243:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717555605477484,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717553786,
          "syssize" : 4366,
          "sysdate" : 1648717555000,
          "haslayout" : "1",
          "topparent" : "3444450",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444450,
          "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100243/0100/?lang=en",
          "modified" : 1636123267000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717555605477484,
          "uri" : "https://developer.arm.com/documentation/100243/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Advanced SIMD and floating-point support ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "UYK1TeFðZrxzBPOð",
        "urihash" : "UYK1TeFðZrxzBPOð",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "Advanced SIMD ; A32 ; floating-point ; instructions ; Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3444450,
        "parentitem" : "5e7dcaaea3736a0d2e8614c8",
        "concepts" : "Advanced SIMD ; A32 ; floating-point ; instructions ; Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "documenttype" : "html",
        "isattachment" : "3444450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "814e883123683f1ddeb2da7f87bb036c5b2fbb8ef1deeb6645918b2e4004",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614ce",
        "transactionid" : 861258,
        "title" : "About the Advanced SIMD and floating-point support ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555568351857,
        "sysisattachment" : "3444450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444450,
        "size" : 472,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 472,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555568351857,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "About the Advanced SIMD and floating-point support",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/functional-description/about-the-advanced-simd-and-floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/functional-description/about-the-advanced-simd-and-floating-point-support",
      "Excerpt" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the ... The Cortex-A32 floating-point implementation: Does not generate floating-point ... Flush-to-zero.",
      "FirstSentences" : "About the Advanced SIMD and floating-point support The Cortex-A32 processor supports the Advanced SIMD and floating-point instructions in the A32 and T32 instruction sets. The Cortex-A32 floating- ..."
    }, {
      "title" : "Accessing the AArch32 feature identification registers",
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "printableUri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "clickUri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "excerpt" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and ... You can access the feature identification registers in the AArch32 execution state using ...",
      "firstSentences" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch32 execution state.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "firstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "document_number" : "100243",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3444450",
          "sysurihash" : "BzghwQLzlf9SAHwo",
          "urihash" : "BzghwQLzlf9SAHwo",
          "sysuri" : "https://developer.arm.com/documentation/100243/0100/en",
          "systransactionid" : 861258,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549009358000,
          "topparentid" : 3444450,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302190000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717555000,
          "permanentid" : "185ba8af696586d78ae272187b8cf952cc2a936b31b90a37e1968d9e9dea",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dcaaea3736a0d2e8614c8",
          "transactionid" : 861258,
          "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1648717555000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100243:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717555605477484,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4366,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717553786,
          "syssize" : 4366,
          "sysdate" : 1648717555000,
          "haslayout" : "1",
          "topparent" : "3444450",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3444450,
          "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717555000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100243/0100/?lang=en",
          "modified" : 1636123267000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717555605477484,
          "uri" : "https://developer.arm.com/documentation/100243/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100243/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100243/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Advanced SIMD and Floating- ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Accessing the AArch32 feature identification registers ",
        "document_number" : "100243",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3444450",
        "sysurihash" : "qHH4rLFk6ATIVMk2",
        "urihash" : "qHH4rLFk6ATIVMk2",
        "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549009358000,
        "topparentid" : 3444450,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302190000,
        "sysconcepts" : "feature identification ; AArch32 ; See Media ; execution state ; Advanced SIMD ; registers Software",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3444450,
        "parentitem" : "5e7dcaaea3736a0d2e8614c8",
        "concepts" : "feature identification ; AArch32 ; See Media ; execution state ; Advanced SIMD ; registers Software",
        "documenttype" : "html",
        "isattachment" : "3444450",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717555000,
        "permanentid" : "f07f85e4ab15601be99d792a38909924786148ed403b06fddf0a712c2ad8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dcaaea3736a0d2e8614d0",
        "transactionid" : 861258,
        "title" : "Accessing the AArch32 feature identification registers ",
        "products" : [ "Cortex-A32" ],
        "date" : 1648717555000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100243:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717555565037191,
        "sysisattachment" : "3444450",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3444450,
        "size" : 841,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717553786,
        "syssize" : 841,
        "sysdate" : 1648717555000,
        "haslayout" : "1",
        "topparent" : "3444450",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3444450,
        "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
        "wordcount" : 50,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717555000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
        "modified" : 1636123267000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717555565037191,
        "uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
        "syscollection" : "default"
      },
      "Title" : "Accessing the AArch32 feature identification registers",
      "Uri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100243/0100/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/aarch32-register-descriptions/accessing-the-aarch32-feature-identification-registers",
      "Excerpt" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and ... You can access the feature identification registers in the AArch32 execution state using ...",
      "FirstSentences" : "Accessing the AArch32 feature identification registers Software can identify the Advanced SIMD and floating-point features using the feature identification registers in the AArch32 execution state."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "document_number" : "100243",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3444450",
      "sysauthor" : "ARM",
      "sysurihash" : "T8dEgIHLJSs77ORH",
      "urihash" : "T8dEgIHLJSs77ORH",
      "sysuri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
      "systransactionid" : 861258,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1549009358000,
      "topparentid" : 3444450,
      "numberofpages" : 28,
      "sysconcepts" : "Advanced SIMD ; floating-point support ; documentation ; AArch32 execution ; arm ; feature identification ; written agreement ; export laws ; third party ; implementations ; conflicting ; applications ; floating-point ; register ; hardware ; cumulative exception",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 3444450,
      "parentitem" : "5e7dcaaea3736a0d2e8614c8",
      "concepts" : "Advanced SIMD ; floating-point support ; documentation ; AArch32 execution ; arm ; feature identification ; written agreement ; export laws ; third party ; implementations ; conflicting ; applications ; floating-point ; register ; hardware ; cumulative exception",
      "documenttype" : "pdf",
      "isattachment" : "3444450",
      "sysindexeddate" : 1648717555000,
      "permanentid" : "cff27401109914cd36f4de19debb6e5c0886cdad959118e9cd7170ed0201",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dcaaea3736a0d2e8614db",
      "transactionid" : 861258,
      "title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A32 processor Advanced SIMD and floating-point support.",
      "date" : 1648717555000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100243:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717555809889659,
      "sysisattachment" : "3444450",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3444450,
      "size" : 414436,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717555131,
      "syssubject" : "This book is for the Cortex®‑A32 processor Advanced SIMD and floating-point support.",
      "syssize" : 414436,
      "sysdate" : 1648717555000,
      "topparent" : "3444450",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3444450,
      "content_description" : "This book is for the Cortex-A32 processor Advanced SIMD and floating-point support.",
      "wordcount" : 832,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717555000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717555809889659,
      "uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A32 Processor Advanced SIMD and Floating-point Support Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dcaaea3736a0d2e8614db",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100243/0100/en/pdf/cortex_a32_fpu_trm_100243_0100_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® Cortex®-A32 Processor Advanced SIMD and Floating-point Support Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved."
  }, {
    "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "excerpt" : "Date ... Change history ... Third issue of TRM that relates to r0p0\\ First issue of TRM that relates to r1p0 ... Second issue of TRM that relates to r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "firstSentences" : "Juno r2 ARM Development Platform SoC Revision: r2p0 Technical Reference Manual Copyright © 2014-2016. All rights reserved. ARM DDI 0515F (ID052716) ARM DDI 0515F ID052716 Juno r2 ARM Development ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "document_number" : "ddi0515",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5022737",
        "sysurihash" : "Z5Cbñf0w3W0LI5Rh",
        "urihash" : "Z5Cbñf0w3W0LI5Rh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1464310861000,
        "topparentid" : 5022737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590760499000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717528000,
        "permanentid" : "fefbda29a238570d341d9e10f3c8cf6c6c7e2723fd7e1fa9ddc56b0cecfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11433ca06a95ce53f8ece",
        "transactionid" : 861258,
        "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1648717528000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0515:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717528979087000,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717527248,
        "syssize" : 224,
        "sysdate" : 1648717528000,
        "haslayout" : "1",
        "topparent" : "5022737",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022737,
        "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0515/f/?lang=en",
        "modified" : 1639138720000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717528979087000,
        "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "syscollection" : "default"
      },
      "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "Excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "document_number" : "ddi0515",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5022737",
        "sysurihash" : "Z5Cbñf0w3W0LI5Rh",
        "urihash" : "Z5Cbñf0w3W0LI5Rh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "systransactionid" : 861258,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1464310861000,
        "topparentid" : 5022737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590760499000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648717528000,
        "permanentid" : "fefbda29a238570d341d9e10f3c8cf6c6c7e2723fd7e1fa9ddc56b0cecfd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11433ca06a95ce53f8ece",
        "transactionid" : 861258,
        "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1648717528000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0515:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717528979087000,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 224,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717527248,
        "syssize" : 224,
        "sysdate" : 1648717528000,
        "haslayout" : "1",
        "topparent" : "5022737",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5022737,
        "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717528000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0515/f/?lang=en",
        "modified" : 1639138720000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717528979087000,
        "uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
        "syscollection" : "default"
      },
      "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0515/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en",
      "Excerpt" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Juno r2 ARM Development Platform SoC Technical Reference Manual This document is only available in a PDF version. Click Download to view. Juno r2 ARM Development Platform SoC Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
      "document_number" : "ddi0515",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5022737",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "W999k4Vf2Sñ7DO1A",
      "urihash" : "W999k4Vf2Sñ7DO1A",
      "sysuri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
      "keywords" : "Cortex-A72, Cortex-A53, Cortex-M3, CCI-400, CoreLink 400, TrustZone, On-chip Debug & Trace, Dynamic Memory, Interconnect, CoreSight, ARMv8, big.LITTLE",
      "systransactionid" : 861258,
      "copyright" : "Copyright ©€2014-2016. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1464310861000,
      "topparentid" : 5022737,
      "numberofpages" : 223,
      "sysconcepts" : "shows ; registers ; assignments ; usage constraints ; controllers ; transactions ; configurations ; ADP ; cross references ; peripherals ; memory map ; signals ; interfaces ; frame buffer ; programmers model ; address translation",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 5022737,
      "parentitem" : "5ed11433ca06a95ce53f8ece",
      "concepts" : "shows ; registers ; assignments ; usage constraints ; controllers ; transactions ; configurations ; ADP ; cross references ; peripherals ; memory map ; signals ; interfaces ; frame buffer ; programmers model ; address translation",
      "documenttype" : "pdf",
      "isattachment" : "5022737",
      "sysindexeddate" : 1648717530000,
      "permanentid" : "14f2fdae4f308800294fc757f42c77d232d5a3b08f13d94cd10f20751830",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11433ca06a95ce53f8ed0",
      "transactionid" : 861258,
      "title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual ",
      "subject" : "Juno ARM Development Platform (ADP) SoC Technical Reference Manual. This Guide provides programming information for the big.LITTLE v8 system that contains Cortex-A72, Cortex-A53, Cortex-M3 processors, Mali-T600 Series GPU, interconnects and other fabric system IP delivered as PDF documentation.",
      "date" : 1648717529000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0515:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717529694501069,
      "sysisattachment" : "5022737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5022737,
      "size" : 1706918,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717528697,
      "syssubject" : "Juno ARM Development Platform (ADP) SoC Technical Reference Manual. This Guide provides programming information for the big.LITTLE v8 system that contains Cortex-A72, Cortex-A53, Cortex-M3 processors, Mali-T600 Series GPU, interconnects and other fabric system IP delivered as PDF documentation.",
      "syssize" : 1706918,
      "sysdate" : 1648717529000,
      "topparent" : "5022737",
      "author" : "ARM Limited",
      "label_version" : "r2p0",
      "systopparentid" : 5022737,
      "content_description" : "This book is for the Juno r2 ARM Development Platform (ADP) SoC. It provides a high-level overview of the ADP. It describes all architectural information, and as such, facilitates the creation of ADP software.",
      "wordcount" : 3528,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717530000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717529694501069,
      "uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Juno r2 ARM Development Platform SoC Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11433ca06a95ce53f8ed0",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0515/f/en/pdf/DDI0515F_juno_arm_development_platform_soc_trm.pdf",
    "Excerpt" : "Date ... Change history ... Third issue of TRM that relates to r0p0\\ First issue of TRM that relates to r1p0 ... Second issue of TRM that relates to r2p0 ... THIS DOCUMENT IS PROVIDED “AS IS”.",
    "FirstSentences" : "Juno r2 ARM Development Platform SoC Revision: r2p0 Technical Reference Manual Copyright © 2014-2016. All rights reserved. ARM DDI 0515F (ID052716) ARM DDI 0515F ID052716 Juno r2 ARM Development ..."
  }, {
    "title" : "AMBA ASB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "excerpt" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read ... AMBA ASB interface Static Memory Controllers",
    "firstSentences" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read and write transfers to registers from the AMBA ASB.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "SC054 ASB Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
      "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SC054 ASB Technical Reference Manual ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "in8bJWhPKGdcG3Dð",
        "urihash" : "in8bJWhPKGdcG3Dð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
        "documenttype" : "html",
        "sysindexeddate" : 1648717492000,
        "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a8591",
        "transactionid" : 861257,
        "title" : "SC054 ASB Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717492000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717492066339586,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2385,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 2385,
        "sysdate" : 1648717492000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 184,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717492000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717492066339586,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "syscollection" : "default"
      },
      "Title" : "SC054 ASB Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
      "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
    },
    "childResults" : [ {
      "title" : "Bus response state machine",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "excerpt" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from ... Bus response state machine Static Memory Controllers",
      "firstSentences" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from other blocks. Bus response state machine Static Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Bus response state machine ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "wefNUn10GDToejDb",
        "urihash" : "wefNUn10GDToejDb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "bus response ; control information ; BLAST ; BWAIT",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "bus response ; control information ; BLAST ; BWAIT",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717494000,
        "permanentid" : "d9d925c88ed2a8279e64b0994cc3f474f33717f9683d4c50f284911c2171",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a4",
        "transactionid" : 861257,
        "title" : "Bus response state machine ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717494846494148,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 200,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 200,
        "sysdate" : 1648717494000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717494846494148,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
        "syscollection" : "default"
      },
      "Title" : "Bus response state machine",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/bus-response-state-machine",
      "Excerpt" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from ... Bus response state machine Static Memory Controllers",
      "FirstSentences" : "Bus response state machine This block generates the bus response signals, BWAIT, BLAST, and BERROR, based on control information from other blocks. Bus response state machine Static Memory ..."
    }, {
      "title" : "External bus request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "excerpt" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus ... It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "firstSentences" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus architectures. It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External bus request interface ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "WD3c14BnRmðvGVzp",
        "urihash" : "WD3c14BnRmðvGVzp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "external bus ; request interface ; accesses ; EBRI ; signals ; taken LOW ; shared memory",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "external bus ; request interface ; accesses ; EBRI ; signals ; taken LOW ; shared memory",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717494000,
        "permanentid" : "f8ccff646ae1c46b2f01602c2b4a94fc2b0f5486c2c9a39da7c4043aae04",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a7",
        "transactionid" : 861257,
        "title" : "External bus request interface ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717494000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717494148144745,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 502,
        "sysdate" : 1648717494000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717494000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717494148144745,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
        "syscollection" : "default"
      },
      "Title" : "External bus request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-bus-request-interface",
      "Excerpt" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus ... It raises a request signal (SMBUSREQ) when it requires access to the external bus.",
      "FirstSentences" : "External bus request interface The External Bus Request Interface (EBRI) is used in shared memory bus architectures. It raises a request signal (SMBUSREQ) when it requires access to the external bus."
    }, {
      "title" : "External memory control logic",
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "excerpt" : "External memory control logic External memory banks control logic gets the asynchronous wait input during ... External memory banks control logic generates the following control signals: chip ...",
      "firstSentences" : "External memory control logic External memory banks control logic gets the asynchronous wait input during the external wait control mode. External memory banks control logic generates the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "SC054 ASB Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "firstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "SC054 ASB Technical Reference Manual ",
          "document_number" : "ddi0176",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987481",
          "sysurihash" : "in8bJWhPKGdcG3Dð",
          "urihash" : "in8bJWhPKGdcG3Dð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "systransactionid" : 861257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1183368127000,
          "topparentid" : 4987481,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377649000,
          "sysconcepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "ARM Limited ; proprietary notice ; logos ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries ; EmbeddedICE",
          "documenttype" : "html",
          "sysindexeddate" : 1648717492000,
          "permanentid" : "c3a58675115e6948143e18ae2a31b41aeb2dc379df6741d9f76abb331c7e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e33b1fd977155116a8591",
          "transactionid" : 861257,
          "title" : "SC054 ASB Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1648717492000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0176:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717492066339586,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2385,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717476359,
          "syssize" : 2385,
          "sysdate" : 1648717492000,
          "haslayout" : "1",
          "topparent" : "4987481",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987481,
          "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
          "wordcount" : 184,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717492000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0176/d/?lang=en",
          "modified" : 1645013517000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717492066339586,
          "uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
          "syscollection" : "default"
        },
        "Title" : "SC054 ASB Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... SC054 ASB Technical Reference Manual Static Memory Controllers",
        "FirstSentences" : "SC054 ASB Technical Reference Manual Static Memory Controller Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb, and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External memory control logic ",
        "document_number" : "ddi0176",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987481",
        "sysurihash" : "qXñdR3T14vxrCP1L",
        "urihash" : "qXñdR3T14vxrCP1L",
        "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
        "systransactionid" : 861257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1183368127000,
        "topparentid" : 4987481,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377649000,
        "sysconcepts" : "external memory ; control logic ; wait ; internal buffers ; chip",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 4987481,
        "parentitem" : "5e8e33b1fd977155116a8591",
        "concepts" : "external memory ; control logic ; wait ; internal buffers ; chip",
        "documenttype" : "html",
        "isattachment" : "4987481",
        "sysindexeddate" : 1648717493000,
        "permanentid" : "1886d9f8367bfa7fcb2cbabe05f6cd3e3733dc59d200340348ed3bbf0993",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e33b1fd977155116a85a5",
        "transactionid" : 861257,
        "title" : "External memory control logic ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1648717493000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0176:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717493915576696,
        "sysisattachment" : "4987481",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987481,
        "size" : 608,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717476359,
        "syssize" : 608,
        "sysdate" : 1648717493000,
        "haslayout" : "1",
        "topparent" : "4987481",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987481,
        "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
        "wordcount" : 40,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717493000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
        "modified" : 1645013517000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717493915576696,
        "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
        "syscollection" : "default"
      },
      "Title" : "External memory control logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/external-memory-control-logic",
      "Excerpt" : "External memory control logic External memory banks control logic gets the asynchronous wait input during ... External memory banks control logic generates the following control signals: chip ...",
      "FirstSentences" : "External memory control logic External memory banks control logic gets the asynchronous wait input during the external wait control mode. External memory banks control logic generates the ..."
    } ],
    "totalNumberOfChildResults" : 24,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA ASB interface ",
      "document_number" : "ddi0176",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987481",
      "sysurihash" : "XeT4IVñ1YX5Vl7TE",
      "urihash" : "XeT4IVñ1YX5Vl7TE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
      "systransactionid" : 861257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1183368127000,
      "topparentid" : 4987481,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377649000,
      "sysconcepts" : "banks ; controls read ; configuration registers ; external memory",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 4987481,
      "parentitem" : "5e8e33b1fd977155116a8591",
      "concepts" : "banks ; controls read ; configuration registers ; external memory",
      "documenttype" : "html",
      "isattachment" : "4987481",
      "sysindexeddate" : 1648717495000,
      "permanentid" : "15fd7cf3b7bb4e3d9f9bd6f792972fc9fd0284dee71679eb4be990383465",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e33b1fd977155116a85a1",
      "transactionid" : 861257,
      "title" : "AMBA ASB interface ",
      "products" : [ "Static Memory Controllers" ],
      "date" : 1648717495000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0176:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717495111913391,
      "sysisattachment" : "4987481",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987481,
      "size" : 237,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717476359,
      "syssize" : 237,
      "sysdate" : 1648717495000,
      "haslayout" : "1",
      "topparent" : "4987481",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4987481,
      "content_description" : "This is the Technical Reference Manual (TRM) for the SC054 ASB Static Memory Controller.",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717495000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
      "modified" : 1645013517000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717495111913391,
      "uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA ASB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0176/d/functional-overview/about-the-sc054-asb-smc/amba-asb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0176/d/en/functional-overview/about-the-sc054-asb-smc/amba-asb-interface",
    "Excerpt" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read ... AMBA ASB interface Static Memory Controllers",
    "FirstSentences" : "AMBA ASB interface The AMBA ASB interface: decodes the base address for external memory banks and bank configuration registers controls read and write transfers to registers from the AMBA ASB."
  }, {
    "title" : "Configuration environment",
    "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "clickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "excerpt" : "NOR flash on the Motherboard Express, V2M-P1. ... Configuration files. Updating motherboard firmware. MCC command-line interface. Configuration environment Logictile Express",
    "firstSentences" : "Configuration environment This section describes the configuration environment and hardware of the Versatile Express system using the Motherboard Express \\u03BCATX and CoreTile Express and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "CuhhmFaTbKWgmwAb",
        "urihash" : "CuhhmFaTbKWgmwAb",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2314",
        "transactionid" : 861256,
        "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433790932672,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 3468,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 262,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433790932672,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\ ... It contains the following sections: Motherboard architecture and buses Power up, on\\/ ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\u00B5ATX. It contains the following sections: Motherboard architecture and buses Power up, on\\/off ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "document_number" : "dui0447",
          "document_version" : "j",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489212",
          "sysurihash" : "CuhhmFaTbKWgmwAb",
          "urihash" : "CuhhmFaTbKWgmwAb",
          "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "systransactionid" : 861256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355988000,
          "topparentid" : 4489212,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394247000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717433000,
          "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db6c79931941038de2314",
          "transactionid" : 861256,
          "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648717433000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0447:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717433790932672,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3468,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717418352,
          "syssize" : 3468,
          "sysdate" : 1648717433000,
          "haslayout" : "1",
          "topparent" : "4489212",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489212,
          "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
          "wordcount" : 262,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717433000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0447/j/?lang=en",
          "modified" : 1641902272000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717433790932672,
          "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "oem3T0ekfELm3acV",
        "urihash" : "oem3T0ekfELm3acV",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "motherboard ; architecture ; hardware ; signals ; test connectors ; Power Peripherals ; interfaces ; buses",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489212,
        "parentitem" : "5e9db6c79931941038de2314",
        "concepts" : "motherboard ; architecture ; hardware ; signals ; test connectors ; Power Peripherals ; interfaces ; buses",
        "documenttype" : "html",
        "isattachment" : "4489212",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "2dddf6bebf8cceaf0d9088a36673f43c00042bb2283cae364cde964d4ea0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2327",
        "transactionid" : 861256,
        "title" : "Hardware Description ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434633055366,
        "sysisattachment" : "4489212",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489212,
        "size" : 378,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 378,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 32,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/hardware-description?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434633055366,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\ ... It contains the following sections: Motherboard architecture and buses Power up, on\\/ ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the Motherboard Express \\u00B5ATX. It contains the following sections: Motherboard architecture and buses Power up, on\\/off ..."
    }, {
      "title" : "Configuration",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "excerpt" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any ... It contains the following section: Configuration environment.",
      "firstSentences" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any attached daughterboards. It contains the following section: Configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "document_number" : "dui0447",
          "document_version" : "j",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4489212",
          "sysurihash" : "CuhhmFaTbKWgmwAb",
          "urihash" : "CuhhmFaTbKWgmwAb",
          "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "systransactionid" : 861256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1401355988000,
          "topparentid" : 4489212,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394247000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717433000,
          "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db6c79931941038de2314",
          "transactionid" : 861256,
          "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1648717433000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0447:j:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717433790932672,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3468,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717418352,
          "syssize" : 3468,
          "sysdate" : 1648717433000,
          "haslayout" : "1",
          "topparent" : "4489212",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4489212,
          "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
          "wordcount" : 262,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "j",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717433000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0447/j/?lang=en",
          "modified" : 1641902272000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717433790932672,
          "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
        "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuration ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "fðJoz5mvQieOfzPf",
        "urihash" : "fðJoz5mvQieOfzPf",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "configuration ; Motherboard Express ; daughterboards ; u00B5ATX",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 4489212,
        "parentitem" : "5e9db6c79931941038de2314",
        "concepts" : "configuration ; Motherboard Express ; daughterboards ; u00B5ATX",
        "documenttype" : "html",
        "isattachment" : "4489212",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e6e23fe5176dd94df818d4c185ae72d9b46578ade2a8eb7bc25a42efa720",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de233a",
        "transactionid" : 861256,
        "title" : "Configuration ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433855303940,
        "sysisattachment" : "4489212",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4489212,
        "size" : 239,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 239,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/configuration?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433855303940,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
        "syscollection" : "default"
      },
      "Title" : "Configuration",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration",
      "Excerpt" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any ... It contains the following section: Configuration environment.",
      "FirstSentences" : "Chapter 3. Configuration This chapter describes the configuration sequence for the Motherboard Express \\u00B5ATX and any attached daughterboards. It contains the following section: Configuration ..."
    }, {
      "title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "firstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "document_number" : "dui0447",
        "document_version" : "j",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4489212",
        "sysurihash" : "CuhhmFaTbKWgmwAb",
        "urihash" : "CuhhmFaTbKWgmwAb",
        "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1401355988000,
        "topparentid" : 4489212,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394247000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717433000,
        "permanentid" : "e1c739c1bcae29a1e9267a112ee3c2ff79074f1528e168c1a1508baffa02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db6c79931941038de2314",
        "transactionid" : 861256,
        "title" : "ARM Motherboard Express ATX Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1648717433000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0447:j:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717433790932672,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717418352,
        "syssize" : 3468,
        "sysdate" : 1648717433000,
        "haslayout" : "1",
        "topparent" : "4489212",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4489212,
        "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
        "wordcount" : 262,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "j",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717433000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0447/j/?lang=en",
        "modified" : 1641902272000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717433790932672,
        "uri" : "https://developer.arm.com/documentation/dui0447/j/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Motherboard Express ATX Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Tenth release for V2M-P1 ARM Motherboard Express ATX Technical Reference Manual ...",
      "FirstSentences" : "ARM Motherboard Express \\u00B5ATX Technical Reference Manual V2M-P1 Copyright 2009-2014, ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    } ],
    "totalNumberOfChildResults" : 48,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Configuration environment ",
      "document_number" : "dui0447",
      "document_version" : "j",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4489212",
      "sysurihash" : "CCSNvSCsñmVqgiaS",
      "urihash" : "CCSNvSCsñmVqgiaS",
      "sysuri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1401355988000,
      "topparentid" : 4489212,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1587394247000,
      "sysconcepts" : "Express daughterboards ; configuration environment ; P1 ; V2M ; hardware ; Technical Reference Manuals ; Power-on sequence ; HDRY headers",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 4489212,
      "parentitem" : "5e9db6c79931941038de2314",
      "concepts" : "Express daughterboards ; configuration environment ; P1 ; V2M ; hardware ; Technical Reference Manuals ; Power-on sequence ; HDRY headers",
      "documenttype" : "html",
      "isattachment" : "4489212",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717435000,
      "permanentid" : "5bc02a9c0f04c009e79c9e37a092a13798e17f9a0631e18a85e127901573",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9db6c79931941038de233b",
      "transactionid" : 861256,
      "title" : "Configuration environment ",
      "products" : [ "Logictile Express" ],
      "date" : 1648717435000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0447:j:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717435597317852,
      "sysisattachment" : "4489212",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4489212,
      "size" : 1687,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717418352,
      "syssize" : 1687,
      "sysdate" : 1648717435000,
      "haslayout" : "1",
      "topparent" : "4489212",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4489212,
      "content_description" : "This book describes how to set up and use the Motherboard Express Advanced Technology Extended (ATX).",
      "wordcount" : 82,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "j",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717435000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0447/j/configuration/configuration-environment?lang=en",
      "modified" : 1641902272000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717435597317852,
      "uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
      "syscollection" : "default"
    },
    "Title" : "Configuration environment",
    "Uri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "ClickUri" : "https://developer.arm.com/documentation/dui0447/j/configuration/configuration-environment?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0447/j/en/configuration/configuration-environment",
    "Excerpt" : "NOR flash on the Motherboard Express, V2M-P1. ... Configuration files. Updating motherboard firmware. MCC command-line interface. Configuration environment Logictile Express",
    "FirstSentences" : "Configuration environment This section describes the configuration environment and hardware of the Versatile Express system using the Motherboard Express \\u03BCATX and CoreTile Express and ..."
  }, {
    "title" : "MOVE interface",
    "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "excerpt" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM ...",
    "firstSentences" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM processor.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "MOVE Coprocessor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
      "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "MOVE Coprocessor Technical Reference Manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "4BfW8UKcdHbQxR8b",
        "urihash" : "4BfW8UKcdHbQxR8b",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "systransactionid" : 861255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717418000,
        "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e08",
        "transactionid" : 861255,
        "title" : "MOVE Coprocessor Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717418000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717418529714705,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1863,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 1863,
        "sysdate" : 1648717418000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717418000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717418529714705,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "syscollection" : "default"
      },
      "Title" : "MOVE Coprocessor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
      "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Intended audience",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "excerpt" : "Intended audience This manual has been written for hardware and software engineers implementing System ... It provides information to enable designers to integrate the peripheral into a target ...",
      "firstSentences" : "Intended audience This manual has been written for hardware and software engineers implementing System-on-Chip designs. It provides information to enable designers to integrate the peripheral into ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intended audience ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "OFseQERBJkfamGZq",
        "urihash" : "OFseQERBJkfamGZq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "designers ; target system ; software engineers ; Intended audience ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "designers ; target system ; software engineers ; Intended audience ; hardware",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "f69d8c880ee149a0f2940d1e58c7ca3c34e393c0f8a1c53eb6b8c9b62463",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e0c",
        "transactionid" : 861256,
        "title" : "Intended audience ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434596550717,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 259,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 259,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434596550717,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
        "syscollection" : "default"
      },
      "Title" : "Intended audience",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/intended-audience?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/intended-audience",
      "Excerpt" : "Intended audience This manual has been written for hardware and software engineers implementing System ... It provides information to enable designers to integrate the peripheral into a target ...",
      "FirstSentences" : "Intended audience This manual has been written for hardware and software engineers implementing System-on-Chip designs. It provides information to enable designers to integrate the peripheral into ..."
    }, {
      "title" : "Feedback on this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
      "firstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback on this manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "Uðg4eeiPHWAQEnOS",
        "urihash" : "Uðg4eeiPHWAQEnOS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "e7b670a4a5a8fd957393b2798350e9f83c1e30bea54b26dbd0aae4084333",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e12",
        "transactionid" : 861256,
        "title" : "Feedback on this manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434290975738,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 326,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 326,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 39,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434290975738,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
        "syscollection" : "default"
      },
      "Title" : "Feedback on this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/feedback/feedback-on-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/feedback/feedback-on-this-manual",
      "Excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
      "FirstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ..."
    }, {
      "title" : "Using this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "excerpt" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction ... Functional Description Read this chapter for a description of the major functional ...",
      "firstSentences" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction to the MOVE coprocessor and its features. Functional Description Read this chapter for a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "MOVE Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "firstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "MOVE Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0235",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472404",
          "sysurihash" : "4BfW8UKcdHbQxR8b",
          "urihash" : "4BfW8UKcdHbQxR8b",
          "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "systransactionid" : 861255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176304489000,
          "topparentid" : 3472404,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369603000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM Limited ; Revision History Revision ; First release ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717418000,
          "permanentid" : "650c962e10f18ae706490d30b88abedd1e9f9aa143e6a41aa412dbb98599",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e144388295d1e18d34e08",
          "transactionid" : 861255,
          "title" : "MOVE Coprocessor Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648717418000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0235:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717418529714705,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1863,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717400886,
          "syssize" : 1863,
          "sysdate" : 1648717418000,
          "haslayout" : "1",
          "topparent" : "3472404",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472404,
          "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717418000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0235/c/?lang=en",
          "modified" : 1638976881000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717418529714705,
          "uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
          "syscollection" : "default"
        },
        "Title" : "MOVE Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision C 23 August 2004 Updated confidentiality. MOVE Coprocessor Technical Reference Manual Arm9",
        "FirstSentences" : "MOVE Coprocessor Technical Reference Manual Copyright 2001, 2002, 2004. ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using this manual ",
        "document_number" : "ddi0235",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472404",
        "sysurihash" : "w1xorSYRcTñgZXlZ",
        "urihash" : "w1xorSYRcTñgZXlZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
        "systransactionid" : 861256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176304489000,
        "topparentid" : 3472404,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369603000,
        "sysconcepts" : "MOVE coprocessor ; signals ; System Connectivity ; Programmer ; features",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3472404,
        "parentitem" : "5e8e144388295d1e18d34e08",
        "concepts" : "MOVE coprocessor ; signals ; System Connectivity ; Programmer ; features",
        "documenttype" : "html",
        "isattachment" : "3472404",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717434000,
        "permanentid" : "b9e2078689d667146c1637d96af9b6f8706506065e91d9a430fd042021a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e144388295d1e18d34e0d",
        "transactionid" : 861256,
        "title" : "Using this manual ",
        "products" : [ "Arm9" ],
        "date" : 1648717434000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0235:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717434072122452,
        "sysisattachment" : "3472404",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472404,
        "size" : 495,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717400886,
        "syssize" : 495,
        "sysdate" : 1648717434000,
        "haslayout" : "1",
        "topparent" : "3472404",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472404,
        "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717434000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
        "modified" : 1638976881000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717434072122452,
        "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
        "syscollection" : "default"
      },
      "Title" : "Using this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/preface/about-this-manual/using-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/preface/about-this-manual/using-this-manual",
      "Excerpt" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction ... Functional Description Read this chapter for a description of the major functional ...",
      "FirstSentences" : "Using this manual This manual is organized as follows: Introduction Read this chapter for an introduction to the MOVE coprocessor and its features. Functional Description Read this chapter for a ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MOVE interface ",
      "document_number" : "ddi0235",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472404",
      "sysurihash" : "8ggQ4VrfpoHz0bðF",
      "urihash" : "8ggQ4VrfpoHz0bðF",
      "sysuri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
      "systransactionid" : 861256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176304489000,
      "topparentid" : 3472404,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369603000,
      "sysconcepts" : "ARM processor ; coprocessor interface ; connectivity ; MOVE ; AMBA",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3472404,
      "parentitem" : "5e8e144388295d1e18d34e08",
      "concepts" : "ARM processor ; coprocessor interface ; connectivity ; MOVE ; AMBA",
      "documenttype" : "html",
      "isattachment" : "3472404",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717434000,
      "permanentid" : "9455dd787e87ede6e894e716c1b224e985b612efd7541233c5a7021e132d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e144388295d1e18d34e16",
      "transactionid" : 861256,
      "title" : "MOVE interface ",
      "products" : [ "Arm9" ],
      "date" : 1648717434000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0235:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717434660407896,
      "sysisattachment" : "3472404",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472404,
      "size" : 398,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717400886,
      "syssize" : 398,
      "sysdate" : 1648717434000,
      "haslayout" : "1",
      "topparent" : "3472404",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3472404,
      "content_description" : "This is the technical reference manual for the MOVE (ARM9x6) coprocessor that enhances performance of MPEG4 encoder applications.",
      "wordcount" : 41,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717434000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0235/c/introduction/move-interface?lang=en",
      "modified" : 1638976881000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717434660407896,
      "uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
      "syscollection" : "default"
    },
    "Title" : "MOVE interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0235/c/introduction/move-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0235/c/en/introduction/move-interface",
    "Excerpt" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM ...",
    "FirstSentences" : "MOVE interface The only connection to the MOVE is the coprocessor interface from the ARM processor. All other system connectivity, such as AMBA or interrupts, are handled using the ARM processor."
  }, {
    "title" : "Determining the core and system state",
    "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "excerpt" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core ... Before you can examine the core and system state, the debugger must determine whether ...",
    "firstSentences" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core and system state by forcing the load and store multiples into the instruction pipeline. Before ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
      "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "WqwiVG0ðFxE2wnyn",
        "urihash" : "WqwiVG0ðFxE2wnyn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082778000,
        "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7557",
        "transactionid" : 863721,
        "title" : "ARM966E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649082778000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082778850511051,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1782,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082607966,
        "syssize" : 1782,
        "sysdate" : 1649082778000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 136,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082778000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082778850511051,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
      "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Monitor mode debug",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "excerpt" : "The vector catching hardware may be used but must not be configured to catch the ... In the event that the watchpoint registers are written to during an access, all ... Monitor mode debug Arm9",
      "firstSentences" : "Monitor mode debug The ARM9E-S within ARM966E-S contains logic which allows the debugging of a system without stopping the core entirely. This allows the continued servicing of critical interrupt ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Monitor mode debug ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "MsvXesiH84lzyIn0",
        "urihash" : "MsvXesiH84lzyIn0",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "monitor mode ; watchpoints ; registers ; breakpoints ; core ; ARM9E ; prefetch ; ARM ; real-time ; debugging ; unpredictable behavior ; functionality ; external memory ; use of the range ; coprocessor ; exceptions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "monitor mode ; watchpoints ; registers ; breakpoints ; core ; ARM9E ; prefetch ; ARM ; real-time ; debugging ; unpredictable behavior ; functionality ; external memory ; use of the range ; coprocessor ; exceptions",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717176000,
        "permanentid" : "83065d09f4ba9fe53d686ce01c3506dbf2f5839f035709c7e3ba96ff5289",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a7648",
        "transactionid" : 861251,
        "title" : "Monitor mode debug ",
        "products" : [ "Arm9" ],
        "date" : 1648717176000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717176192794928,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 2504,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171492,
        "syssize" : 2504,
        "sysdate" : 1648717176000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 188,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717176000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717176192794928,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
        "syscollection" : "default"
      },
      "Title" : "Monitor mode debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/monitor-mode-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/monitor-mode-debug",
      "Excerpt" : "The vector catching hardware may be used but must not be configured to catch the ... In the event that the watchpoint registers are written to during an access, all ... Monitor mode debug Arm9",
      "FirstSentences" : "Monitor mode debug The ARM9E-S within ARM966E-S contains logic which allows the debugging of a system without stopping the core entirely. This allows the continued servicing of critical interrupt ..."
    }, {
      "title" : "The protocol converter",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "excerpt" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S ... The messages broadcast over this connection must be converted to the interface ...",
      "firstSentences" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S development system. The messages broadcast over this connection must be converted to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The protocol converter ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "Jy908DVmkðCUhHmB",
        "urihash" : "Jy908DVmkðCUhHmB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "protocol converter ; ARM966E ; interface ; development system ; parallel port ; conversion ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "protocol converter ; ARM966E ; interface ; development system ; parallel port ; conversion ; connection",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717176000,
        "permanentid" : "72fba11d0135a9ff53d0cdf5b64d6dedf099724edabec2cb27b24cead644",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a7635",
        "transactionid" : 861251,
        "title" : "The protocol converter ",
        "products" : [ "Arm9" ],
        "date" : 1648717176000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717176193761667,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171492,
        "syssize" : 303,
        "sysdate" : 1648717176000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717176000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717176193761667,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
        "syscollection" : "default"
      },
      "Title" : "The protocol converter",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/debug-systems/the-protocol-converter?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/debug-systems/the-protocol-converter",
      "Excerpt" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S ... The messages broadcast over this connection must be converted to the interface ...",
      "FirstSentences" : "The protocol converter An interface, such as a parallel port, connects the debug host to the ARM966E-S development system. The messages broadcast over this connection must be converted to the ..."
    }, {
      "title" : "Enabling the write buffer",
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "excerpt" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register ... Once this bit has been set, all writes to bufferable address locations use the write ...",
      "firstSentences" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register. Once this bit has been set, all writes to bufferable address locations use the write buffer.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0164",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497874",
          "sysurihash" : "WqwiVG0ðFxE2wnyn",
          "urihash" : "WqwiVG0ðFxE2wnyn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176389486000,
          "topparentid" : 3497874,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376347000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082778000,
          "permanentid" : "0dd330d458e0b8658cc5901093dde1f9dba9382e86da426f0924978cd2aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9bfd977155116a7557",
          "transactionid" : 863721,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649082778000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0164:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082778850511051,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1782,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082607966,
          "syssize" : 1782,
          "sysdate" : 1649082778000,
          "haslayout" : "1",
          "topparent" : "3497874",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497874,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 136,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082778000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0164/a/?lang=en",
          "modified" : 1638974614000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082778850511051,
          "uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Enabling the write buffer ",
        "document_number" : "ddi0164",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497874",
        "sysurihash" : "ñlyVjKihGOkilL7x",
        "urihash" : "ñlyVjKihGOkilL7x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
        "systransactionid" : 861251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176389486000,
        "topparentid" : 3497874,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376347000,
        "sysconcepts" : "AHB Data ; bufferable regions ; debugging purposes ; slave peripheral ; address locations ; control register",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3497874,
        "parentitem" : "5e8e2e9bfd977155116a7557",
        "concepts" : "AHB Data ; bufferable regions ; debugging purposes ; slave peripheral ; address locations ; control register",
        "documenttype" : "html",
        "isattachment" : "3497874",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717175000,
        "permanentid" : "58865a17643791690a08dbb4490109d2757697afbcbb5831a2f941d773cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9cfd977155116a75c9",
        "transactionid" : 861251,
        "title" : "Enabling the write buffer ",
        "products" : [ "Arm9" ],
        "date" : 1648717175000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0164:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717175949809395,
        "sysisattachment" : "3497874",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497874,
        "size" : 487,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717171521,
        "syssize" : 487,
        "sysdate" : 1648717175000,
        "haslayout" : "1",
        "topparent" : "3497874",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497874,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717175000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
        "modified" : 1638974614000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717175949809395,
        "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
        "syscollection" : "default"
      },
      "Title" : "Enabling the write buffer",
      "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/bus-interface-unit/write-buffer-operation/enabling-the-write-buffer",
      "Excerpt" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register ... Once this bit has been set, all writes to bufferable address locations use the write ...",
      "FirstSentences" : "Enabling the write buffer The write buffer can be enabled by setting bit 3 of the CP15 control register. Once this bit has been set, all writes to bufferable address locations use the write buffer."
    } ],
    "totalNumberOfChildResults" : 117,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Determining the core and system state ",
      "document_number" : "ddi0164",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497874",
      "sysurihash" : "BYYkt45el6QI3RAW",
      "urihash" : "BYYkt45el6QI3RAW",
      "sysuri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
      "systransactionid" : 861251,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176389486000,
      "topparentid" : 3497874,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376347000,
      "sysconcepts" : "core ; processor entered ; instruction pipeline ; store multiples ; register ; EmbeddedICE-RT ; debugger ; load",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3497874,
      "parentitem" : "5e8e2e9bfd977155116a7557",
      "concepts" : "core ; processor entered ; instruction pipeline ; store multiples ; register ; EmbeddedICE-RT ; debugger ; load",
      "documenttype" : "html",
      "isattachment" : "3497874",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717176000,
      "permanentid" : "893381c7a490536e3fe015448c41cd551286841d2a1680676f761d70343d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9cfd977155116a7640",
      "transactionid" : 861251,
      "title" : "Determining the core and system state ",
      "products" : [ "Arm9" ],
      "date" : 1648717176000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0164:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717176327292086,
      "sysisattachment" : "3497874",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497874,
      "size" : 505,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717171492,
      "syssize" : 505,
      "sysdate" : 1648717176000,
      "haslayout" : "1",
      "topparent" : "3497874",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497874,
      "content_description" : "This document is a reference manual for the ARM966E-S.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717176000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
      "modified" : 1638974614000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717176327292086,
      "uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
      "syscollection" : "default"
    },
    "Title" : "Determining the core and system state",
    "Uri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0164/a/debug-support/determining-the-core-and-system-state?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0164/a/en/debug-support/determining-the-core-and-system-state",
    "Excerpt" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core ... Before you can examine the core and system state, the debugger must determine whether ...",
    "FirstSentences" : "Determining the core and system state When the ARM966E-S is in debug state, you can examine the core and system state by forcing the load and store multiples into the instruction pipeline. Before ..."
  }, {
    "title" : "CoreSight Management Registers",
    "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "clickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "excerpt" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not ...",
    "firstSentences" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not implement ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "JiñyBWD01yñP5ñeL",
        "urihash" : "JiñyBWD01yñP5ñeL",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
        "systransactionid" : 863717,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082597000,
        "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c636da9f9552000f9bdd",
        "transactionid" : 863717,
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1649082597000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082597843259849,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082485178,
        "syssize" : 4435,
        "sysdate" : 1649082597000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 288,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082597000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082597843259849,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "excerpt" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name ... DAPBUS Target slave interface on COM-AP programming interfaces and register access ...",
      "firstSentences" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name Description AMBA4 APB Target slave interface on all programming interfaces (except for COM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "b5nphwk3S9GV9Yky",
        "urihash" : "b5nphwk3S9GV9Yky",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "slave interface ; Cortex-M ; APB ; servicing agent ; processor cores ; ongoing transaction ; low-cost transport ; low-power usage ; non-AHB mode ; access infrastructure ; communication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "slave interface ; Cortex-M ; APB ; servicing agent ; processor cores ; ongoing transaction ; low-cost transport ; low-power usage ; non-AHB mode ; access infrastructure ; communication",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "e2e3471c0a890aa4ecb8cae4af5e9a13ae9a63d7efe3fc75e36c54b3d1d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9be4",
        "transactionid" : 861249,
        "title" : "Interfaces ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083395469777,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 1397,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081075,
        "syssize" : 1397,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 101,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Introduction/Interfaces?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083395469777,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Introduction/Interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Introduction/Interfaces",
      "Excerpt" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name ... DAPBUS Target slave interface on COM-AP programming interfaces and register access ...",
      "FirstSentences" : "Interfaces The SDC-600 has the following external interfaces: Table 1-1 SDC-600 interfaces Interface name Description AMBA4 APB Target slave interface on all programming interfaces (except for COM ..."
    }, {
      "title" : "Signals for the sdc600_apbcom_ext",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "excerpt" : "Indicates the completion of a transfer. RX_DATA[7:0] Input Data line from Internal APBCOM's TxEngine. ... REMRR Output Remote reboot request to the power control unit.",
      "firstSentences" : "Signals for the sdc600_apbcom_ext The following tables show the signals of the ADIv6 External APBCOM component. Table A-1 External APBCOM, system signals Name Direction Description PCLK Input The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signals for the sdc600_apbcom_ext ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "buADBCOSVoYrbNU9",
        "urihash" : "buADBCOSVoYrbNU9",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "Remote reboot ; External APBCOM ; signals ; Port components ; request ; RRDIS ; control unit ; synchronizer flops ; slave interface ; new transaction ; Address bus ; static configuration ; RxEngine FIFO ; glitch-free",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "Remote reboot ; External APBCOM ; signals ; Port components ; request ; RRDIS ; control unit ; synchronizer flops ; slave interface ; new transaction ; Address bus ; static configuration ; RxEngine FIFO ; glitch-free",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "52ac0802dca296e39c019c98315b94e3c6027d6c6e9038596ee52a03808e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9c0c",
        "transactionid" : 861249,
        "title" : "Signals for the sdc600_apbcom_ext ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083354378068,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 4014,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081028,
        "syssize" : 4014,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083354378068,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
        "syscollection" : "default"
      },
      "Title" : "Signals for the sdc600_apbcom_ext",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Signal-descriptions/Signals-for-the-sdc600-apbcom-ext",
      "Excerpt" : "Indicates the completion of a transfer. RX_DATA[7:0] Input Data line from Internal APBCOM's TxEngine. ... REMRR Output Remote reboot request to the power control unit.",
      "FirstSentences" : "Signals for the sdc600_apbcom_ext The following tables show the signals of the ADIv6 External APBCOM component. Table A-1 External APBCOM, system signals Name Direction Description PCLK Input The ..."
    }, {
      "title" : "Feature ID TxEngine Register",
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "printableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "clickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "excerpt" : "The defined value of this bit is: 0x0 TxEngine does not support 8-bit wide writes. [7:4] ... [3:2] - res0. ... Feature ID TxEngine Register CoreSight SDC-600 Secure Debug Channel",
      "firstSentences" : "Feature ID TxEngine Register This register provides information about the features implemented in the COM Port TxEngine. The FIDTXR characteristics are: Usage constraints There are no usage ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "document_number" : "101130",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3836114",
          "sysurihash" : "JiñyBWD01yñP5ñeL",
          "urihash" : "JiñyBWD01yñP5ñeL",
          "sysuri" : "https://developer.arm.com/documentation/101130/0002/en",
          "systransactionid" : 863717,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1544788977000,
          "topparentid" : 3836114,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596180022000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082597000,
          "permanentid" : "f5d392e41ec7b6911df7eb39443b2902788600862aadf595e149a0b81b8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5f23c636da9f9552000f9bdd",
          "transactionid" : 863717,
          "title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual ",
          "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
          "date" : 1649082597000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101130:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082597843259849,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4435,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082485178,
          "syssize" : 4435,
          "sysdate" : 1649082597000,
          "haslayout" : "1",
          "topparent" : "3836114",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3836114,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
          "wordcount" : 288,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082597000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101130/0002/?lang=en",
          "modified" : 1636970668000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082597843259849,
          "uri" : "https://developer.arm.com/documentation/101130/0002/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight SDC-600 Secure Debug Channel Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101130/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/101130/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight SDC-600 Secure Debug Channel Technical ...",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 SDC-600 Secure Debug Channel Technical Reference Manual Revision r0p2 Copyright \\u00A9 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feature ID TxEngine Register ",
        "document_number" : "101130",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3836114",
        "sysurihash" : "jk5WrMnaadJ0ð7zG",
        "urihash" : "jk5WrMnaadJ0ð7zG",
        "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
        "systransactionid" : 861249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1544788977000,
        "topparentid" : 3836114,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596180022000,
        "sysconcepts" : "assignments ; TxEngine ; Port modules ; register located ; read-only memory-mapped ; functionality ; 0xAFAFAF12 ; APB",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
        "attachmentparentid" : 3836114,
        "parentitem" : "5f23c636da9f9552000f9bdd",
        "concepts" : "assignments ; TxEngine ; Port modules ; register located ; read-only memory-mapped ; functionality ; 0xAFAFAF12 ; APB",
        "documenttype" : "html",
        "isattachment" : "3836114",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717083000,
        "permanentid" : "373b407287b4f87545b5e20a98d13b04b63852194cbd062724ed7a9f34ec",
        "syslanguage" : [ "English" ],
        "itemid" : "5f23c637da9f9552000f9c01",
        "transactionid" : 861249,
        "title" : "Feature ID TxEngine Register ",
        "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
        "date" : 1648717083000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101130:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717083345275858,
        "sysisattachment" : "3836114",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3836114,
        "size" : 1883,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717081059,
        "syssize" : 1883,
        "sysdate" : 1648717083000,
        "haslayout" : "1",
        "topparent" : "3836114",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3836114,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717083000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
        "modified" : 1636970668000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717083345275858,
        "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
        "syscollection" : "default"
      },
      "Title" : "Feature ID TxEngine Register",
      "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/Control-and-Status-Registers/Feature-ID-TxEngine-Register",
      "Excerpt" : "The defined value of this bit is: 0x0 TxEngine does not support 8-bit wide writes. [7:4] ... [3:2] - res0. ... Feature ID TxEngine Register CoreSight SDC-600 Secure Debug Channel",
      "FirstSentences" : "Feature ID TxEngine Register This register provides information about the features implemented in the COM Port TxEngine. The FIDTXR characteristics are: Usage constraints There are no usage ..."
    } ],
    "totalNumberOfChildResults" : 55,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight Management Registers ",
      "document_number" : "101130",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3836114",
      "sysurihash" : "U2PJE7mrR7pElLKp",
      "urihash" : "U2PJE7mrR7pElLKp",
      "sysuri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
      "systransactionid" : 861249,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1544788977000,
      "topparentid" : 3836114,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596180022000,
      "sysconcepts" : "DAP variants ; Integrated Cortex-M ; registers ; WI ; RAZ ; DEVID ; RO ; Peripheral ID ; Device Configuration ; Lock Access ; Claim Tag Set ; COM-AP component ; Authentication ; exceptions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b265b" ],
      "attachmentparentid" : 3836114,
      "parentitem" : "5f23c636da9f9552000f9bdd",
      "concepts" : "DAP variants ; Integrated Cortex-M ; registers ; WI ; RAZ ; DEVID ; RO ; Peripheral ID ; Device Configuration ; Lock Access ; Claim Tag Set ; COM-AP component ; Authentication ; exceptions",
      "documenttype" : "html",
      "isattachment" : "3836114",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717083000,
      "permanentid" : "6fa73978572ad3eec6d17d06828456f1db955f5a08f360cef1a66704cb0b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f23c637da9f9552000f9c07",
      "transactionid" : 861249,
      "title" : "CoreSight Management Registers ",
      "products" : [ "CoreSight SDC-600 Secure Debug Channel" ],
      "date" : 1648717083000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101130:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717083437801988,
      "sysisattachment" : "3836114",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3836114,
      "size" : 2373,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717081059,
      "syssize" : 2373,
      "sysdate" : 1648717083000,
      "haslayout" : "1",
      "topparent" : "3836114",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3836114,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Arm SDC-600 Secure Debug Channel product.",
      "wordcount" : 165,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel", "CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SDC-600 Secure Debug Channel" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717083000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
      "modified" : 1636970668000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717083437801988,
      "uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
      "syscollection" : "default"
    },
    "Title" : "CoreSight Management Registers",
    "Uri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "PrintableUri" : "https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "ClickUri" : "https://developer.arm.com/documentation/101130/0002/Programmer-s-model/CoreSight-Management-Registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101130/0002/en/Programmer-s-model/CoreSight-Management-Registers",
    "Excerpt" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not ...",
    "FirstSentences" : "CoreSight Management Registers Here are the CoreSight Management registers. These registers are the same for each variant with the following exceptions: The COM-AP component does not implement ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "excerpt" : "Copyright © 2020 Arm Limited (or its affiliates). ... Company 02557590 registered in England. ... (LES-PRE-20349) ... All rights reserved. Non-Confidential ... 2 Confidentiality Status",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit MP135 Revision: r4p2 Technical Reference Manual Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101512_0402_05_en Arm® DynamIQ™ Shared Unit MP135",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "lf9Tpy5WoB6Xwq6f",
        "urihash" : "lf9Tpy5WoB6Xwq6f",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2befeb1a7c5445f2906fe",
        "transactionid" : 861248,
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032218167165,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029323,
        "syssize" : 4213,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032218167165,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "lf9Tpy5WoB6Xwq6f",
        "urihash" : "lf9Tpy5WoB6Xwq6f",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2befeb1a7c5445f2906fe",
        "transactionid" : 861248,
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032218167165,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4213,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029323,
        "syssize" : 4213,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032218167165,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Power and clock gate control signals",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "excerpt" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn ...",
      "firstSentences" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "document_number" : "101512",
          "document_version" : "0402",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4290802",
          "sysurihash" : "lf9Tpy5WoB6Xwq6f",
          "urihash" : "lf9Tpy5WoB6Xwq6f",
          "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603201181000,
          "topparentid" : 4290802,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604501246000,
          "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717032000,
          "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa2befeb1a7c5445f2906fe",
          "transactionid" : 861248,
          "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1648717032000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101512:0402:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717032218167165,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4213,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717029323,
          "syssize" : 4213,
          "sysdate" : 1648717032000,
          "haslayout" : "1",
          "topparent" : "4290802",
          "label_version" : "r4p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4290802,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717032000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101512/0402/?lang=en",
          "modified" : 1636977295000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717032218167165,
          "uri" : "https://developer.arm.com/documentation/101512/0402/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Power and clock gate control signals ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "YDVI6gGkUgoTblDN",
        "urihash" : "YDVI6gGkUgoTblDN",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "controller request ; Active-LOW signal ; clock gate ; DebugBlock ; ongoing transaction ; PSLVERR response ; APB accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4290802,
        "parentitem" : "5fa2befeb1a7c5445f2906fe",
        "concepts" : "controller request ; Active-LOW signal ; clock gate ; DebugBlock ; ongoing transaction ; PSLVERR response ; APB accesses",
        "documenttype" : "html",
        "isattachment" : "4290802",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "dbf8284f8d26b4d3de60a4c4bdd7e4775239d677657d91a7ae1fd02f793a",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2bf00b1a7c5445f2907c6",
        "transactionid" : 861248,
        "title" : "Power and clock gate control signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032214238635,
        "sysisattachment" : "4290802",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4290802,
        "size" : 1100,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029294,
        "syssize" : 1100,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032214238635,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
        "syscollection" : "default"
      },
      "Title" : "Power and clock gate control signals",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DebugBlock-signals/Power-and-clock-gate-control-signals",
      "Excerpt" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn ...",
      "FirstSentences" : "3 Power and clock gate control signals The following table shows the power and clock gate control signals. Table B-65 Power and clock gate signals Signal Direction Description PDBGCLKQREQn Input ..."
    }, {
      "title" : "ATB interface signals",
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "excerpt" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready.",
      "firstSentences" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready. AFVALIDMx Input FIFO ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "printableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "clickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "document_number" : "101512",
          "document_version" : "0402",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4290802",
          "sysurihash" : "lf9Tpy5WoB6Xwq6f",
          "urihash" : "lf9Tpy5WoB6Xwq6f",
          "sysuri" : "https://developer.arm.com/documentation/101512/0402/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1603201181000,
          "topparentid" : 4290802,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604501246000,
          "sysconcepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
          "concepts" : "Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717032000,
          "permanentid" : "65ae44d6c0ad16f6b8498a251e36d048a4cfad7729010b882a68373379b8",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa2befeb1a7c5445f2906fe",
          "transactionid" : 861248,
          "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
          "products" : [ "DynamIQ Shared Unit" ],
          "date" : 1648717032000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101512:0402:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717032218167165,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4213,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717029323,
          "syssize" : 4213,
          "sysdate" : 1648717032000,
          "haslayout" : "1",
          "topparent" : "4290802",
          "label_version" : "r4p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4290802,
          "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717032000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101512/0402/?lang=en",
          "modified" : 1636977295000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717032218167165,
          "uri" : "https://developer.arm.com/documentation/101512/0402/en",
          "syscollection" : "default"
        },
        "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101512/0402/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en",
        "ClickUri" : "https://developer.arm.com/documentation/101512/0402/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that ... (LES-PRE-20349) ... Web Address developer.arm.com Arm DynamIQ Shared Unit MP135 Technical Reference ...",
        "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit MP135 Technical Reference Manual Revision r4p2 Copyright \\u00A9 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ATB interface signals ",
        "document_number" : "101512",
        "document_version" : "0402",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4290802",
        "sysurihash" : "GUWxUi8BPGrxFScf",
        "urihash" : "GUWxUi8BPGrxFScf",
        "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1603201181000,
        "topparentid" : 4290802,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604501246000,
        "sysconcepts" : "ATB interface ; flush request ; Input FIFO",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
        "attachmentparentid" : 4290802,
        "parentitem" : "5fa2befeb1a7c5445f2906fe",
        "concepts" : "ATB interface ; flush request ; Input FIFO",
        "documenttype" : "html",
        "isattachment" : "4290802",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717032000,
        "permanentid" : "e9b008c6b23cf8d4eab5818404c50d008da3c4546b1118d2f4ff8415558e",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa2bf00b1a7c5445f2907bd",
        "transactionid" : 861248,
        "title" : "ATB interface signals ",
        "products" : [ "DynamIQ Shared Unit" ],
        "date" : 1648717032000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101512:0402:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717032212874242,
        "sysisattachment" : "4290802",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4290802,
        "size" : 497,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717029313,
        "syssize" : 497,
        "sysdate" : 1648717032000,
        "haslayout" : "1",
        "topparent" : "4290802",
        "label_version" : "r4p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4290802,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717032000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
        "modified" : 1636977295000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717032212874242,
        "uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "ATB interface signals",
      "Uri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/101512/0402/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/Appendices/Signal-descriptions/DSU-signals/ATB-interface-signals",
      "Excerpt" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready.",
      "FirstSentences" : "14 ATB interface signals The following table shows the ATB interface signals. Table B-57 ATB interface signals Signal Direction Description ATREADYMx Input ATB device ready. AFVALIDMx Input FIFO ..."
    } ],
    "totalNumberOfChildResults" : 201,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
      "document_number" : "101512",
      "document_version" : "0402",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4290802",
      "sysauthor" : "ARM",
      "sysurihash" : "HiOlrL0ngpsfnTgr",
      "urihash" : "HiOlrL0ngpsfnTgr",
      "sysuri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
      "keywords" : "DSU",
      "systransactionid" : 861248,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1603201181000,
      "topparentid" : 4290802,
      "numberofpages" : 304,
      "sysconcepts" : "cluster ; instructions ; cores ; Exception level ; DebugBlock ; DSU ; interfacing ; transactions ; general-purpose register ; syntax ; L3 caches ; AArch32 state ; registers ; configurations ; caches ; peripheral port",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2584" ],
      "attachmentparentid" : 4290802,
      "parentitem" : "5fa2befeb1a7c5445f2906fe",
      "concepts" : "cluster ; instructions ; cores ; Exception level ; DebugBlock ; DSU ; interfacing ; transactions ; general-purpose register ; syntax ; L3 caches ; AArch32 state ; registers ; configurations ; caches ; peripheral port",
      "documenttype" : "pdf",
      "isattachment" : "4290802",
      "sysindexeddate" : 1648717034000,
      "permanentid" : "612b697ca7800b0afb8f231d5a23b656dfd597286192f9f2ab6b0830478b",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa2bf00b1a7c5445f2907ed",
      "transactionid" : 861248,
      "title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU) MP135. It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "date" : 1648717033000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101512:0402:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717033530042875,
      "sysisattachment" : "4290802",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4290802,
      "size" : 1513776,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717031972,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU) MP135. It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "syssize" : 1513776,
      "sysdate" : 1648717033000,
      "topparent" : "4290802",
      "author" : "ARM",
      "label_version" : "r4p2",
      "systopparentid" : 4290802,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit (DSU). It describes the overall structure of the DSU including the power management, memory system, main interfaces, and the DebugBlock. It also provides information on the programming registers and signals.",
      "wordcount" : 3823,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit", "Cortex-A|DynamIQ Shared Unit" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717034000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717033530042875,
      "uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit MP135 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa2bf00b1a7c5445f2907ed",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101512/0402/en/pdf/mp135_trm_101512_0402_05_en.pdf",
    "Excerpt" : "Copyright © 2020 Arm Limited (or its affiliates). ... Company 02557590 registered in England. ... (LES-PRE-20349) ... All rights reserved. Non-Confidential ... 2 Confidentiality Status",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit MP135 Revision: r4p2 Technical Reference Manual Copyright © 2020 Arm Limited or its affiliates. All rights reserved. 101512_0402_05_en Arm® DynamIQ™ Shared Unit MP135"
  }, {
    "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "excerpt" : "Web Address ... PrimeCell AHB SRAM/NOR Memory Controller ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0389B ... Preface ... About this manual ... x Feedback ... xiv ... Introduction",
    "firstSentences" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Revision: r0p1 Technical Reference Manual Copyright © 2006 ARM Limited. All rights reserved. ARM DDI 0389B ii PrimeCell AHB SRAM/NOR Memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
      "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "3oWtCme1wkxjzcoM",
        "urihash" : "3oWtCme1wkxjzcoM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d38518",
        "transactionid" : 861248,
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019395513844,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1965,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 1965,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019395513844,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
      "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "excerpt" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. ... AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low-power ...",
      "firstSentences" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. Figure 2.1. AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "1OcIeh2qnS4dVZGs",
        "urihash" : "1OcIeh2qnS4dVZGs",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "59df08cc5c6ea3d2fb629cfe01e81f3ded5d763d7fcd9068d010789497f9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d3852d",
        "transactionid" : 861248,
        "title" : "Functional description ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019671128628,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 285,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 285,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/functional-overview/functional-description?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019671128628,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description",
      "Excerpt" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. ... AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low-power ...",
      "FirstSentences" : "Functional description Figure 2.1 shows an AHB MC (PL241) configuration. Figure 2.1. AHB MC (PL241) configuration This section is divided into: AHB interface AHB to APB bridge Clock domains Low- ..."
    }, {
      "title" : "AHB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "excerpt" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect ...",
      "firstSentences" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect protocol.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB interface ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "ñhðS1e5Z8uZfgDqg",
        "urihash" : "ñhðS1e5Z8uZfgDqg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "interface ; required transfers ; incoming AHB ; optimizations ; protocol",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "concepts" : "interface ; required transfers ; incoming AHB ; optimizations ; protocol",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "447300dca423b22b137825b7dfce1f12418e8ccf82fa33b91448eacb3140",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb288295d1e18d3852e",
        "transactionid" : 861248,
        "title" : "AHB interface ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019635167836,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 430,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 430,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019635167836,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/functional-overview/functional-description/ahb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/functional-overview/functional-description/ahb-interface",
      "Excerpt" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect ...",
      "FirstSentences" : "AHB interface The AHB MC fully supports the AMBA AHB 2.0 specification. This interface component converts the incoming AHB transfers to the required transfers of the internal interconnect protocol."
    }, {
      "title" : "Memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "excerpt" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "firstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "document_number" : "ddi0389",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4987359",
          "sysurihash" : "3oWtCme1wkxjzcoM",
          "urihash" : "3oWtCme1wkxjzcoM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1190037268000,
          "topparentid" : 4987359,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375602000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "8e515e25914972a3dd02f22a3d69c19acf3efeed622d0822d41f4d040a69",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2bb288295d1e18d38518",
          "transactionid" : 861248,
          "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
          "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0389:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019395513844,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1965,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717002285,
          "syssize" : 1965,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "4987359",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4987359,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0389/b/?lang=en",
          "modified" : 1639049544000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019395513844,
          "uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual PrimeCell AHB SRAM/NOR Memory ...",
        "FirstSentences" : "PrimeCell AHB SRAM\\/NOR Memory Controller (PL241) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Memory initialization ",
        "document_number" : "ddi0389",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4987359",
        "sysurihash" : "KCq2E65Mox0SbXat",
        "urihash" : "KCq2E65Mox0SbXat",
        "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1190037268000,
        "topparentid" : 4987359,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375602000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 4987359,
        "parentitem" : "5e8e2bb288295d1e18d38518",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "4987359",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "f7830a9b9e773ac0b424436a04853760a9febcca6ddb9990b3dc08f33d33",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2bb388295d1e18d38560",
        "transactionid" : 861248,
        "title" : "Memory initialization ",
        "products" : [ "PrimeCell AHB SRAM/NOR Memory Controller (PL241" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0389:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019488923241,
        "sysisattachment" : "4987359",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4987359,
        "size" : 872,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717002285,
        "syssize" : 872,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "4987359",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4987359,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
        "wordcount" : 69,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
        "modified" : 1639049544000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019488923241,
        "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "Memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0389/b/device-driver-requirements/memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/device-driver-requirements/memory-initialization",
      "Excerpt" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "Memory initialization Figure 5.1 and Figure 5.3 shows the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the configuration ..."
    } ],
    "totalNumberOfChildResults" : 74,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
      "document_number" : "ddi0389",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4987359",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "CFM6neð1iy7Gi2ZQ",
      "urihash" : "CFM6neð1iy7Gi2ZQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
      "systransactionid" : 861248,
      "copyright" : "Copyright © 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1190037268000,
      "topparentid" : 4987359,
      "numberofpages" : 110,
      "sysconcepts" : "ARM Limited ; assignments ; AHB ; commands ; programmer ; integrators ; memory controllers ; clock domains ; transfers ; configurations ; reads ; protocol ; bus ; low-power states ; APB interface ; assertion",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 4987359,
      "parentitem" : "5e8e2bb288295d1e18d38518",
      "concepts" : "ARM Limited ; assignments ; AHB ; commands ; programmer ; integrators ; memory controllers ; clock domains ; transfers ; configurations ; reads ; protocol ; bus ; low-power states ; APB interface ; assertion",
      "documenttype" : "pdf",
      "isattachment" : "4987359",
      "sysindexeddate" : 1648717022000,
      "permanentid" : "64dc7137538b5022a19a08d50f5db169b3813adbfec11c34f6c2ca04fe47",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2bb388295d1e18d38592",
      "transactionid" : 861248,
      "title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual ",
      "date" : 1648717022000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0389:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717022242016106,
      "sysisattachment" : "4987359",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4987359,
      "size" : 897431,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717003946,
      "syssize" : 897431,
      "sysdate" : 1648717022000,
      "topparent" : "4987359",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 4987359,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SRAM/NOR Memory Controller.",
      "wordcount" : 1520,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717022000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717022242016106,
      "uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2bb388295d1e18d38592",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0389/b/en/pdf/DDI0389.pdf",
    "Excerpt" : "Web Address ... PrimeCell AHB SRAM/NOR Memory Controller ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0389B ... Preface ... About this manual ... x Feedback ... xiv ... Introduction",
    "FirstSentences" : "PrimeCell AHB SRAM/NOR Memory Controller (PL241) Revision: r0p1 Technical Reference Manual Copyright © 2006 ARM Limited. All rights reserved. ARM DDI 0389B ii PrimeCell AHB SRAM/NOR Memory ..."
  }, {
    "title" : "About instruction cycle timing",
    "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "excerpt" : "About instruction cycle timing This chapter provides information to estimate how much execution time ... The complexity of the Cortex-A9 processor makes it impossible to guarantee precise ...",
    "firstSentences" : "About instruction cycle timing This chapter provides information to estimate how much execution time particular code sequences require. The complexity of the Cortex-A9 processor makes it ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "vXLvHzae56Ufc7rt",
        "urihash" : "vXLvHzae56Ufc7rt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c0e",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019765463603,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007241,
        "syssize" : 2220,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019765463603,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "excerpt" : "Change history ... Change ... First release for r1p0 ... Second release for r2p0 ... First release for r2p2 ... First release for r3p0 ... First release for r4p0 ... First release for r4p1",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0409I (ID091612) ARM DDI 0409I ID091612 Cortex-A9 NEON ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0409",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475282",
          "sysurihash" : "vXLvHzae56Ufc7rt",
          "urihash" : "vXLvHzae56Ufc7rt",
          "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822886000,
          "topparentid" : 3475282,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c0e",
          "transactionid" : 861248,
          "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0409:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019765463603,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717007241,
          "syssize" : 2220,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "3475282",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475282,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0409/i/?lang=en",
          "modified" : 1639128266000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019765463603,
          "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "1LmTzkN1wvrJWrtx",
        "urihash" : "1LmTzkN1wvrJWrtx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
        "keywords" : "Cortex-A9, Cortex-A9, NEON",
        "systransactionid" : 861248,
        "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "numberofpages" : 49,
        "sysconcepts" : "Advanced SIMD ; instructions ; extensions ; registers ; conversions ; ARM ; floating-point ; assignments ; shows ; cycles ; documentation ; vector operations ; Cortex ; third parties ; formats ; coprocessors",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3475282,
        "parentitem" : "5e8e176afd977155116a3c0e",
        "concepts" : "Advanced SIMD ; instructions ; extensions ; registers ; conversions ; ARM ; floating-point ; assignments ; shows ; cycles ; documentation ; vector operations ; Cortex ; third parties ; formats ; coprocessors",
        "documenttype" : "pdf",
        "isattachment" : "3475282",
        "sysindexeddate" : 1648717020000,
        "permanentid" : "bf6b5faa0d3b378be7b8e4b4bacd3a020c60e65b30f3a960ae0891f3f719",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c45",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "subject" : "The Cortex-A9 MPE Technical Reference Manual(TRM) describes extensions of Cortex-A9 functionality with support for the ARM Vector Floating-Point v3(VFPv3) and Advanced SIMD instruction sets for engineers designing a System-on-Chip (SoC) device using the Cortex-A9 NEON Media Processing Engine (MPE). ",
        "date" : 1648717020000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717020165223702,
        "sysisattachment" : "3475282",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475282,
        "size" : 436206,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717008454,
        "syssubject" : "The Cortex-A9 MPE Technical Reference Manual(TRM) describes extensions of Cortex-A9 functionality with support for the ARM Vector Floating-Point v3(VFPv3) and Advanced SIMD instruction sets for engineers designing a System-on-Chip (SoC) device using the Cortex-A9 NEON Media Processing Engine (MPE). ",
        "syssize" : 436206,
        "sysdate" : 1648717020000,
        "topparent" : "3475282",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 1332,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717020000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717020165223702,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e176afd977155116a3c45",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/pdf/DDI0409I_cortex_a9_neon_mpe_r4p1_trm.pdf",
      "Excerpt" : "Change history ... Change ... First release for r1p0 ... Second release for r2p0 ... First release for r2p2 ... First release for r3p0 ... First release for r4p0 ... First release for r4p1",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0409I (ID091612) ARM DDI 0409I ID091612 Cortex-A9 NEON ..."
    }, {
      "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "vXLvHzae56Ufc7rt",
        "urihash" : "vXLvHzae56Ufc7rt",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c0e",
        "transactionid" : 861248,
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019765463603,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2220,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007241,
        "syssize" : 2220,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 172,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019765463603,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
      "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Inter-pipeline data-transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "excerpt" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data- ... Table 3.10 shows the additional latency incurred for moving values between the three ...",
      "firstSentences" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data-processing units: the integer core a unit, within the MPE, for handling Advanced-SIMD ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0409",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475282",
          "sysurihash" : "vXLvHzae56Ufc7rt",
          "urihash" : "vXLvHzae56Ufc7rt",
          "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "systransactionid" : 861248,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822886000,
          "topparentid" : 3475282,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370410000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648717019000,
          "permanentid" : "85c01c50307bb77a5ce7cbfedbca17982c7edacda1543e406de7b1c710ff",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e176afd977155116a3c0e",
          "transactionid" : 861248,
          "title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1648717019000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0409:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648717019765463603,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2220,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648717007241,
          "syssize" : 2220,
          "sysdate" : 1648717019000,
          "haslayout" : "1",
          "topparent" : "3475282",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475282,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
          "wordcount" : 172,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648717019000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0409/i/?lang=en",
          "modified" : 1639128266000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648717019765463603,
          "uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en",
        "Excerpt" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "Cortex-A9 NEON Media Processing Engine Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Inter-pipeline data-transfers ",
        "document_number" : "ddi0409",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475282",
        "sysurihash" : "5e1hJVx7Pðmfzqfh",
        "urihash" : "5e1hJVx7Pðmfzqfh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
        "systransactionid" : 861248,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822886000,
        "topparentid" : 3475282,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370410000,
        "sysconcepts" : "integer core ; Advanced-SIMD ; instructions ; latencies ; MPE ; handling ; moving ; distinct data-processing ; A9 processor ; Inter-pipeline data-transfers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3475282,
        "parentitem" : "5e8e176afd977155116a3c0e",
        "concepts" : "integer core ; Advanced-SIMD ; instructions ; latencies ; MPE ; handling ; moving ; distinct data-processing ; A9 processor ; Inter-pipeline data-transfers",
        "documenttype" : "html",
        "isattachment" : "3475282",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648717019000,
        "permanentid" : "0ceff696535ba408edbbf1bb0dffa382f38a5841aa65401009402838f5e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e176afd977155116a3c42",
        "transactionid" : 861248,
        "title" : "Inter-pipeline data-transfers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1648717019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0409:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648717019761884293,
        "sysisattachment" : "3475282",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475282,
        "size" : 1010,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648717007222,
        "syssize" : 1010,
        "sysdate" : 1648717019000,
        "haslayout" : "1",
        "topparent" : "3475282",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475282,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648717019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
        "modified" : 1639128266000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648717019761884293,
        "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
        "syscollection" : "default"
      },
      "Title" : "Inter-pipeline data-transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/instruction-specific-scheduling/inter-pipeline-data-transfers",
      "Excerpt" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data- ... Table 3.10 shows the additional latency incurred for moving values between the three ...",
      "FirstSentences" : "Inter-pipeline data-transfers A Cortex-A9 processor, implemented with the MPE, contains distinct data-processing units: the integer core a unit, within the MPE, for handling Advanced-SIMD ..."
    } ],
    "totalNumberOfChildResults" : 28,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About instruction cycle timing ",
      "document_number" : "ddi0409",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3475282",
      "sysurihash" : "YñlKX6PCsLVRZ1tk",
      "urihash" : "YñlKX6PCsLVRZ1tk",
      "sysuri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
      "systransactionid" : 861248,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347822886000,
      "topparentid" : 3475282,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370410000,
      "sysconcepts" : "instructions ; timing ; system activity ; hand calculations ; code sequences ; complexity of the Cortex ; scope ; Detailed",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3475282,
      "parentitem" : "5e8e176afd977155116a3c0e",
      "concepts" : "instructions ; timing ; system activity ; hand calculations ; code sequences ; complexity of the Cortex ; scope ; Detailed",
      "documenttype" : "html",
      "isattachment" : "3475282",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648717021000,
      "permanentid" : "b6a451a6ec2f015331b9e0085e9aa03b414bb4469f28ab2d239186f6b208",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e176afd977155116a3c35",
      "transactionid" : 861248,
      "title" : "About instruction cycle timing ",
      "products" : [ "Cortex-A9" ],
      "date" : 1648717021000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0409:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648717021628765231,
      "sysisattachment" : "3475282",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3475282,
      "size" : 591,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648717007241,
      "syssize" : 591,
      "sysdate" : 1648717021000,
      "haslayout" : "1",
      "topparent" : "3475282",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3475282,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 NEON MPE.",
      "wordcount" : 59,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648717021000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
      "modified" : 1639128266000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648717021628765231,
      "uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
      "syscollection" : "default"
    },
    "Title" : "About instruction cycle timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0409/i/instruction-timing/about-instruction-cycle-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0409/i/en/instruction-timing/about-instruction-cycle-timing",
    "Excerpt" : "About instruction cycle timing This chapter provides information to estimate how much execution time ... The complexity of the Cortex-A9 processor makes it impossible to guarantee precise ...",
    "FirstSentences" : "About instruction cycle timing This chapter provides information to estimate how much execution time particular code sequences require. The complexity of the Cortex-A9 processor makes it ..."
  }, {
    "title" : "AMBA AHB interface",
    "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "excerpt" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell",
    "firstSentences" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
      "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "VnTvOP6SpmbqIB2V",
        "urihash" : "VnTvOP6SpmbqIB2V",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716983000,
        "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72d3",
        "transactionid" : 861247,
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716983000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716983820082702,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2142,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 2142,
        "sysdate" : 1648716983000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716983000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716983820082702,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
      "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AMBA AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "excerpt" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus ... For more information on AMBA AHB slave interfaces, refer to the AMBA Specification ( ...",
      "firstSentences" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus and provides CPU accesses to the registers and palette RAM. For more information on AMBA AHB ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA AHB slave interface ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "Mf8Ie6GðPu4vj0Cc",
        "urihash" : "Mf8Ie6GðPu4vj0Cc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "slave interface ; accesses ; PrimeCell ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "slave interface ; accesses ; PrimeCell ; OKAY response ; WORD bursts ; palette RAM ; INCR8 ; features",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716986000,
        "permanentid" : "e84efbc4d265affee46e006150a746c23d95f80b0a8584a4ccac77c07d10",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a7304",
        "transactionid" : 861247,
        "title" : "AMBA AHB slave interface ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985242992930,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 495,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 495,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716986000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985242992930,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface/amba-ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface/amba-ahb-slave-interface",
      "Excerpt" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus ... For more information on AMBA AHB slave interfaces, refer to the AMBA Specification ( ...",
      "FirstSentences" : "AMBA AHB slave interface The AMBA AHB slave interface connects the PrimeCell CLCDC to the AMBA AHB bus and provides CPU accesses to the registers and palette RAM. For more information on AMBA AHB ..."
    }, {
      "title" : "Programmable parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "excerpt" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal ... mode interrupt generation event. Programmable parameters ARM PrimeCell",
      "firstSentences" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal synchronization pulse width number of pixels per line vertical front and back porch ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programmable parameters ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "JnuS2q471qKtñðtN",
        "urihash" : "JnuS2q471qKtñðtN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "panel clocks ; synchronization pulse ; porch ; display type ; active HIGH ; signal polarity ; big-endian ; mono",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "panel clocks ; synchronization pulse ; porch ; display type ; active HIGH ; signal polarity ; big-endian ; mono",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716986000,
        "permanentid" : "8a59a5af8df588837dce1b28909600b0e568cc10c1e04f75d5c13b043744",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72f1",
        "transactionid" : 861247,
        "title" : "Programmable parameters ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985152903498,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 571,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 571,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716986000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985152903498,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
        "syscollection" : "default"
      },
      "Title" : "Programmable parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/programmable-parameters",
      "Excerpt" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal ... mode interrupt generation event. Programmable parameters ARM PrimeCell",
      "FirstSentences" : "Programmable parameters You can program the following key parameters: horizontal front and back porch horizontal synchronization pulse width number of pixels per line vertical front and back porch ..."
    }, {
      "title" : "Target markets",
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "excerpt" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable ... Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "firstSentences" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable segment. Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "firstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "document_number" : "ddi0161",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495016",
          "sysurihash" : "VnTvOP6SpmbqIB2V",
          "urihash" : "VnTvOP6SpmbqIB2V",
          "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1159957861000,
          "topparentid" : 3495016,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376078000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716983000,
          "permanentid" : "6035ef4e0197a6a56b33038b7fa31e97575bc5d433915739641f53b764f8",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d8efd977155116a72d3",
          "transactionid" : 861247,
          "title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716983000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0161:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716983820082702,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2142,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716980466,
          "syssize" : 2142,
          "sysdate" : 1648716983000,
          "haslayout" : "1",
          "topparent" : "3495016",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495016,
          "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716983000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0161/e/?lang=en",
          "modified" : 1638974516000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716983820082702,
          "uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision E 9 May 2003 Update to r1p2. Conversion to SGML. PrimeCell Color LCD Controller (PL110) Technical Reference Manual ...",
        "FirstSentences" : "PrimeCell Color LCD Controller (PL110) Technical Reference Manual Copyright 1999-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Target markets ",
        "document_number" : "ddi0161",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495016",
        "sysurihash" : "KmYðOnoXJbP0XPf6",
        "urihash" : "KmYðOnoXJbP0XPf6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1159957861000,
        "topparentid" : 3495016,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376078000,
        "sysconcepts" : "portable segment ; PrimeCell ; markets ; Target",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3495016,
        "parentitem" : "5e8e2d8efd977155116a72d3",
        "concepts" : "portable segment ; PrimeCell ; markets ; Target",
        "documenttype" : "html",
        "isattachment" : "3495016",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716985000,
        "permanentid" : "5228e7d53f3a2d83420a045d3cec5dd94657b41fac83e83a820fe85bffa6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d8efd977155116a72f4",
        "transactionid" : 861247,
        "title" : "Target markets ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0161:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716985035662652,
        "sysisattachment" : "3495016",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495016,
        "size" : 305,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716980466,
        "syssize" : 305,
        "sysdate" : 1648716985000,
        "haslayout" : "1",
        "topparent" : "3495016",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495016,
        "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
        "modified" : 1638974516000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716985035662652,
        "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
        "syscollection" : "default"
      },
      "Title" : "Target markets",
      "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/introduction/about-the-arm-primecell-color-lcd-controller--pl110-/target-markets",
      "Excerpt" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable ... Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ...",
      "FirstSentences" : "Target markets The markets to which the PrimeCell CLCDC is addressed are primarily in the portable segment. Typical applications for the PrimeCell CLCDC include: Personal Digital Assistant (PDA) ..."
    } ],
    "totalNumberOfChildResults" : 64,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA AHB interface ",
      "document_number" : "ddi0161",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495016",
      "sysurihash" : "EcZFfABeEg2yð6yj",
      "urihash" : "EcZFfABeEg2yð6yj",
      "sysuri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
      "systransactionid" : 861247,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1159957861000,
      "topparentid" : 3495016,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376078000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3495016,
      "parentitem" : "5e8e2d8efd977155116a72d3",
      "documenttype" : "html",
      "isattachment" : "3495016",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716986000,
      "permanentid" : "6057ba9f327b6a6b11253608f1a516d3236ec59a6056a12007eeef006b5e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d8efd977155116a7302",
      "transactionid" : 861247,
      "title" : "AMBA AHB interface ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1648716985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0161:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716985312249405,
      "sysisattachment" : "3495016",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495016,
      "size" : 158,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716980466,
      "syssize" : 158,
      "sysdate" : 1648716985000,
      "haslayout" : "1",
      "topparent" : "3495016",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495016,
      "content_description" : "This document is the Technical Reference Manual (TRM) for the ARM PrimeCell Color LCD Controller (CLCDC).",
      "wordcount" : 11,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716986000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
      "modified" : 1638974516000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716985312249405,
      "uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
      "syscollection" : "default"
    },
    "Title" : "AMBA AHB interface",
    "Uri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0161/e/functional-overview/amba-ahb-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0161/e/en/functional-overview/amba-ahb-interface",
    "Excerpt" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell",
    "FirstSentences" : "AMBA AHB interface The AMBA AHB interface comprises the following blocks: AMBA AHB slave interface AMBA AHB master interface. AMBA AHB interface ARM PrimeCell"
  }, {
    "title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "firstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "U4qnck5YmM0wrghU",
        "urihash" : "U4qnck5YmM0wrghU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760304",
        "transactionid" : 861247,
        "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978593885340,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1839,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1839,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 142,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978593885340,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
      "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Discovery",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "firstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Discovery ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "d0mkXðqZD9TqlnOX",
        "urihash" : "d0mkXðqZD9TqlnOX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "SRAM ; base address ; registers ; memory ; CoreSight ; trace ; POINTER field ; location SRAMBASEADDR ; using word ; Peripheral ID ; Discovery",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "cb47f86f60b994dca5eba5783017a9e0c9c12d10ad5dadc752556c405db4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760342",
        "transactionid" : 861247,
        "title" : "Discovery ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979593756176,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 1617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 1617,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 119,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences/discovery?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979593756176,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
        "syscollection" : "default"
      },
      "Title" : "Discovery",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences/discovery?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences/discovery",
      "Excerpt" : "See CoreSight registers. ... Read the value of the POSITION register. ... That is from location SRAMBASEADDR to location SRAMBASEADDR + (2AWIDTH) - 4, using word size ... Discovery Cortex-M0+",
      "FirstSentences" : "Discovery The MTB occupies two separate regions of the processor memory map: SFR Trace control and CoreSight registers. SRAM Contains the trace packets, and can be used as general purpose memory."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "excerpt" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface.",
      "firstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "g3CO59jvQJðDðomr",
        "urihash" : "g3CO59jvQJðDðomr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "sysconcepts" : "interface ; trace",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "concepts" : "interface ; trace",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716979000,
        "permanentid" : "b101a4eaafa134dc6fdc0f033ac26c46bb729146320a56b4a0b4facbae56",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e0c8052b1608760323",
        "transactionid" : 861247,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716979000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716979199190963,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 311,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 311,
        "sysdate" : 1648716979000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716979000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/functional-description/interfaces?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716979199190963,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/functional-description/interfaces",
      "Excerpt" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface.",
      "FirstSentences" : "Interfaces This section describes the MTB interfaces. it contains: Clock and reset interface. AHB-Lite interface . Execution trace interface. External trace enable interface. SRAM interface. Debug ..."
    }, {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "document_number" : "ddi0486",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3521553",
          "sysurihash" : "U4qnck5YmM0wrghU",
          "urihash" : "U4qnck5YmM0wrghU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1358029802000,
          "topparentid" : 3521553,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586521568000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716978000,
          "permanentid" : "cd52f19bd398f31032ba06c0bd292d3ff60c0d041d4e650318d8e5732e3b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9065e0c8052b1608760304",
          "transactionid" : 861247,
          "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
          "products" : [ "Cortex-M0+" ],
          "date" : 1648716978000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0486:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716978593885340,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1839,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716973942,
          "syssize" : 1839,
          "sysdate" : 1648716978000,
          "haslayout" : "1",
          "topparent" : "3521553",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3521553,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
          "wordcount" : 142,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716978000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0486/b/?lang=en",
          "modified" : 1639135215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716978593885340,
          "uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en",
        "Excerpt" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "CoreSight MTB-M0+ Technical Reference Manual Copyright 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0486",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3521553",
        "sysurihash" : "UWLF5YIItdpVñIt5",
        "urihash" : "UWLF5YIItdpVñIt5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1358029802000,
        "topparentid" : 3521553,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586521568000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
        "attachmentparentid" : 3521553,
        "parentitem" : "5e9065e0c8052b1608760304",
        "documenttype" : "html",
        "isattachment" : "3521553",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716978000,
        "permanentid" : "361235d84b6489258a310cac9193b7ab26d43ef5371d9825b0e6d7f78dc0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9065e1c8052b1608760341",
        "transactionid" : 861247,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M0+" ],
        "date" : 1648716978000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0486:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716978905998438,
        "sysisattachment" : "3521553",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3521553,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716973942,
        "syssize" : 272,
        "sysdate" : 1648716978000,
        "haslayout" : "1",
        "topparent" : "3521553",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3521553,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716978000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0486/b/example-programming-sequences?lang=en",
        "modified" : 1639135215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716978905998438,
        "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0486/b/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "document_number" : "ddi0486",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3521553",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "SnDD7faUu3VLaiJ0",
      "urihash" : "SnDD7faUu3VLaiJ0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "keywords" : "Cortex-M0+, Cortex-M, CoreSight for Cortex-M, Micro Trace Buffer (MTB)",
      "systransactionid" : 861247,
      "copyright" : "Copyright ©€2012 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1358029802000,
      "topparentid" : 3521553,
      "numberofpages" : 55,
      "sysconcepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0", "5eec6e66e24a5e02d07b2591|5eec6e77e24a5e02d07b25a0" ],
      "attachmentparentid" : 3521553,
      "parentitem" : "5e9065e0c8052b1608760304",
      "concepts" : "trace packets ; SRAM ; signals ; instructions ; registers ; POINTER field ; base address ; books ; design flow ; ARM glossary ; documentation ; integration ; interfaces ; reference manuals ; configuration options ; test features",
      "documenttype" : "pdf",
      "isattachment" : "3521553",
      "sysindexeddate" : 1648716979000,
      "permanentid" : "9bf196f13e0e075888cfd126a6a143d3fc55295ef9475f9d63ebedaa7c84",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9065e1c8052b160876034f",
      "transactionid" : 861247,
      "title" : "CoreSight MTB-M0+ Technical Reference Manual ",
      "subject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "date" : 1648716979000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0486:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716979812327784,
      "sysisattachment" : "3521553",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3521553,
      "size" : 511841,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716975515,
      "syssubject" : "ARM CoreSight MTB-M0+ Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M0+ processor. It has very low area, and incorporates power reduction features.",
      "syssize" : 511841,
      "sysdate" : 1648716979000,
      "topparent" : "3521553",
      "author" : "ARM Limited",
      "label_version" : "r0p1",
      "systopparentid" : 3521553,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreSight Micro Trace Buffer for the Cortex-M0+ processor, the CoreSight MTB-M0+ macrocell.",
      "wordcount" : 1196,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M0+", "Cortex-M|Cortex-M0+" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M0+" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716979000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716979812327784,
      "uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight MTB-M0+ Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e9065e1c8052b160876034f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0486/b/en/pdf/DDI0486B_coresight_mtb_m0p_r0p1_trm.pdf",
    "Excerpt" : "Non-Confidential ii ... Contents ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Appendix A ... ARM DDI 0486B ... ID011213 ... Preface ... About this book ... vi Feedback ... ix ... Introduction",
    "FirstSentences" : "CoreSight MTB-M0+ Revision: r0p1 Technical Reference Manual Copyright © 2012 ARM. All rights reserved. ARM DDI 0486B (ID011213) ARM DDI 0486B ID011213 CoreSight MTB-M0+ Technical Reference Manual"
  }, {
    "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARM’s trademark usage guidelines at",
    "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "JqgBPYteMOMrLxyð",
        "urihash" : "JqgBPYteMOMrLxyð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901d5",
        "transactionid" : 861247,
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970649297738,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3869,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 3869,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 260,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970649297738,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
      "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
    },
    "childResults" : [ {
      "title" : "Register block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "firstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "2t9q3ZI3I9mCarut",
        "urihash" : "2t9q3ZI3I9mCarut",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; APB interface ; stores data",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; APB interface ; stores data",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "7a4270f976c6d34dc2ef1c066aad9200cae8697bc01d1fc44588b5fc568c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901e9",
        "transactionid" : 861247,
        "title" : "Register block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970752234230,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 128,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 128,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970752234230,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
        "syscollection" : "default"
      },
      "Title" : "Register block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Register-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Register-block",
      "Excerpt" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell",
      "FirstSentences" : "Register block The register block stores data, written or to be read across the AMBA APB interface. Register block ARM PrimeCell"
    }, {
      "title" : "Update block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "excerpt" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "firstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Update block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "oyN84sQñDRZrM97v",
        "urihash" : "oyN84sQñDRZrM97v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "register ; offset ; clock edges ; CLK1HZ domain ; equivalent match ; holds ; reset ; subsequent ; distinction",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "a5132672f15a84f744f84042079c4bbddf41db2087ee3664bb4228f50de9",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901eb",
        "transactionid" : 861247,
        "title" : "Update block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970700413347,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 1156,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 1156,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970700413347,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
        "syscollection" : "default"
      },
      "Title" : "Update block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Update-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Update-block",
      "Excerpt" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the ...",
      "FirstSentences" : "Update block The update block is used to calculate the update value of the RTC. The update block also generates an equivalent match value to be compared with the counter value in the CLK1HZ domain."
    }, {
      "title" : "Counter block",
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "firstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "firstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "document_number" : "ddi0224",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3471762",
          "sysurihash" : "JqgBPYteMOMrLxyð",
          "urihash" : "JqgBPYteMOMrLxyð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "systransactionid" : 861247,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495569541000,
          "topparentid" : 3471762,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604402305000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; guidelines ; provisions ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716970000,
          "permanentid" : "b7b0a7d03dc2d315185b6d158dc6eb5d5cc904cd33ac128fa2cab277384e",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa13c81b1a7c5445f2901d5",
          "transactionid" : 861247,
          "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1648716970000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0224:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716970649297738,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3869,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716968573,
          "syssize" : 3869,
          "sysdate" : 1648716970000,
          "haslayout" : "1",
          "topparent" : "3471762",
          "label_version" : "r1p3 (c)",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3471762,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
          "wordcount" : 260,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716970000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0224/c/?lang=en",
          "modified" : 1638976445000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716970649297738,
          "uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision B October 2001 Second release for 1.0 Revision C 23 May 2017 First release for r1p3 ARM ...",
        "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual Copyright 2001, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document is ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Counter block ",
        "document_number" : "ddi0224",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3471762",
        "sysurihash" : "B0EIqpt20ywcFKTa",
        "urihash" : "B0EIqpt20ywcFKTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "systransactionid" : 861247,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495569541000,
        "topparentid" : 3471762,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604402305000,
        "sysconcepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3471762,
        "parentitem" : "5fa13c81b1a7c5445f2901d5",
        "concepts" : "incrementing ; free-running ; match-compare register ; CLK1HZ edge ; comparator ; reset ; 0xFFFFFFFF",
        "documenttype" : "html",
        "isattachment" : "3471762",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716970000,
        "permanentid" : "082316638c9830190f03a1ffe8d079ac0459e0da45596079e90d37f8278c",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa13c81b1a7c5445f2901ed",
        "transactionid" : 861247,
        "title" : "Counter block ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1648716970000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0224:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716970677630634,
        "sysisattachment" : "3471762",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3471762,
        "size" : 452,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716968573,
        "syssize" : 452,
        "sysdate" : 1648716970000,
        "haslayout" : "1",
        "topparent" : "3471762",
        "label_version" : "r1p3 (c)",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3471762,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716970000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
        "modified" : 1638976445000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716970677630634,
        "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
        "syscollection" : "default"
      },
      "Title" : "Counter block",
      "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0224/c/Functional-overview/RTC-functional-description/Counter-block?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/Functional-overview/RTC-functional-description/Counter-block",
      "Excerpt" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues ...",
      "FirstSentences" : "Counter block The counter is a free-running 32-bit counter that increments by one on each rising CLK1HZ edge. The counter wraps from 0xFFFFFFFF to 0x00000000 on overflow and continues incrementing."
    } ],
    "totalNumberOfChildResults" : 66,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "document_number" : "ddi0224",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3471762",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "2wApMhzpSYQvYpq1",
      "urihash" : "2wApMhzpSYQvYpq1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "keywords" : "APB Peripherals",
      "systransactionid" : 861247,
      "copyright" : "Copyright ©€2001, 2017 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1495569541000,
      "topparentid" : 3471762,
      "numberofpages" : 43,
      "sysconcepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3471762,
      "parentitem" : "5fa13c81b1a7c5445f2901d5",
      "concepts" : "registers ; signals ; shows ; reads ; assignments ; controller ; books ; documentation ; ARM ; alarm function ; third parties ; clock ; external processor ; second intervals ; written agreement ; incrementing",
      "documenttype" : "pdf",
      "isattachment" : "3471762",
      "sysindexeddate" : 1648716971000,
      "permanentid" : "84ab16f5ed2e9298e425c86969f97422e16a7f95b9b49c09b99b4c68193d",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa13c81b1a7c5445f29021e",
      "transactionid" : 861247,
      "title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual ",
      "subject" : "ARM PrimeCell Real Time Clock (PL031) Technical€Reference€Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "date" : 1648716971000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0224:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716971169320437,
      "sysisattachment" : "3471762",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3471762,
      "size" : 472089,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716970100,
      "syssubject" : "ARM PrimeCell Real Time Clock (PL031) Technical€Reference€Manual\n(TRM). This document describes the RTC functions, programming registers,\nand signals. The RTC has an AMBA APB interface, which connects to\na host processor. Available as PDF.",
      "syssize" : 472089,
      "sysdate" : 1648716971000,
      "topparent" : "3471762",
      "author" : "ARM Limited",
      "label_version" : "r1p3 (c)",
      "systopparentid" : 3471762,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell Real Time Clock (PL031).",
      "wordcount" : 1012,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716971000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716971169320437,
      "uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell Real Time Clock (PL031) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa13c81b1a7c5445f29021e",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0224/c/en/pdf/real_time_clock_pl031_r1p3_technical_reference_manual_DDI0224C.pdf",
    "Excerpt" : "This document consists solely of commercial items. ... Other brands and names mentioned in this document may be the trademarks of their ... Please follow ARM’s trademark usage guidelines at",
    "FirstSentences" : "ARM PrimeCell Real Time Clock (PL031) Revision: r1p3 Technical Reference Manual Copyright © 2001, 2017 ARM Limited or its affiliates. All rights reserved. ARM DDI 0224C (ID052317) ARM DDI 0224C"
  }, {
    "title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2020–2021 Arm Limited (or its aﬃliates).",
    "firstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101569_0200 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "wdvnRn4pxVdRUX0n",
        "urihash" : "wdvnRn4pxVdRUX0n",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
        "systransactionid" : 892701,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1653317456000,
        "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
        "transactionid" : 892701,
        "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1653317456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1653317456516659835,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4758,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1653317394260,
        "syssize" : 4758,
        "sysdate" : 1653317456000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 316,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1653317456000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1653317456516659835,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
    },
    "childResults" : [ {
      "title" : "Topology considerations when using extra device ports",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "firstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Topology considerations when using extra device ports ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "zmcKðMFFBZhYLENM",
        "urihash" : "zmcKðMFFBZhYLENM",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "device ports ; mesh configuration ; design ; CI ; u2011700 ; u2011T ; u2011D ; ESAMs ; Topology considerations",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716720000,
        "permanentid" : "0eb91c7aad4619d1b12e39a9e90b07d0c67fa5c81819f4bf00acc024c4c0",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6ad1",
        "transactionid" : 861242,
        "title" : "Topology considerations when using extra device ports ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719980757167,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 1849,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 1849,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 109,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716720000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719980757167,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
        "syscollection" : "default"
      },
      "Title" : "Topology considerations when using extra device ports",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Topology-considerations-when-using-extra-device-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Topology-considerations-when-using-extra-device-ports",
      "Excerpt" : "Topology considerations when using extra device ports The number of devices in your CI\\ ... The design is also affected by whether you choose to put a CAL on any of the device ... Figure 1.",
      "FirstSentences" : "Topology considerations when using extra device ports The number of devices in your CI\\u2011700 design determines the number of MXPs and device ports you need. The design is also affected by ..."
    }, {
      "title" : "Crosspoint (XP)",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "firstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Crosspoint (XP) ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "Q7fmñE1QozvQzN4B",
        "urihash" : "Q7fmñE1QozvQzN4B",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "ports ; mesh ; CI ; transporting ; crosspoint ; u00D7 ; two-dimensional rectangular ; building block ; Response ; destination ; neighboring",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "20e46031693ef1b2988e6ba23efd219bc0045509241102c7b1e4a6af5cd6",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6abe",
        "transactionid" : 861242,
        "title" : "Crosspoint (XP) ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719823821129,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 2137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 2137,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719823821129,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
        "syscollection" : "default"
      },
      "Title" : "Crosspoint (XP)",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/Crosspoint--XP-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/Crosspoint--XP-",
      "Excerpt" : "Figure 1. ... Figure 2. ... Figure 3. ... (0,0) ... Figure 5. Example 3 \\u00D7 3 mesh configuration Note The x and y coordinates of an XP are also known ... Crosspoint (XP) CoreLink CI-700",
      "FirstSentences" : "Crosspoint (XP) The crosspoint (XP) is a switch or router logic module. It is the fundamental building block of the CI-700 transport mechanism. Note The terms XP, Mesh Crosspoint (MXP), and Super ..."
    }, {
      "title" : "System component selection",
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "printableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "clickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "firstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "document_number" : "101569",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4747510",
          "sysurihash" : "wdvnRn4pxVdRUX0n",
          "urihash" : "wdvnRn4pxVdRUX0n",
          "sysuri" : "https://developer.arm.com/documentation/101569/0200/en",
          "systransactionid" : 892701,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1626739200000,
          "topparentid" : 4747510,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1626962445000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; languages ; provisions ; industry ; English ; conflicting ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1653317456000,
          "permanentid" : "2920a6a252cbfe34b40194bc0f9a6d8895a302eb1cd0b630f02d9bb0712f",
          "syslanguage" : [ "English" ],
          "itemid" : "60f97a0d9ebe3a7dbd3a6aaa",
          "transactionid" : 892701,
          "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
          "products" : [ "CoreLink CI-700" ],
          "date" : 1653317456000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101569:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "EAC",
          "sourcetype" : "Push",
          "rowid" : 1653317456516659835,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4758,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1653317394260,
          "syssize" : 4758,
          "sysdate" : 1653317456000,
          "haslayout" : "1",
          "topparent" : "4747510",
          "label_version" : "0200",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4747510,
          "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
          "wordcount" : 316,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
          "document_revision" : "0200-05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1653317456000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101569/0200/?lang=en",
          "modified" : 1636978183000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1653317456516659835,
          "uri" : "https://developer.arm.com/documentation/101569/0200/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
        "Uri" : "https://developer.arm.com/documentation/101569/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/101569/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 CI-700 Coherent Interconnect Technical Reference Manual Revision: r2p0 Release Information Issue Date Confidentiality Change 0000-01 25 February 2020 Confidential First ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "System component selection ",
        "document_number" : "101569",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4747510",
        "sysurihash" : "RCN3usj0dhJbsQLU",
        "urihash" : "RCN3usj0dhJbsQLU",
        "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1626739200000,
        "topparentid" : 4747510,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1626962445000,
        "sysconcepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
        "attachmentparentid" : 4747510,
        "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
        "concepts" : "CI ; masters ; u2011700 ; interfaces ; slaves ; mesh topology ; amount ; functionality ; memory controllers ; processing elements ; Home Nodes ; targeting ; transactions ; constraints ; u2011Lite ; Alternatively",
        "documenttype" : "html",
        "isattachment" : "4747510",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716719000,
        "permanentid" : "1b7fe76df32da88e0f5e839c671206ae6aca9c0f2a1a4ce8c52eba60efec",
        "syslanguage" : [ "English" ],
        "itemid" : "60f97a149ebe3a7dbd3a6acc",
        "transactionid" : 861242,
        "title" : "System component selection ",
        "products" : [ "CoreLink CI-700" ],
        "date" : 1648716719000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101569:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1648716719705612858,
        "sysisattachment" : "4747510",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4747510,
        "size" : 6079,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716669978,
        "syssize" : 6079,
        "sysdate" : 1648716719000,
        "haslayout" : "1",
        "topparent" : "4747510",
        "label_version" : "0200",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4747510,
        "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
        "wordcount" : 267,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
        "document_revision" : "0200-05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716719000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101569/0200/Components-and-configuration/System-component-selection?lang=en",
        "modified" : 1636978183000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716719705612858,
        "uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
        "syscollection" : "default"
      },
      "Title" : "System component selection",
      "Uri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "ClickUri" : "https://developer.arm.com/documentation/101569/0200/Components-and-configuration/System-component-selection?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/Components-and-configuration/System-component-selection",
      "Excerpt" : "You can configure the size of the SLC slice per HN-F up to a maximum of 4MB. ... HN\\u2011D HN\\u2011I that has a DTC, DVM node, and configuration slave.",
      "FirstSentences" : "System component selection Your system architecture and requirements for certain functionality determine the number and type of components to specify in the mesh topology. Specific components ..."
    } ],
    "totalNumberOfChildResults" : 485,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "document_number" : "101569",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4747510",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "ac2ðSR3L2wlLImsG",
      "urihash" : "ac2ðSR3L2wlLImsG",
      "sysuri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "systransactionid" : 861243,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1626739200000,
      "topparentid" : 4747510,
      "numberofpages" : 1457,
      "sysconcepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f03e24a5e02d07b260c|60acf4977d1ce214ec8dc9bc" ],
      "attachmentparentid" : 4747510,
      "parentitem" : "60f97a0d9ebe3a7dbd3a6aaa",
      "concepts" : "assignments ; lower register ; usage constraints ; CI ; transactions ; higher register ; phys ; configurations ; first non-configuration ; registers ; access targeting ; Arm Limited ; pmu ; sam ; highest priority ; mpam",
      "documenttype" : "pdf",
      "isattachment" : "4747510",
      "sysindexeddate" : 1648716761000,
      "permanentid" : "567d744f97325a5f9f809596e672459edf3d2eee2761b5131cbf43aa8fac",
      "syslanguage" : [ "English" ],
      "itemid" : "60f97a2c9ebe3a7dbd3a7479",
      "transactionid" : 861243,
      "title" : "Arm  CoreLink  CI-700 Coherent Interconnect ",
      "subject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "date" : 1648716752000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101569:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1648716752261582477,
      "sysisattachment" : "4747510",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4747510,
      "size" : 8974410,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716680110,
      "syssubject" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "syssize" : 8974410,
      "sysdate" : 1648716752000,
      "topparent" : "4747510",
      "author" : "Arm Ltd.",
      "label_version" : "0200",
      "systopparentid" : 4747510,
      "content_description" : "This book is for the Arm CoreLink CI-700 Coherent Interconnect product.",
      "wordcount" : 7047,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Interconnect Family|CoreLink CI-700" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716761000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716752261582477,
      "uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CI-700 Coherent Interconnect",
    "Uri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60f97a2c9ebe3a7dbd3a7479",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101569/0200/en/pdf/arm_corelink_ci_700_trm_101569_0200_05_en.pdf",
    "Excerpt" : "0000-02 ... Your access to the information in this document is conditional upon your acceptance ... THIS DOCUMENT IS PROVIDED “AS IS”. ... Copyright © 2020–2021 Arm Limited (or its aﬃliates).",
    "FirstSentences" : "Arm® CoreLink™ CI-700 Coherent Interconnect Revision: r2p0 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 05 101569_0200 ..."
  }, {
    "title" : "Functional timing diagram",
    "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "firstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "NozpQlWYeGxE2D1N",
        "urihash" : "NozpQlWYeGxE2D1N",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716742000,
        "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a819",
        "transactionid" : 861242,
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716742000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716742870087919,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2268,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 2268,
        "sysdate" : 1648716742000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 174,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716742000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716742870087919,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Signal timing",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "firstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signal timing ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "AaoAmcDCEwqWnG9j",
        "urihash" : "AaoAmcDCEwqWnG9j",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "DMA request ; Active HIGH ; DMAC ; slave ; DMACSync Register ; Count DMACTCx ; positive edge ; timing behavior ; end of packet ; handshaking ; conjunction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716747000,
        "permanentid" : "816f673a81875b8e8f4f252ea4eef96239db20412739d9ffe182e3b9a159",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a888",
        "transactionid" : 861242,
        "title" : "Signal timing ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716747000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716747775974589,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 763,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 763,
        "sysdate" : 1648716747000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716747000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/signal-timing?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716747775974589,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
        "syscollection" : "default"
      },
      "Title" : "Signal timing",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/signal-timing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/signal-timing",
      "Excerpt" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal ... Active HIGH. Sampled by the DMAC on the positive edge of HCLK. ... Signal timing DMA Controller",
      "FirstSentences" : "Signal timing The timing behavior of the DMA signals is as follows: DMA request signal DMAC{L}(B\\/S)REQx Informs the DMAC that a peripheral is ready to proceed with a DMA transfer of the indicated ..."
    }, {
      "title" : "DMAC transfer timing diagram",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "firstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMAC transfer timing diagram ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "ExjBm7BAdsBfwaG5",
        "urihash" : "ExjBm7BAdsBfwaG5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "request signals ; DMAC ; AHB interface",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "request signals ; DMAC ; AHB interface",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716744000,
        "permanentid" : "d080c871ab45681da0948689d89aee755a077d3d84867ab8cefc835e8c17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a88a",
        "transactionid" : 861242,
        "title" : "DMAC transfer timing diagram ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716744363666376,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 267,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 267,
        "sysdate" : 1648716744000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716744363666376,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
        "syscollection" : "default"
      },
      "Title" : "DMAC transfer timing diagram",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/dmac-transfer-timing-diagram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/dmac-transfer-timing-diagram",
      "Excerpt" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface ... DMAC transfer timing diagram DMAC transfer timing diagram DMA Controller",
      "FirstSentences" : "DMAC transfer timing diagram Figure B.24 shows the state of the DMAC response and request signals, AHB interface signals, and interrupt request signals, for a complete DMA transfer. Figure B.24."
    }, {
      "title" : "Flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "firstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "document_number" : "ddi0196",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508471",
          "sysurihash" : "NozpQlWYeGxE2D1N",
          "urihash" : "NozpQlWYeGxE2D1N",
          "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158931951000,
          "topparentid" : 3508471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379875000,
          "sysconcepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; Incorporation of errata ; Integration Test Output ; release r1p1 ; software considerations ; endian behavior ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716742000,
          "permanentid" : "334b02f0959a8a3a91aa2b513185bf960b114500d64ad790612feeca8e9d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3c6388295d1e18d3a819",
          "transactionid" : 861242,
          "title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716742000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0196:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716742870087919,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2268,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716734539,
          "syssize" : 2268,
          "sysdate" : 1648716742000,
          "haslayout" : "1",
          "topparent" : "3508471",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508471,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
          "wordcount" : 174,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716742000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0196/g/?lang=en",
          "modified" : 1638975525000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716742870087919,
          "uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell DMA Controller (PL080) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license restrictions ... PrimeCell DMA Controller (PL080) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell DMA Controller (PL080) Technical Reference Manual Copyright 2000-2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Flow control ",
        "document_number" : "ddi0196",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508471",
        "sysurihash" : "QMA34zpBecRVopIn",
        "urihash" : "QMA34zpBecRVopIn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158931951000,
        "topparentid" : 3508471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379875000,
        "sysconcepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3508471,
        "parentitem" : "5e8e3c6388295d1e18d3a819",
        "concepts" : "flow controller ; DMA channel ; peripherals ; packet ; DMAC ; request ; goes active ; transaction",
        "documenttype" : "html",
        "isattachment" : "3508471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716743000,
        "permanentid" : "7acb021e463a80981e1d0c031d185f06858727004e2222644e4e0a5b918e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3c6388295d1e18d3a87e",
        "transactionid" : 861242,
        "title" : "Flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716743000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0196:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716743062241324,
        "sysisattachment" : "3508471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508471,
        "size" : 1037,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716734539,
        "syssize" : 1037,
        "sysdate" : 1648716743000,
        "haslayout" : "1",
        "topparent" : "3508471",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508471,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0196/g/dma-interface/flow-control?lang=en",
        "modified" : 1638975525000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716743062241324,
        "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
        "syscollection" : "default"
      },
      "Title" : "Flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/flow-control",
      "Excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by ...",
      "FirstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the DMAC, where the packet length is programmed by software ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional timing diagram ",
      "document_number" : "ddi0196",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508471",
      "sysurihash" : "ZWkRGs6KBO6p7cvm",
      "urihash" : "ZWkRGs6KBO6p7cvm",
      "sysuri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158931951000,
      "topparentid" : 3508471,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379875000,
      "sysconcepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3508471,
      "parentitem" : "5e8e3c6388295d1e18d3a819",
      "concepts" : "DMACCLR signal ; DMA request ; timing diagram ; DMAC ; new DMACSREQ ; data item ; shows",
      "documenttype" : "html",
      "isattachment" : "3508471",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716748000,
      "permanentid" : "89e66fd9b23cb521448a73aa5592e68471432a72f542a153fa5bf8f83255",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3c6388295d1e18d3a889",
      "transactionid" : 861242,
      "title" : "Functional timing diagram ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716748000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0196:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716748182360779,
      "sysisattachment" : "3508471",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508471,
      "size" : 583,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716734539,
      "syssize" : 583,
      "sysdate" : 1648716748000,
      "haslayout" : "1",
      "topparent" : "3508471",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508471,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell DMA Controller (PL080) (DMAC).",
      "wordcount" : 50,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716748000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
      "modified" : 1638975525000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716748182360779,
      "uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
      "syscollection" : "default"
    },
    "Title" : "Functional timing diagram",
    "Uri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0196/g/dma-interface/functional-timing-diagram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0196/g/en/dma-interface/functional-timing-diagram",
    "Excerpt" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred.",
    "FirstSentences" : "Functional timing diagram A peripheral asserts a DMA request and holds it active. The DMAC asserts the DMACCLR signal when the last data item has been transferred. When the peripheral sees that ..."
  }, {
    "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101412/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
    "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Safety",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "excerpt" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features ... It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets.",
      "firstSentences" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features unique to MMU-600AE. It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Safety ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "7phpiwLSlaRUtHrS",
        "urihash" : "7phpiwLSlaRUtHrS",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "d9100699501f81c63c0fa6154c1f93747a4a9c9f268bbdb2ba88c4df8496",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749660a93e65927c78c0",
        "transactionid" : 861242,
        "title" : "Functional Safety ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737661377842,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 502,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719422,
        "syssize" : 502,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Functional-Safety?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737661377842,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
        "syscollection" : "default"
      },
      "Title" : "Functional Safety",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Functional-Safety?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Functional-Safety",
      "Excerpt" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features ... It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets.",
      "FirstSentences" : "Functional Safety This chapter describes the Functional Safety (FuSa) detection features unique to MMU-600AE. It contains the following sections: 4.1 Overview. 4.2 FuSa I\\/Os. 4.3 Clocks and resets."
    }, {
      "title" : "TCU_ERRSTATUS",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "excerpt" : "If OF is set to 1 and is not being cleared, the write is ignored. A write of any value other than 0b11 is ignored. [23:16] - Reserved. [15:8] ... 0x06 Stage 2, level 2 walk cache.",
      "firstSentences" : "TCU_ERRSTATUS Use the TCU Error Record Primary Syndrome register to find out whether different types of error have occurred on the TCU. The TCU_ERRSTATUS characteristics are: Usage constraints ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TCU_ERRSTATUS ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "dSfF2I78UZFRXY6S",
        "urihash" : "dSfF2I78UZFRXY6S",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "sysconcepts" : "TCU ; register ; configurations ; walk cache ; assignments ; race conditions ; SERR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "concepts" : "TCU ; register ; configurations ; walk cache ; assignments ; race conditions ; SERR",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "5ce5074c1e9fe29352222b0ebf4d16af382099beb356e58fd5412261dd58",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749660a93e65927c78b4",
        "transactionid" : 861242,
        "title" : "TCU_ERRSTATUS ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737624294268,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 2378,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719300,
        "syssize" : 2378,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737624294268,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
        "syscollection" : "default"
      },
      "Title" : "TCU_ERRSTATUS",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Programmer-s-model/TCU-RAS-registers/TCU-ERRSTATUS",
      "Excerpt" : "If OF is set to 1 and is not being cleared, the write is ignored. A write of any value other than 0b11 is ignored. [23:16] - Reserved. [15:8] ... 0x06 Stage 2, level 2 walk cache.",
      "FirstSentences" : "TCU_ERRSTATUS Use the TCU Error Record Primary Syndrome register to find out whether different types of error have occurred on the TCU. The TCU_ERRSTATUS characteristics are: Usage constraints ..."
    }, {
      "title" : "Configuring the Stream table",
      "uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "printableUri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "clickUri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "excerpt" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context ... Software must allocate memory for the Stream table, configure the table format, and ...",
      "firstSentences" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context Descriptor (CD) to locate translation data for a transaction. Software must allocate memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "document_number" : "101412",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3848946",
          "sysurihash" : "9Wt7MfuxU6Tfgxbs",
          "urihash" : "9Wt7MfuxU6Tfgxbs",
          "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596572946000,
          "topparentid" : 3848946,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597404309000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716737000,
          "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36749560a93e65927c7875",
          "transactionid" : 861242,
          "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600AE" ],
          "date" : 1648716737000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101412:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716737698004611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716719437,
          "syssize" : 4642,
          "sysdate" : 1648716737000,
          "haslayout" : "1",
          "topparent" : "3848946",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3848946,
          "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
          "wordcount" : 315,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716737000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101412/0100/?lang=en",
          "modified" : 1636628348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716737698004611,
          "uri" : "https://developer.arm.com/documentation/101412/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Configuring the Stream table ",
        "document_number" : "101412",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3848946",
        "sysurihash" : "myO0ñsgGBA1RKmxi",
        "urihash" : "myO0ñsgGBA1RKmxi",
        "sysuri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596572946000,
        "topparentid" : 3848946,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597404309000,
        "sysconcepts" : "Stream ; SMMU ; memory ; format ; configuration ; coherent access ; Synchronization Barrier ; Context Descriptor ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
        "attachmentparentid" : 3848946,
        "parentitem" : "5f36749560a93e65927c7875",
        "concepts" : "Stream ; SMMU ; memory ; format ; configuration ; coherent access ; Synchronization Barrier ; Context Descriptor ; transaction",
        "documenttype" : "html",
        "isattachment" : "3848946",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716737000,
        "permanentid" : "e7d398912576b2c98935f5271f3d30113869cf24aa6f0c510f663e7c22c6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36749760a93e65927c790f",
        "transactionid" : 861242,
        "title" : "Configuring the Stream table ",
        "products" : [ "CoreLink MMU-600AE" ],
        "date" : 1648716737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101412:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716737593273916,
        "sysisattachment" : "3848946",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3848946,
        "size" : 1085,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716719250,
        "syssize" : 1085,
        "sysdate" : 1648716737000,
        "haslayout" : "1",
        "topparent" : "3848946",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3848946,
        "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
        "modified" : 1636628348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716737593273916,
        "uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
        "syscollection" : "default"
      },
      "Title" : "Configuring the Stream table",
      "Uri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "ClickUri" : "https://developer.arm.com/documentation/101412/0100/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en/Software-initialization-examples/Initializing-the-SMMU/Configuring-the-Stream-table",
      "Excerpt" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context ... Software must allocate memory for the Stream table, configure the table format, and ...",
      "FirstSentences" : "Configuring the Stream table The Stream table is a configuration structure in memory that uses a Context Descriptor (CD) to locate translation data for a transaction. Software must allocate memory ..."
    } ],
    "totalNumberOfChildResults" : 143,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "document_number" : "101412",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3848946",
      "sysurihash" : "9Wt7MfuxU6Tfgxbs",
      "urihash" : "9Wt7MfuxU6Tfgxbs",
      "sysuri" : "https://developer.arm.com/documentation/101412/0100/en",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1596572946000,
      "topparentid" : 3848946,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1597404309000,
      "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|61250e90d71f0e06cc73f80c" ],
      "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716737000,
      "permanentid" : "ce18c3e2feb35a8f85ed8be03613beb8982d8caddf5d99141a1639131c05",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36749560a93e65927c7875",
      "transactionid" : 861242,
      "title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-600AE" ],
      "date" : 1648716737000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101412:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716737698004611,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 4642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716719437,
      "syssize" : 4642,
      "sysdate" : 1648716737000,
      "haslayout" : "1",
      "topparent" : "3848946",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3848946,
      "content_description" : "The MMU-600AE is a Functional Safety (FuSa) variant of the MMU-600 System-level Memory Management Unit (SMMU) that translates an input address to an output address.",
      "wordcount" : 315,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600AE" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716737000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101412/0100/?lang=en",
      "modified" : 1636628348000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716737698004611,
      "uri" : "https://developer.arm.com/documentation/101412/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600AE System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101412/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101412/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/101412/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101412/0100/en",
    "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
    "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600AE System Memory Management Unit Technical Reference Manual Revision r1p0 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
  }, {
    "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "firstSentences" : "ARM CoreTile Express A15×2 A7×3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright © 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "FAONKX6Wr00V7nSg",
        "urihash" : "FAONKX6Wr00V7nSg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "clock edge ; Output valid ; Cmin ; Cmax ; hold ; interface ; master AXI ; Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "08e0a4b08ff5eb6d82cfd6f5da2651a4f2b4afb9da20bacb76fd3742d4a3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3fc8052b16087615ff",
        "transactionid" : 861242,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733907770139,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 1482,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 1482,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733907770139,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A15 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "document_number" : "ddi0503",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990203",
          "sysurihash" : "lMjwCNDJhEKDP3Ms",
          "urihash" : "lMjwCNDJhEKDP3Ms",
          "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "systransactionid" : 861242,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1481900128000,
          "topparentid" : 4990203,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526782000,
          "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716731000,
          "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907a3ec8052b16087615a8",
          "transactionid" : 861242,
          "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
          "products" : [ "Cortex-A15", "Cortex-A7" ],
          "date" : 1648716730000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0503:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716730298660274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5372,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716699764,
          "syssize" : 5372,
          "sysdate" : 1648716730000,
          "haslayout" : "1",
          "topparent" : "4990203",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990203,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
          "wordcount" : 375,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716731000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0503/i/?lang=en",
          "modified" : 1639138585000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716730298660274,
          "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
        "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "pñfhnbVñsEUBaPG2",
        "urihash" : "pñfhnbVñsEUBaPG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 4990203,
        "parentitem" : "5e907a3ec8052b16087615a8",
        "concepts" : "hardware ; u00D73 daughterboard ; u00D72 A7 ; Express A15",
        "documenttype" : "html",
        "isattachment" : "4990203",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716733000,
        "permanentid" : "0f2780d7859c810274e02fa20652655a55a4984814188b8125aff415fda7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615b9",
        "transactionid" : 861242,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716733806245167,
        "sysisattachment" : "4990203",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990203,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 491,
        "sysdate" : 1648716733000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/hardware-description?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716733806245167,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\ ... It contains the following sections: CoreTile Express A15\\u00D72 A7\\u00D73 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A15\\u00D72 A7\\u00D73 daughterboard. It contains the following sections: CoreTile Express A15\\u00D72 A7\\ ..."
    }, {
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "firstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "document_number" : "ddi0503",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990203",
        "sysurihash" : "lMjwCNDJhEKDP3Ms",
        "urihash" : "lMjwCNDJhEKDP3Ms",
        "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1481900128000,
        "topparentid" : 4990203,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526782000,
        "sysconcepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "express ; Proprietary ; patents ; implementations ; arm ; harmful interference ; export laws ; equipment ; provisions ; communications ; guidelines ; television reception ; frequency energy ; technician ; installation ; daughterboard",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716731000,
        "permanentid" : "a5e34ca49a7b6bcd04596d172e917d9313046f3ae20e5b7fdb7585e010a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907a3ec8052b16087615a8",
        "transactionid" : 861242,
        "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
        "products" : [ "Cortex-A15", "Cortex-A7" ],
        "date" : 1648716730000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0503:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716730298660274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716699764,
        "syssize" : 5372,
        "sysdate" : 1648716730000,
        "haslayout" : "1",
        "topparent" : "4990203",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990203,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
        "wordcount" : 375,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716731000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0503/i/?lang=en",
        "modified" : 1639138585000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716730298660274,
        "uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0503/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... The daughterboard generates, uses, and can radiate radio frequency energy and may cause harmful ...",
      "FirstSentences" : "ARM CoreTile Express A15\\u00D72 A7\\u00D73 Technical Reference Manual Cortex-A15_A7 MPCore (V2P-CA15_A7) Copyright 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "document_number" : "ddi0503",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990203",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "cTiXc8UaufhyWEef",
      "urihash" : "cTiXc8UaufhyWEef",
      "sysuri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "keywords" : "Versatile Express, CoreTile Express",
      "systransactionid" : 861242,
      "copyright" : "Copyright ©€2012-2014, 2016 ARM Limited or its affiliates. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1481900128000,
      "topparentid" : 4990203,
      "numberofpages" : 180,
      "sysconcepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e37e24a5e02d07b2559|5eec6e59e24a5e02d07b2578", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 4990203,
      "parentitem" : "5e907a3ec8052b16087615a8",
      "concepts" : "shows ; registers ; usage constraints ; test chips ; assignments ; daughterboard ; arm ; motherboard ; configuration ; interfaces ; Express A15 ; independently of nRESET ; connectors ; system counter ; signals ; A7",
      "documenttype" : "pdf",
      "isattachment" : "4990203",
      "sysindexeddate" : 1648716734000,
      "permanentid" : "90dc210ed4244f630ea4962dabb9bf15b34cf4bae70021d7562183a23ddf",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907a3fc8052b1608761642",
      "transactionid" : 861242,
      "title" : "ARM CoreTile Express A152 A73 Technical Reference Manual ",
      "subject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express µATX as part of a development system ",
      "date" : 1648716734000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0503:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716734470569885,
      "sysisattachment" : "4990203",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990203,
      "size" : 1711609,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716703315,
      "syssubject" : "This document is written for experienced hardware and software developers to aid the development of ARM-basedproducts using the CoreTile Express A5x2 daughterboard with theMotherboard Express µATX as part of a development system ",
      "syssize" : 1711609,
      "sysdate" : 1648716734000,
      "topparent" : "4990203",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 4990203,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the CoreTile Express A152 A73 daughterboard.",
      "wordcount" : 2727,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A15", "Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A15", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716734000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716734470569885,
      "uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreTile Express A152 A73 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e907a3fc8052b1608761642",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0503/i/en/pdf/DDI0503I_v2p_ca15_a7_tc2_trm.pdf",
    "Excerpt" : "First release for V2P-CA15_A7 ... Eighth release for V2P-CA15_A7 ... Ninth release for V2P-CA15_A7 ... This document is protected by copyright and other related rights and the practice or ...",
    "FirstSentences" : "ARM CoreTile Express A15×2 A7×3 ... Cortex -A15_A7 MPCore (V2P-CA15_A7) Technical Reference Manual Copyright © 2012-2014, 2016 ARM Limited or its affiliates. All rights reserved. ARM DDI 0503I ( ..."
  }, {
    "title" : "AC timing parameter definitions",
    "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "firstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM9E-S Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9E-S Core Technical Reference Manual ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "hD8pB542añFlZHM6",
        "urihash" : "hD8pB542añFlZHM6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "systransactionid" : 861241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716685000,
        "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172088295d1e18d3529d",
        "transactionid" : 861241,
        "title" : "ARM9E-S Core Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648716685000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716685841385029,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2023,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 2023,
        "sysdate" : 1648716685000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716685000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716685841385029,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM9E-S Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
      "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "AC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "excerpt" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "firstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC Parameters ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "47pkyZlGO18aðVCy",
        "urihash" : "47pkyZlGO18aðVCy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "AC timing ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "AC timing ; core",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716693000,
        "permanentid" : "1756213a67bfd5c90a8d57a5cba78e87cee2a1bf46c336471b43aec55506",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536d",
        "transactionid" : 861242,
        "title" : "AC Parameters ",
        "products" : [ "Arm9" ],
        "date" : 1648716693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716693956881394,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 193,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 193,
        "sysdate" : 1648716693000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716693956881394,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
        "syscollection" : "default"
      },
      "Title" : "AC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters",
      "Excerpt" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions.",
      "FirstSentences" : "Chapter 9. AC Parameters This chapter gives the AC timing parameters of the ARM9E-S core. It contains the following sections: Timing diagrams AC timing parameter definitions. AC Parameters Arm9"
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. PADV timing Timing diagrams Arm9",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "S0a8ZH4Oyy0ðdOxy",
        "urihash" : "S0a8ZH4Oyy0ðdOxy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "sysconcepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "concepts" : "interface timing ; Clock ; sensitivity ; Exception ; InMREQ",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "4c6b428f19d9d2fa883b76256f626ab2b975c4c775d85977a79552eb6ecd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d3536e",
        "transactionid" : 861242,
        "title" : "Timing diagrams ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692938974238,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 1231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 1231,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692938974238,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Exception and configuration timing Debug interface timing parameters are shown in Figure 9 ... Figure 9.6. ... Figure 9.7. ... Figure 9.8. ... Figure 9.10. PADV timing Timing diagrams Arm9",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 9.1 Figure 9.2 Figure 9.3 Figure 9.4 Figure 9.5 Figure 9.6 Figure 9.7 Figure 9.8 Figure 9.9 Figure 9.10. Instruction memory ..."
    }, {
      "title" : "Coprocessor Interface",
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "excerpt" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "firstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9E-S Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9E-S Core Technical Reference Manual ",
          "document_number" : "ddi0240",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3475333",
          "sysurihash" : "hD8pB542añFlZHM6",
          "urihash" : "hD8pB542añFlZHM6",
          "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "systransactionid" : 861241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172758110000,
          "topparentid" : 3475333,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586370336000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716685000,
          "permanentid" : "15092eef4d2847e9ca831cee0663062efccc9730249d510ccb9c29686ca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e172088295d1e18d3529d",
          "transactionid" : 861241,
          "title" : "ARM9E-S Core Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716685000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0240:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716685841385029,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2023,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716641709,
          "syssize" : 2023,
          "sysdate" : 1648716685000,
          "haslayout" : "1",
          "topparent" : "3475333",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3475333,
          "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716685000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0240/b/?lang=en",
          "modified" : 1638977032000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716685841385029,
          "uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9E-S Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en",
        "Excerpt" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM9E-S Core Technical Reference Manual Copyright 2001, 2002, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Coprocessor Interface ",
        "document_number" : "ddi0240",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3475333",
        "sysurihash" : "pbnHta0ilzB6JDJh",
        "urihash" : "pbnHta0ilzB6JDJh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "systransactionid" : 861242,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172758110000,
        "topparentid" : 3475333,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586370336000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3475333,
        "parentitem" : "5e8e172088295d1e18d3529d",
        "documenttype" : "html",
        "isattachment" : "3475333",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716692000,
        "permanentid" : "68d2d3dd00f60f1121b1dac9d5120d1fd445de756bf6c23123f3bdcecdd4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e172188295d1e18d35310",
        "transactionid" : 861242,
        "title" : "Coprocessor Interface ",
        "products" : [ "Arm9" ],
        "date" : 1648716692000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0240:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716692711990095,
        "sysisattachment" : "3475333",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3475333,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716641709,
        "syssize" : 348,
        "sysdate" : 1648716692000,
        "haslayout" : "1",
        "topparent" : "3475333",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3475333,
        "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716692000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0240/b/coprocessor-interface?lang=en",
        "modified" : 1638977032000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716692711990095,
        "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
        "syscollection" : "default"
      },
      "Title" : "Coprocessor Interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/coprocessor-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/coprocessor-interface",
      "Excerpt" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/ ...",
      "FirstSentences" : "Chapter 5. Coprocessor Interface This chapter describes the ARM9E-S coprocessor interface. It contains the following sections: About the coprocessor interface LDC\\/STC MCR\\/MRC MCRR\\/MRRC ..."
    } ],
    "totalNumberOfChildResults" : 63,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AC timing parameter definitions ",
      "document_number" : "ddi0240",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3475333",
      "sysurihash" : "ZR7voPmpoqg813ð9",
      "urihash" : "ZR7voPmpoqg813ð9",
      "sysuri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "systransactionid" : 861242,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172758110000,
      "topparentid" : 3475333,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586370336000,
      "sysconcepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3475333,
      "parentitem" : "5e8e172088295d1e18d3529d",
      "concepts" : "input setup ; rising ; InMREQ ; clock ; AC ; instruction control ; data transaction ; Tohiseq ISEQ ; operating frequency",
      "documenttype" : "html",
      "isattachment" : "3475333",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716694000,
      "permanentid" : "6f9c5a1d09d334235e72331fff57c9237c4c3558853ddb73213344a5efb5",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e172188295d1e18d3536f",
      "transactionid" : 861242,
      "title" : "AC timing parameter definitions ",
      "products" : [ "Arm9" ],
      "date" : 1648716694000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0240:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716694619281577,
      "sysisattachment" : "3475333",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3475333,
      "size" : 4458,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716641709,
      "syssize" : 4458,
      "sysdate" : 1648716694000,
      "haslayout" : "1",
      "topparent" : "3475333",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3475333,
      "content_description" : "This is the technical reference manual for the ARM9E-S r2p1 core.",
      "wordcount" : 197,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716694000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
      "modified" : 1638977032000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716694619281577,
      "uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
      "syscollection" : "default"
    },
    "Title" : "AC timing parameter definitions",
    "Uri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0240/b/ac-parameters/ac-timing-parameter-definitions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0240/b/en/ac-parameters/ac-timing-parameter-definitions",
    "Excerpt" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency.",
    "FirstSentences" : "AC timing parameter definitions Table 9.1 shows target AC parameters. All figures are expressed as percentages of the CLK period at maximum operating frequency. Note Where 0% is given, this ..."
  }, {
    "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2362,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Cache SRAM power control",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "firstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache SRAM power control ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "X83g7emDQIvNfdðm",
        "urihash" : "X83g7emDQIvNfdðm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM ; signals ; Port ; handshake ; clock domain ; invalidation scenarios ; safe",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "d6ce3167846c753d6d960af21175e6224bf2be1f0fc2f9524fc5a6056e12",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762192",
        "transactionid" : 861240,
        "title" : "Cache SRAM power control ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614420991829,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 657,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 60,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614420991829,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
        "syscollection" : "default"
      },
      "Title" : "Cache SRAM power control",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-sram-power-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-sram-power-control",
      "Excerpt" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full ... To guarantee the safe and correct handshake process the supported cache enable\\/disable ... Table 2.2.",
      "FirstSentences" : "Cache SRAM power control The RAMPWRUPREQ and RAMPWRUPACK signals are implement a full handshake mechanism. To guarantee the safe and correct handshake process the supported cache enable\\/disable ..."
    }, {
      "title" : "Invalidating SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. Not deterministic behavior. 1 1 Disable cache. ... Enable cache. Invalidating SRAM CoreLink AHB Flash Cache",
      "firstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invalidating SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "XTXV2HW0GNKt6y8y",
        "urihash" : "XTXV2HW0GNKt6y8y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "invalidation ; CG092 ; SRAM resources ; INV ; cache ; bitfield ; configuration settings ; automatically cleared ; transaction failure ; followings conditions",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716618000,
        "permanentid" : "eb8a77facfce615860e31a845ff966b5557a08b51a96d942bbc36269ce19",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b16087621a0",
        "transactionid" : 861240,
        "title" : "Invalidating SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716614000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716614390618342,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 1922,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 1922,
        "sysdate" : 1648716614000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716614390618342,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
        "syscollection" : "default"
      },
      "Title" : "Invalidating SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/operation/invalidating-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/operation/invalidating-sram",
      "Excerpt" : "Check that cache is disabled (SR[1:0]=0). ... 1 0 Caution Not supported. Not deterministic behavior. 1 1 Disable cache. ... Enable cache. Invalidating SRAM CoreLink AHB Flash Cache",
      "FirstSentences" : "Invalidating SRAM This section describes how to invalidate the CG092 SRAMs and resume normal operation. The followings conditions must be fulfilled to successfully invalidate the SRAM: SRAM ..."
    }, {
      "title" : "Cache Line Data SRAM",
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "firstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2362,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "firstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "document_number" : "ddi0569",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4993286",
          "sysurihash" : "GJ4UOnOxa4olSALK",
          "urihash" : "GJ4UOnOxa4olSALK",
          "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "systransactionid" : 861240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491594327000,
          "topparentid" : 4993286,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533688000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716618000,
          "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e909538c8052b1608762174",
          "transactionid" : 861240,
          "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
          "products" : [ "CoreLink AHB Flash Cache" ],
          "date" : 1648716614000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0569:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716614481372626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3983,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716608688,
          "syssize" : 3983,
          "sysdate" : 1648716614000,
          "haslayout" : "1",
          "topparent" : "4993286",
          "label_version" : "r2p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4993286,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
          "wordcount" : 267,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716618000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0569/b/?lang=en",
          "modified" : 1639141179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716614481372626,
          "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
        "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cache Line Data SRAM ",
        "document_number" : "ddi0569",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4993286",
        "sysurihash" : "zFOoY2K0FTLqG5jJ",
        "urihash" : "zFOoY2K0FTLqG5jJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "systransactionid" : 861240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491594327000,
        "topparentid" : 4993286,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533688000,
        "sysconcepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
        "attachmentparentid" : 4993286,
        "parentitem" : "5e909538c8052b1608762174",
        "concepts" : "SRAM interface ; reading ; cycle ; cache ; CG092 ; power ; portion ; RAMCLDxRDATA ; bus RAMCLD1WE ; one-hot code ; external system",
        "documenttype" : "html",
        "isattachment" : "4993286",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716617000,
        "permanentid" : "d12034fc423010a454eeaec44ca8ebd4fac7932f1b9e34fb8e7c6175ead1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e909538c8052b1608762199",
        "transactionid" : 861240,
        "title" : "Cache Line Data SRAM ",
        "products" : [ "CoreLink AHB Flash Cache" ],
        "date" : 1648716613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0569:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716613509136699,
        "sysisattachment" : "4993286",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4993286,
        "size" : 2136,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716608688,
        "syssize" : 2136,
        "sysdate" : 1648716613000,
        "haslayout" : "1",
        "topparent" : "4993286",
        "label_version" : "r2p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4993286,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716617000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
        "modified" : 1639141179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716613509136699,
        "uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
        "syscollection" : "default"
      },
      "Title" : "Cache Line Data SRAM",
      "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/functional-description/interfaces/cache-line-data-sram?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en/functional-description/interfaces/cache-line-data-sram",
      "Excerpt" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM ... The CG092 expects to get the read data on the next rising clock edge after the read ... Table 2.7.",
      "FirstSentences" : "Cache Line Data SRAM The following requirements are made on the external system: SRAM clocks must have the same frequency and same phase as HCLK. The CG092 expects to get the read data on the next ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "document_number" : "ddi0569",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4993286",
      "sysurihash" : "GJ4UOnOxa4olSALK",
      "urihash" : "GJ4UOnOxa4olSALK",
      "sysuri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "systransactionid" : 861240,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1491594327000,
      "topparentid" : 4993286,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533688000,
      "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b68e527a03a85ed22a" ],
      "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716618000,
      "permanentid" : "ee71f6b91f5e7fc2dcb92e07894906723663f0cac63d2b6b12f507292c1d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e909538c8052b1608762174",
      "transactionid" : 861240,
      "title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual ",
      "products" : [ "CoreLink AHB Flash Cache" ],
      "date" : 1648716614000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0569:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716614481372626,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 3983,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716608688,
      "syssize" : 3983,
      "sysdate" : 1648716614000,
      "haslayout" : "1",
      "topparent" : "4993286",
      "label_version" : "r2p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4993286,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink CG092 AHB Flash Cache.",
      "wordcount" : 267,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers", "IP Products|System IP|System Controllers|Cache Controllers|CoreLink AHB Flash Cache" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716618000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0569/b/?lang=en",
      "modified" : 1639141179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716614481372626,
      "uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0569/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0569/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0569/b/en",
    "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... ARM Limited. ... ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual CoreLink AHB Flash ...",
    "FirstSentences" : "ARM CoreLink CG092 AHB Flash Cache Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
  } ]
}