Fitter Place Stage Report for top
Fri May  8 23:45:44 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Non-Global High Fan-Out Signals
  5. Fitter RAM Summary
  6. Fitter DSP Block Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,385 / 427,200      ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 1,385                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,493 / 427,200      ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 474                  ;       ;
;         [b] ALMs used for LUT logic                         ; 759                  ;       ;
;         [c] ALMs used for registers                         ; 180                  ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 80                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 128 / 427,200        ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 20 / 427,200         ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ;       ;
;         [c] Due to LAB input limits                         ; 2                    ;       ;
;         [d] Due to virtual I/Os                             ; 18                   ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 175 / 42,720         ; < 1 % ;
;     -- Logic LABs                                           ; 167                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 8                    ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 2,049                ;       ;
;     -- 7 input functions                                    ; 39                   ;       ;
;     -- 6 input functions                                    ; 431                  ;       ;
;     -- 5 input functions                                    ; 213                  ;       ;
;     -- 4 input functions                                    ; 183                  ;       ;
;     -- <=3 input functions                                  ; 1,183                ;       ;
; Memory ALUT usage                                           ; 56                   ;       ;
;     -- 64-address deep                                      ; 0                    ;       ;
;     -- 32-address deep                                      ; 56                   ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 1,371                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 1,307 / 854,400      ; < 1 % ;
;         -- Secondary logic registers                        ; 64 / 854,400         ; < 1 % ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 1,371                ;       ;
;         -- Routing optimization registers                   ; 0                    ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 36                   ;       ;
; I/O pins                                                    ; 0 / 826              ; 0 %   ;
;     -- Clock pins                                           ; 0 / 43               ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 107              ; 0 %   ;
;                                                             ;                      ;       ;
; Global signals                                              ; 1                    ;       ;
; M20K blocks                                                 ; 42 / 2,713           ; 2 %   ;
; Total MLAB memory bits                                      ; 1,750                ;       ;
; Total block memory bits                                     ; 495,872 / 55,562,240 ; < 1 % ;
; Total block memory implementation bits                      ; 860,160 / 55,562,240 ; 2 %   ;
;                                                             ;                      ;       ;
; Total DSP Blocks                                            ; 1 / 1,518            ; < 1 % ;
;     -- Total Fixed Point DSP Blocks                         ; 1                    ;       ;
;     -- Total Floating Point DSP Blocks                      ; 0                    ;       ;
;                                                             ;                      ;       ;
; IOPLLs                                                      ; 0 / 16               ; 0 %   ;
; FPLLs                                                       ; 0 / 32               ; 0 %   ;
; Global clocks                                               ; 1 / 32               ; 3 %   ;
; Regional clocks                                             ; 0 / 16               ; 0 %   ;
; Periphery clocks                                            ; 0 / 384              ; 0 %   ;
; JTAGs                                                       ; 0 / 1                ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4                ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 48               ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 48               ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 48               ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 48               ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 48               ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 48               ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 16               ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16               ; 0 %   ;
; Maximum fan-out                                             ; 1683                 ;       ;
; Highest non-global fan-out                                  ; 1220                 ;       ;
; Total fan-out                                               ; 16668                ;       ;
; Average fan-out                                             ; 4.42                 ;       ;
+-------------------------------------------------------------+----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node         ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Entity Name           ; Library Name ;
+------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------+-----------------------+--------------+
; |                                  ; 1385.0 (18.3)        ; 1492.0 (0.3)                     ; 126.5 (0.0)                                       ; 19.5 (18.0)                      ; 80.0 (0.0)           ; 2049 (1)            ; 1371 (0)                  ; 0 (0)         ; 495872            ; 42    ; 1          ; 0    ; 36           ; |                                                                  ; top                   ; work         ;
;    |main_inst|                     ; 1366.5 (1241.2)      ; 1491.7 (1365.7)                  ; 126.7 (125.9)                                     ; 1.5 (1.5)                        ; 80.0 (0.0)           ; 2048 (1978)         ; 1371 (1349)               ; 0 (0)         ; 495872            ; 42    ; 1          ; 0    ; 0            ; main_inst                                                          ; main                  ; work         ;
;       |main_entry_dist_i|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_dist_i                                        ; ram_dual_port         ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_dist_i|altsyncram_component                   ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_dist_i|altsyncram_component|auto_generated    ; altsyncram_t4j2       ; work         ;
;       |main_entry_indice_e|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_indice_e                                      ; ram_single_port_intel ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_indice_e|altsyncram_component                 ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_indice_e|altsyncram_component|auto_generated  ; altsyncram_gql1       ; work         ;
;       |main_entry_indice_s|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_indice_s                                      ; ram_single_port_intel ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_indice_s|altsyncram_component                 ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_indice_s|altsyncram_component|auto_generated  ; altsyncram_gql1       ; work         ;
;       |main_entry_m|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 468512            ; 32    ; 0          ; 0    ; 0            ; main_inst|main_entry_m                                             ; ram_dual_port         ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 468512            ; 32    ; 0          ; 0    ; 0            ; main_inst|main_entry_m|altsyncram_component                        ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 468512            ; 32    ; 0          ; 0    ; 0            ; main_inst|main_entry_m|altsyncram_component|auto_generated         ; altsyncram_hej2       ; work         ;
;       |main_entry_parent|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_parent                                        ; ram_single_port_intel ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_parent|altsyncram_component                   ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_parent|altsyncram_component|auto_generated    ; altsyncram_gql1       ; work         ;
;       |main_entry_sptSet_i|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_sptSet_i                                      ; ram_single_port_intel ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_sptSet_i|altsyncram_component                 ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3872              ; 1     ; 0          ; 0    ; 0            ; main_inst|main_entry_sptSet_i|altsyncram_component|auto_generated  ; altsyncram_gql1       ; work         ;
;       |main_entry_vla1506|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4000              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla1506                                       ; ram_dual_port         ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4000              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla1506|altsyncram_component                  ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4000              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla1506|altsyncram_component|auto_generated   ; altsyncram_55j2       ; work         ;
;       |main_entry_vla251507|       ; 48.5 (0.0)           ; 50.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla251507                                     ; ram_single_port_intel ; work         ;
;          |altsyncram_component|    ; 48.5 (0.0)           ; 50.2 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla251507|altsyncram_component                ; altsyncram            ; work         ;
;             |auto_generated|       ; 48.5 (48.5)          ; 50.2 (50.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla251507|altsyncram_component|auto_generated ; altsyncram_kql1       ; work         ;
;       |main_entry_vla252508|       ; 48.1 (0.0)           ; 49.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla252508                                     ; ram_single_port_intel ; work         ;
;          |altsyncram_component|    ; 48.1 (0.0)           ; 49.2 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla252508|altsyncram_component                ; altsyncram            ; work         ;
;             |auto_generated|       ; 48.1 (48.1)          ; 49.2 (49.2)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla252508|altsyncram_component|auto_generated ; altsyncram_kql1       ; work         ;
;       |main_entry_vla505|          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4000              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla505                                        ; ram_dual_port         ; work         ;
;          |altsyncram_component|    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4000              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla505|altsyncram_component                   ; altsyncram            ; work         ;
;             |auto_generated|       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4000              ; 2     ; 0          ; 0    ; 0            ; main_inst|main_entry_vla505|altsyncram_component|auto_generated    ; altsyncram_55j2       ; work         ;
;       |main_grid|                  ; 18.3 (18.3)          ; 18.3 (18.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|main_grid                                                ; rom_dual_port         ; work         ;
;       |mult_0|                     ; 8.3 (0.0)            ; 8.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|mult_0                                                   ; lpm_mult              ; work         ;
;          |mult_core|               ; 8.3 (3.3)            ; 8.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|mult_0|mult_core                                         ; multcore              ; work         ;
;             |padder|               ; 4.2 (0.0)            ; 5.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|mult_0|mult_core|padder                                  ; mpar_add              ; work         ;
;                |adder[0]|          ; 4.2 (0.0)            ; 5.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|mult_0|mult_core|padder|adder[0]                         ; lpm_add_sub           ; work         ;
;                   |auto_generated| ; 4.2 (4.2)            ; 5.0 (5.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; main_inst|mult_0|mult_core|padder|adder[0]|auto_generated          ; add_sub_8d9           ; work         ;
+------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------+
; Non-Global High Fan-Out Signals   ;
+------+---------+------------------+
; Name ; Fan-Out ; Physical Fan-Out ;
+------+---------+------------------+
; ~GND ; 1220    ; 1148             ;
+------+---------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                          ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; main_inst|main_entry_dist_i|altsyncram_component|auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; Single Clock ; 121          ; 32           ; 121          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 3872   ; 121                         ; 32                          ; 121                         ; 32                          ; 3872                ; 2           ; 0          ; None ; M20K_X150_Y96_N0, M20K_X150_Y95_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; main_inst|main_entry_indice_e|altsyncram_component|auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; Single Clock ; 121          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3872   ; 121                         ; 32                          ; --                          ; --                          ; 3872                ; 1           ; 0          ; None ; M20K_X150_Y103_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; main_inst|main_entry_indice_s|altsyncram_component|auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; Single Clock ; 121          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3872   ; 121                         ; 32                          ; --                          ; --                          ; 3872                ; 1           ; 0          ; None ; M20K_X150_Y102_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; main_inst|main_entry_m|altsyncram_component|auto_generated|ALTSYNCRAM         ; AUTO ; True Dual Port ; Single Clock ; 14641        ; 32           ; 14641        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 468512 ; 14641                       ; 32                          ; 14641                       ; 32                          ; 468512              ; 32          ; 0          ; None ; M20K_X134_Y88_N0, M20K_X150_Y100_N0, M20K_X134_Y106_N0, M20K_X134_Y90_N0, M20K_X134_Y100_N0, M20K_X134_Y94_N0, M20K_X134_Y104_N0, M20K_X150_Y99_N0, M20K_X134_Y113_N0, M20K_X134_Y102_N0, M20K_X134_Y110_N0, M20K_X150_Y98_N0, M20K_X134_Y105_N0, M20K_X134_Y101_N0, M20K_X134_Y109_N0, M20K_X134_Y99_N0, M20K_X134_Y92_N0, M20K_X150_Y97_N0, M20K_X134_Y91_N0, M20K_X134_Y97_N0, M20K_X134_Y93_N0, M20K_X134_Y96_N0, M20K_X134_Y112_N0, M20K_X134_Y107_N0, M20K_X134_Y95_N0, M20K_X134_Y87_N0, M20K_X134_Y103_N0, M20K_X150_Y101_N0, M20K_X134_Y108_N0, M20K_X134_Y89_N0, M20K_X134_Y98_N0, M20K_X134_Y111_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; main_inst|main_entry_parent|altsyncram_component|auto_generated|ALTSYNCRAM    ; AUTO ; Single Port    ; Single Clock ; 121          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3872   ; 121                         ; 32                          ; --                          ; --                          ; 3872                ; 1           ; 0          ; None ; M20K_X150_Y94_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; main_inst|main_entry_sptSet_i|altsyncram_component|auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; Single Clock ; 121          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3872   ; 121                         ; 32                          ; --                          ; --                          ; 3872                ; 1           ; 0          ; None ; M20K_X150_Y93_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                   ;
; main_inst|main_entry_vla1506|altsyncram_component|auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; Single Clock ; 125          ; 32           ; 125          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4000   ; 125                         ; 32                          ; 125                         ; 32                          ; 4000                ; 2           ; 0          ; None ; M20K_X150_Y90_N0, M20K_X150_Y92_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
; main_inst|main_entry_vla251507|altsyncram_component|auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; Single Clock ; 125          ; 32           ; 125          ; 32           ; yes                    ; no                      ; no                     ; no                      ; 4000   ; 125                         ; 7                           ; 125                         ; 7                           ; 875                 ; 0           ; 28         ; None ; LAB_X152_Y91_N0, LAB_X152_Y90_N0, LAB_X148_Y91_N0, LAB_X148_Y90_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                      ;                 ;                 ;          ;                        ;                       ;
; main_inst|main_entry_vla252508|altsyncram_component|auto_generated|ALTSYNCRAM ; AUTO ; Single Port    ; Single Clock ; 125          ; 32           ; 125          ; 32           ; yes                    ; no                      ; no                     ; no                      ; 4000   ; 125                         ; 7                           ; 125                         ; 7                           ; 875                 ; 0           ; 28         ; None ; LAB_X154_Y92_N0, LAB_X152_Y93_N0, LAB_X154_Y93_N0, LAB_X152_Y92_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;                      ;                 ;                 ;          ;                        ;                       ;
; main_inst|main_entry_vla505|altsyncram_component|auto_generated|ALTSYNCRAM    ; AUTO ; True Dual Port ; Single Clock ; 125          ; 32           ; 125          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 4000   ; 125                         ; 32                          ; 125                         ; 32                          ; 4000                ; 2           ; 0          ; None ; M20K_X150_Y89_N0, M20K_X150_Y91_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode ;
+-------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


