

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_67_1131'
================================================================
* Date:           Tue Jan 28 03:39:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_67_11  |       28|       28|         2|          1|          1|    28|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn.cpp:67]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv65 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 112, i8 %indvars_iv65"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln67 = store i5 0, i5 %i" [cnn.cpp:67]   --->   Operation 8 'store' 'store_ln67' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_68_12.2"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [cnn.cpp:67]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.82ns)   --->   "%icmp_ln67 = icmp_eq  i5 %i_1, i5 28" [cnn.cpp:67]   --->   Operation 11 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.82ns)   --->   "%add_ln67 = add i5 %i_1, i5 1" [cnn.cpp:67]   --->   Operation 12 'add' 'add_ln67' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %VITIS_LOOP_68_12.2.split, void %VITIS_LOOP_80_14.exitStub" [cnn.cpp:67]   --->   Operation 13 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %i_1" [cnn.cpp:67]   --->   Operation 14 'zext' 'zext_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_conv_2_addr = getelementptr i15 %output_conv_2, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 15 'getelementptr' 'output_conv_2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_conv_2_1_addr = getelementptr i15 %output_conv_2_1, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 16 'getelementptr' 'output_conv_2_1_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_conv_2_2_addr = getelementptr i15 %output_conv_2_2, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 17 'getelementptr' 'output_conv_2_2_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_conv_2_3_addr = getelementptr i15 %output_conv_2_3, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 18 'getelementptr' 'output_conv_2_3_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%output_conv_2_4_addr = getelementptr i15 %output_conv_2_4, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 19 'getelementptr' 'output_conv_2_4_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_conv_2_5_addr = getelementptr i15 %output_conv_2_5, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 20 'getelementptr' 'output_conv_2_5_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_conv_2_6_addr = getelementptr i15 %output_conv_2_6, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 21 'getelementptr' 'output_conv_2_6_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_conv_2_7_addr = getelementptr i15 %output_conv_2_7, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 22 'getelementptr' 'output_conv_2_7_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_conv_2_8_addr = getelementptr i15 %output_conv_2_8, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 23 'getelementptr' 'output_conv_2_8_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_conv_2_9_addr = getelementptr i15 %output_conv_2_9, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 24 'getelementptr' 'output_conv_2_9_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_conv_2_10_addr = getelementptr i15 %output_conv_2_10, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 25 'getelementptr' 'output_conv_2_10_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_conv_2_11_addr = getelementptr i15 %output_conv_2_11, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 26 'getelementptr' 'output_conv_2_11_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_conv_2_12_addr = getelementptr i15 %output_conv_2_12, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 27 'getelementptr' 'output_conv_2_12_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_conv_2_13_addr = getelementptr i15 %output_conv_2_13, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 28 'getelementptr' 'output_conv_2_13_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_conv_2_14_addr = getelementptr i15 %output_conv_2_14, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 29 'getelementptr' 'output_conv_2_14_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_conv_2_15_addr = getelementptr i15 %output_conv_2_15, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 30 'getelementptr' 'output_conv_2_15_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_conv_2_16_addr = getelementptr i15 %output_conv_2_16, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 31 'getelementptr' 'output_conv_2_16_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_conv_2_17_addr = getelementptr i15 %output_conv_2_17, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 32 'getelementptr' 'output_conv_2_17_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_conv_2_18_addr = getelementptr i15 %output_conv_2_18, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 33 'getelementptr' 'output_conv_2_18_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_conv_2_19_addr = getelementptr i15 %output_conv_2_19, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 34 'getelementptr' 'output_conv_2_19_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_conv_2_20_addr = getelementptr i15 %output_conv_2_20, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 35 'getelementptr' 'output_conv_2_20_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_conv_2_21_addr = getelementptr i15 %output_conv_2_21, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 36 'getelementptr' 'output_conv_2_21_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_conv_2_22_addr = getelementptr i15 %output_conv_2_22, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 37 'getelementptr' 'output_conv_2_22_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_conv_2_23_addr = getelementptr i15 %output_conv_2_23, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 38 'getelementptr' 'output_conv_2_23_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_conv_2_24_addr = getelementptr i15 %output_conv_2_24, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 39 'getelementptr' 'output_conv_2_24_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_conv_2_25_addr = getelementptr i15 %output_conv_2_25, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 40 'getelementptr' 'output_conv_2_25_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_conv_2_26_addr = getelementptr i15 %output_conv_2_26, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 41 'getelementptr' 'output_conv_2_26_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_conv_2_27_addr = getelementptr i15 %output_conv_2_27, i64 0, i64 %zext_ln67" [cnn.cpp:70]   --->   Operation 42 'getelementptr' 'output_conv_2_27_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.73ns)   --->   "%output_conv_2_load = load i5 %output_conv_2_addr" [cnn.cpp:70]   --->   Operation 43 'load' 'output_conv_2_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 44 [2/2] (0.73ns)   --->   "%output_conv_2_1_load = load i5 %output_conv_2_1_addr" [cnn.cpp:70]   --->   Operation 44 'load' 'output_conv_2_1_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 45 [2/2] (0.73ns)   --->   "%output_conv_2_2_load = load i5 %output_conv_2_2_addr" [cnn.cpp:70]   --->   Operation 45 'load' 'output_conv_2_2_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 46 [2/2] (0.73ns)   --->   "%output_conv_2_3_load = load i5 %output_conv_2_3_addr" [cnn.cpp:70]   --->   Operation 46 'load' 'output_conv_2_3_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 47 [2/2] (0.73ns)   --->   "%output_conv_2_4_load = load i5 %output_conv_2_4_addr" [cnn.cpp:70]   --->   Operation 47 'load' 'output_conv_2_4_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 48 [2/2] (0.73ns)   --->   "%output_conv_2_5_load = load i5 %output_conv_2_5_addr" [cnn.cpp:70]   --->   Operation 48 'load' 'output_conv_2_5_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 49 [2/2] (0.73ns)   --->   "%output_conv_2_6_load = load i5 %output_conv_2_6_addr" [cnn.cpp:70]   --->   Operation 49 'load' 'output_conv_2_6_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 50 [2/2] (0.73ns)   --->   "%output_conv_2_7_load = load i5 %output_conv_2_7_addr" [cnn.cpp:70]   --->   Operation 50 'load' 'output_conv_2_7_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 51 [2/2] (0.73ns)   --->   "%output_conv_2_8_load = load i5 %output_conv_2_8_addr" [cnn.cpp:70]   --->   Operation 51 'load' 'output_conv_2_8_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 52 [2/2] (0.73ns)   --->   "%output_conv_2_9_load = load i5 %output_conv_2_9_addr" [cnn.cpp:70]   --->   Operation 52 'load' 'output_conv_2_9_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 53 [2/2] (0.73ns)   --->   "%output_conv_2_10_load = load i5 %output_conv_2_10_addr" [cnn.cpp:70]   --->   Operation 53 'load' 'output_conv_2_10_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 54 [2/2] (0.73ns)   --->   "%output_conv_2_11_load = load i5 %output_conv_2_11_addr" [cnn.cpp:70]   --->   Operation 54 'load' 'output_conv_2_11_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 55 [2/2] (0.73ns)   --->   "%output_conv_2_12_load = load i5 %output_conv_2_12_addr" [cnn.cpp:70]   --->   Operation 55 'load' 'output_conv_2_12_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 56 [2/2] (0.73ns)   --->   "%output_conv_2_13_load = load i5 %output_conv_2_13_addr" [cnn.cpp:70]   --->   Operation 56 'load' 'output_conv_2_13_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 57 [2/2] (0.73ns)   --->   "%output_conv_2_14_load = load i5 %output_conv_2_14_addr" [cnn.cpp:70]   --->   Operation 57 'load' 'output_conv_2_14_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 58 [2/2] (0.73ns)   --->   "%output_conv_2_15_load = load i5 %output_conv_2_15_addr" [cnn.cpp:70]   --->   Operation 58 'load' 'output_conv_2_15_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 59 [2/2] (0.73ns)   --->   "%output_conv_2_16_load = load i5 %output_conv_2_16_addr" [cnn.cpp:70]   --->   Operation 59 'load' 'output_conv_2_16_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 60 [2/2] (0.73ns)   --->   "%output_conv_2_17_load = load i5 %output_conv_2_17_addr" [cnn.cpp:70]   --->   Operation 60 'load' 'output_conv_2_17_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 61 [2/2] (0.73ns)   --->   "%output_conv_2_18_load = load i5 %output_conv_2_18_addr" [cnn.cpp:70]   --->   Operation 61 'load' 'output_conv_2_18_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 62 [2/2] (0.73ns)   --->   "%output_conv_2_19_load = load i5 %output_conv_2_19_addr" [cnn.cpp:70]   --->   Operation 62 'load' 'output_conv_2_19_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 63 [2/2] (0.73ns)   --->   "%output_conv_2_20_load = load i5 %output_conv_2_20_addr" [cnn.cpp:70]   --->   Operation 63 'load' 'output_conv_2_20_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 64 [2/2] (0.73ns)   --->   "%output_conv_2_21_load = load i5 %output_conv_2_21_addr" [cnn.cpp:70]   --->   Operation 64 'load' 'output_conv_2_21_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 65 [2/2] (0.73ns)   --->   "%output_conv_2_22_load = load i5 %output_conv_2_22_addr" [cnn.cpp:70]   --->   Operation 65 'load' 'output_conv_2_22_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 66 [2/2] (0.73ns)   --->   "%output_conv_2_23_load = load i5 %output_conv_2_23_addr" [cnn.cpp:70]   --->   Operation 66 'load' 'output_conv_2_23_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 67 [2/2] (0.73ns)   --->   "%output_conv_2_24_load = load i5 %output_conv_2_24_addr" [cnn.cpp:70]   --->   Operation 67 'load' 'output_conv_2_24_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 68 [2/2] (0.73ns)   --->   "%output_conv_2_25_load = load i5 %output_conv_2_25_addr" [cnn.cpp:70]   --->   Operation 68 'load' 'output_conv_2_25_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 69 [2/2] (0.73ns)   --->   "%output_conv_2_26_load = load i5 %output_conv_2_26_addr" [cnn.cpp:70]   --->   Operation 69 'load' 'output_conv_2_26_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 70 [2/2] (0.73ns)   --->   "%output_conv_2_27_load = load i5 %output_conv_2_27_addr" [cnn.cpp:70]   --->   Operation 70 'load' 'output_conv_2_27_load' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_1 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln67 = store i5 %add_ln67, i5 %i" [cnn.cpp:67]   --->   Operation 71 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.46>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 166 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%indvars_iv65_load = load i8 %indvars_iv65" [cnn.cpp:67]   --->   Operation 72 'load' 'indvars_iv65_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cnn.cpp:64]   --->   Operation 73 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28" [cnn.cpp:64]   --->   Operation 74 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [cnn.cpp:67]   --->   Operation 75 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %indvars_iv65_load" [cnn.cpp:64]   --->   Operation 76 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%flattened_output_addr = getelementptr i15 %flattened_output, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 77 'getelementptr' 'flattened_output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/2] (0.73ns)   --->   "%output_conv_2_load = load i5 %output_conv_2_addr" [cnn.cpp:70]   --->   Operation 78 'load' 'output_conv_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%flattened_output_1_addr = getelementptr i15 %flattened_output_1, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 79 'getelementptr' 'flattened_output_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%flattened_output_2_addr = getelementptr i15 %flattened_output_2, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 80 'getelementptr' 'flattened_output_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%flattened_output_3_addr = getelementptr i15 %flattened_output_3, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 81 'getelementptr' 'flattened_output_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%flattened_output_4_addr = getelementptr i15 %flattened_output_4, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 82 'getelementptr' 'flattened_output_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%flattened_output_5_addr = getelementptr i15 %flattened_output_5, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 83 'getelementptr' 'flattened_output_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%flattened_output_6_addr = getelementptr i15 %flattened_output_6, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 84 'getelementptr' 'flattened_output_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%flattened_output_7_addr = getelementptr i15 %flattened_output_7, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 85 'getelementptr' 'flattened_output_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%flattened_output_8_addr = getelementptr i15 %flattened_output_8, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 86 'getelementptr' 'flattened_output_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%flattened_output_9_addr = getelementptr i15 %flattened_output_9, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 87 'getelementptr' 'flattened_output_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%flattened_output_10_addr = getelementptr i15 %flattened_output_10, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 88 'getelementptr' 'flattened_output_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%flattened_output_11_addr = getelementptr i15 %flattened_output_11, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 89 'getelementptr' 'flattened_output_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%flattened_output_12_addr = getelementptr i15 %flattened_output_12, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 90 'getelementptr' 'flattened_output_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln70 = or i8 %indvars_iv65_load, i8 1" [cnn.cpp:70]   --->   Operation 91 'or' 'or_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i8 %or_ln70" [cnn.cpp:70]   --->   Operation 92 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%flattened_output_13_addr = getelementptr i15 %flattened_output_13, i64 0, i64 %zext_ln64" [cnn.cpp:70]   --->   Operation 93 'getelementptr' 'flattened_output_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%flattened_output_addr_1 = getelementptr i15 %flattened_output, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 94 'getelementptr' 'flattened_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%flattened_output_1_addr_1 = getelementptr i15 %flattened_output_1, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 95 'getelementptr' 'flattened_output_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%flattened_output_2_addr_1 = getelementptr i15 %flattened_output_2, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 96 'getelementptr' 'flattened_output_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%flattened_output_3_addr_1 = getelementptr i15 %flattened_output_3, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 97 'getelementptr' 'flattened_output_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%flattened_output_4_addr_1 = getelementptr i15 %flattened_output_4, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 98 'getelementptr' 'flattened_output_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%flattened_output_5_addr_1 = getelementptr i15 %flattened_output_5, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 99 'getelementptr' 'flattened_output_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%flattened_output_6_addr_1 = getelementptr i15 %flattened_output_6, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 100 'getelementptr' 'flattened_output_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%flattened_output_7_addr_1 = getelementptr i15 %flattened_output_7, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 101 'getelementptr' 'flattened_output_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%flattened_output_8_addr_1 = getelementptr i15 %flattened_output_8, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 102 'getelementptr' 'flattened_output_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%flattened_output_9_addr_1 = getelementptr i15 %flattened_output_9, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 103 'getelementptr' 'flattened_output_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%flattened_output_10_addr_1 = getelementptr i15 %flattened_output_10, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 104 'getelementptr' 'flattened_output_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%flattened_output_11_addr_1 = getelementptr i15 %flattened_output_11, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 105 'getelementptr' 'flattened_output_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%flattened_output_12_addr_1 = getelementptr i15 %flattened_output_12, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 106 'getelementptr' 'flattened_output_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%flattened_output_13_addr_1 = getelementptr i15 %flattened_output_13, i64 0, i64 %zext_ln70" [cnn.cpp:70]   --->   Operation 107 'getelementptr' 'flattened_output_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] (0.73ns)   --->   "%output_conv_2_1_load = load i5 %output_conv_2_1_addr" [cnn.cpp:70]   --->   Operation 108 'load' 'output_conv_2_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 109 [1/2] (0.73ns)   --->   "%output_conv_2_2_load = load i5 %output_conv_2_2_addr" [cnn.cpp:70]   --->   Operation 109 'load' 'output_conv_2_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 110 [1/2] (0.73ns)   --->   "%output_conv_2_3_load = load i5 %output_conv_2_3_addr" [cnn.cpp:70]   --->   Operation 110 'load' 'output_conv_2_3_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 111 [1/2] (0.73ns)   --->   "%output_conv_2_4_load = load i5 %output_conv_2_4_addr" [cnn.cpp:70]   --->   Operation 111 'load' 'output_conv_2_4_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 112 [1/2] (0.73ns)   --->   "%output_conv_2_5_load = load i5 %output_conv_2_5_addr" [cnn.cpp:70]   --->   Operation 112 'load' 'output_conv_2_5_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 113 [1/2] (0.73ns)   --->   "%output_conv_2_6_load = load i5 %output_conv_2_6_addr" [cnn.cpp:70]   --->   Operation 113 'load' 'output_conv_2_6_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 114 [1/2] (0.73ns)   --->   "%output_conv_2_7_load = load i5 %output_conv_2_7_addr" [cnn.cpp:70]   --->   Operation 114 'load' 'output_conv_2_7_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 115 [1/2] (0.73ns)   --->   "%output_conv_2_8_load = load i5 %output_conv_2_8_addr" [cnn.cpp:70]   --->   Operation 115 'load' 'output_conv_2_8_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 116 [1/2] (0.73ns)   --->   "%output_conv_2_9_load = load i5 %output_conv_2_9_addr" [cnn.cpp:70]   --->   Operation 116 'load' 'output_conv_2_9_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 117 [1/2] (0.73ns)   --->   "%output_conv_2_10_load = load i5 %output_conv_2_10_addr" [cnn.cpp:70]   --->   Operation 117 'load' 'output_conv_2_10_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 118 [1/2] (0.73ns)   --->   "%output_conv_2_11_load = load i5 %output_conv_2_11_addr" [cnn.cpp:70]   --->   Operation 118 'load' 'output_conv_2_11_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 119 [1/2] (0.73ns)   --->   "%output_conv_2_12_load = load i5 %output_conv_2_12_addr" [cnn.cpp:70]   --->   Operation 119 'load' 'output_conv_2_12_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 120 [1/2] (0.73ns)   --->   "%output_conv_2_13_load = load i5 %output_conv_2_13_addr" [cnn.cpp:70]   --->   Operation 120 'load' 'output_conv_2_13_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 121 [1/2] (0.73ns)   --->   "%output_conv_2_14_load = load i5 %output_conv_2_14_addr" [cnn.cpp:70]   --->   Operation 121 'load' 'output_conv_2_14_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 122 [1/2] (0.73ns)   --->   "%output_conv_2_15_load = load i5 %output_conv_2_15_addr" [cnn.cpp:70]   --->   Operation 122 'load' 'output_conv_2_15_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 123 [1/2] (0.73ns)   --->   "%output_conv_2_16_load = load i5 %output_conv_2_16_addr" [cnn.cpp:70]   --->   Operation 123 'load' 'output_conv_2_16_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 124 [1/2] (0.73ns)   --->   "%output_conv_2_17_load = load i5 %output_conv_2_17_addr" [cnn.cpp:70]   --->   Operation 124 'load' 'output_conv_2_17_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 125 [1/2] (0.73ns)   --->   "%output_conv_2_18_load = load i5 %output_conv_2_18_addr" [cnn.cpp:70]   --->   Operation 125 'load' 'output_conv_2_18_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 126 [1/2] (0.73ns)   --->   "%output_conv_2_19_load = load i5 %output_conv_2_19_addr" [cnn.cpp:70]   --->   Operation 126 'load' 'output_conv_2_19_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 127 [1/2] (0.73ns)   --->   "%output_conv_2_20_load = load i5 %output_conv_2_20_addr" [cnn.cpp:70]   --->   Operation 127 'load' 'output_conv_2_20_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 128 [1/2] (0.73ns)   --->   "%output_conv_2_21_load = load i5 %output_conv_2_21_addr" [cnn.cpp:70]   --->   Operation 128 'load' 'output_conv_2_21_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 129 [1/2] (0.73ns)   --->   "%output_conv_2_22_load = load i5 %output_conv_2_22_addr" [cnn.cpp:70]   --->   Operation 129 'load' 'output_conv_2_22_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 130 [1/2] (0.73ns)   --->   "%output_conv_2_23_load = load i5 %output_conv_2_23_addr" [cnn.cpp:70]   --->   Operation 130 'load' 'output_conv_2_23_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 131 [1/2] (0.73ns)   --->   "%output_conv_2_24_load = load i5 %output_conv_2_24_addr" [cnn.cpp:70]   --->   Operation 131 'load' 'output_conv_2_24_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 132 [1/2] (0.73ns)   --->   "%output_conv_2_25_load = load i5 %output_conv_2_25_addr" [cnn.cpp:70]   --->   Operation 132 'load' 'output_conv_2_25_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 133 [1/2] (0.73ns)   --->   "%output_conv_2_26_load = load i5 %output_conv_2_26_addr" [cnn.cpp:70]   --->   Operation 133 'load' 'output_conv_2_26_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 134 [1/2] (0.73ns)   --->   "%output_conv_2_27_load = load i5 %output_conv_2_27_addr" [cnn.cpp:70]   --->   Operation 134 'load' 'output_conv_2_27_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 28> <RAM>
ST_2 : Operation 135 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_load, i8 %flattened_output_addr" [cnn.cpp:70]   --->   Operation 135 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 136 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_1_load, i8 %flattened_output_1_addr" [cnn.cpp:70]   --->   Operation 136 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 137 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_2_load, i8 %flattened_output_2_addr" [cnn.cpp:70]   --->   Operation 137 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 138 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_3_load, i8 %flattened_output_3_addr" [cnn.cpp:70]   --->   Operation 138 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_4_load, i8 %flattened_output_4_addr" [cnn.cpp:70]   --->   Operation 139 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 140 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_5_load, i8 %flattened_output_5_addr" [cnn.cpp:70]   --->   Operation 140 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 141 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_6_load, i8 %flattened_output_6_addr" [cnn.cpp:70]   --->   Operation 141 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 142 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_7_load, i8 %flattened_output_7_addr" [cnn.cpp:70]   --->   Operation 142 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 143 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_8_load, i8 %flattened_output_8_addr" [cnn.cpp:70]   --->   Operation 143 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 144 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_9_load, i8 %flattened_output_9_addr" [cnn.cpp:70]   --->   Operation 144 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 145 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_10_load, i8 %flattened_output_10_addr" [cnn.cpp:70]   --->   Operation 145 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 146 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_11_load, i8 %flattened_output_11_addr" [cnn.cpp:70]   --->   Operation 146 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 147 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_12_load, i8 %flattened_output_12_addr" [cnn.cpp:70]   --->   Operation 147 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 148 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_13_load, i8 %flattened_output_13_addr" [cnn.cpp:70]   --->   Operation 148 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 149 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_14_load, i8 %flattened_output_addr_1" [cnn.cpp:70]   --->   Operation 149 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 150 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_15_load, i8 %flattened_output_1_addr_1" [cnn.cpp:70]   --->   Operation 150 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 151 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_16_load, i8 %flattened_output_2_addr_1" [cnn.cpp:70]   --->   Operation 151 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 152 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_17_load, i8 %flattened_output_3_addr_1" [cnn.cpp:70]   --->   Operation 152 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 153 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_18_load, i8 %flattened_output_4_addr_1" [cnn.cpp:70]   --->   Operation 153 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 154 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_19_load, i8 %flattened_output_5_addr_1" [cnn.cpp:70]   --->   Operation 154 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 155 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_20_load, i8 %flattened_output_6_addr_1" [cnn.cpp:70]   --->   Operation 155 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 156 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_21_load, i8 %flattened_output_7_addr_1" [cnn.cpp:70]   --->   Operation 156 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 157 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_22_load, i8 %flattened_output_8_addr_1" [cnn.cpp:70]   --->   Operation 157 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 158 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_23_load, i8 %flattened_output_9_addr_1" [cnn.cpp:70]   --->   Operation 158 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 159 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_24_load, i8 %flattened_output_10_addr_1" [cnn.cpp:70]   --->   Operation 159 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 160 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_25_load, i8 %flattened_output_11_addr_1" [cnn.cpp:70]   --->   Operation 160 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 161 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_26_load, i8 %flattened_output_12_addr_1" [cnn.cpp:70]   --->   Operation 161 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 162 [1/1] (1.29ns)   --->   "%store_ln70 = store i15 %output_conv_2_27_load, i8 %flattened_output_13_addr_1" [cnn.cpp:70]   --->   Operation 162 'store' 'store_ln70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 163 [1/1] (0.87ns)   --->   "%add_ln67_1 = add i8 %indvars_iv65_load, i8 2" [cnn.cpp:67]   --->   Operation 163 'add' 'add_ln67_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.46ns)   --->   "%store_ln67 = store i8 %add_ln67_1, i8 %indvars_iv65" [cnn.cpp:67]   --->   Operation 164 'store' 'store_ln67' <Predicate = true> <Delay = 0.46>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln67 = br void %VITIS_LOOP_68_12.2" [cnn.cpp:67]   --->   Operation 165 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.744ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln67', cnn.cpp:67) of constant 0 on local variable 'i', cnn.cpp:67 [46]  (0.460 ns)
	'load' operation 5 bit ('i', cnn.cpp:67) on local variable 'i', cnn.cpp:67 [49]  (0.000 ns)
	'add' operation 5 bit ('add_ln67', cnn.cpp:67) [51]  (0.825 ns)
	'store' operation 0 bit ('store_ln67', cnn.cpp:67) of variable 'add_ln67', cnn.cpp:67 on local variable 'i', cnn.cpp:67 [176]  (0.460 ns)

 <State 2>: 2.027ns
The critical path consists of the following:
	'load' operation 15 bit ('output_conv_2_load', cnn.cpp:70) on array 'output_conv_2' [89]  (0.730 ns)
	'store' operation 0 bit ('store_ln70', cnn.cpp:70) of variable 'output_conv_2_load', cnn.cpp:70 on array 'flattened_output' [146]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
