// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_check_out_multiplexer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        pt_portCheckUsed_rsp_fifo_V_dout,
        pt_portCheckUsed_rsp_fifo_V_empty_n,
        pt_portCheckUsed_rsp_fifo_V_read,
        pt_portCheckListening_rsp_fifo_dout,
        pt_portCheckListening_rsp_fifo_empty_n,
        pt_portCheckListening_rsp_fifo_read,
        pt_dstFifo_V_dout,
        pt_dstFifo_V_empty_n,
        pt_dstFifo_V_read,
        portTable2rxEng_check_rsp_V_din,
        portTable2rxEng_check_rsp_V_full_n,
        portTable2rxEng_check_rsp_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [0:0] pt_portCheckUsed_rsp_fifo_V_dout;
input   pt_portCheckUsed_rsp_fifo_V_empty_n;
output   pt_portCheckUsed_rsp_fifo_V_read;
input  [0:0] pt_portCheckListening_rsp_fifo_dout;
input   pt_portCheckListening_rsp_fifo_empty_n;
output   pt_portCheckListening_rsp_fifo_read;
input  [0:0] pt_dstFifo_V_dout;
input   pt_dstFifo_V_empty_n;
output   pt_dstFifo_V_read;
output  [0:0] portTable2rxEng_check_rsp_V_din;
input   portTable2rxEng_check_rsp_V_full_n;
output   portTable2rxEng_check_rsp_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg pt_portCheckUsed_rsp_fifo_V_read;
reg pt_portCheckListening_rsp_fifo_read;
reg pt_dstFifo_V_read;
reg[0:0] portTable2rxEng_check_rsp_V_din;
reg portTable2rxEng_check_rsp_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [0:0] tmp_21_nbreadreq_fu_54_p3;
wire   [0:0] tmp_nbreadreq_fu_68_p3;
wire   [0:0] tmp_20_nbreadreq_fu_82_p3;
reg    ap_sig_bdd_79;
reg   [1:0] cm_fsmState_load_reg_128;
reg   [0:0] tmp_21_reg_132;
reg   [0:0] tmp_reg_141;
reg    ap_sig_bdd_100;
reg   [1:0] cm_fsmState = 2'b00;
reg   [0:0] tmp_30_reg_136;
reg   [0:0] tmp_29_reg_145;
wire   [1:0] storemerge_fu_114_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_92;
reg    ap_sig_bdd_98;
reg    ap_sig_bdd_129;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cm_fsmState == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_82_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cm_fsmState <= storemerge_fu_114_p3;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cm_fsmState == ap_const_lv2_2) & ~(tmp_21_nbreadreq_fu_54_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cm_fsmState == ap_const_lv2_1) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_68_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        cm_fsmState <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cm_fsmState_load_reg_128 <= cm_fsmState;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cm_fsmState == ap_const_lv2_2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_21_reg_132 <= tmp_21_nbreadreq_fu_54_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cm_fsmState == ap_const_lv2_1) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_68_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_29_reg_145 <= pt_portCheckListening_rsp_fifo_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cm_fsmState == ap_const_lv2_2) & ~(tmp_21_nbreadreq_fu_54_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_30_reg_136 <= pt_portCheckUsed_rsp_fifo_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cm_fsmState == ap_const_lv2_1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_141 <= tmp_nbreadreq_fu_68_p3;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_79 or ap_sig_bdd_100)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_79 or ap_sig_bdd_100)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// portTable2rxEng_check_rsp_V_din assign process. ///
always @ (tmp_30_reg_136 or tmp_29_reg_145 or ap_sig_bdd_92 or ap_sig_bdd_98 or ap_sig_bdd_129)
begin
    if (ap_sig_bdd_129) begin
        if (ap_sig_bdd_98) begin
            portTable2rxEng_check_rsp_V_din = tmp_29_reg_145;
        end else if (ap_sig_bdd_92) begin
            portTable2rxEng_check_rsp_V_din = tmp_30_reg_136;
        end else begin
            portTable2rxEng_check_rsp_V_din = 'bx;
        end
    end else begin
        portTable2rxEng_check_rsp_V_din = 'bx;
    end
end

/// portTable2rxEng_check_rsp_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_79 or cm_fsmState_load_reg_128 or tmp_21_reg_132 or tmp_reg_141 or ap_sig_bdd_100)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_2 == cm_fsmState_load_reg_128) & ~(ap_const_lv1_0 == tmp_21_reg_132) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv2_1 == cm_fsmState_load_reg_128) & ~(ap_const_lv1_0 == tmp_reg_141) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        portTable2rxEng_check_rsp_V_write = ap_const_logic_1;
    end else begin
        portTable2rxEng_check_rsp_V_write = ap_const_logic_0;
    end
end

/// pt_dstFifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_20_nbreadreq_fu_82_p3 or ap_sig_bdd_79 or ap_sig_bdd_100 or cm_fsmState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cm_fsmState == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_82_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        pt_dstFifo_V_read = ap_const_logic_1;
    end else begin
        pt_dstFifo_V_read = ap_const_logic_0;
    end
end

/// pt_portCheckListening_rsp_fifo_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_68_p3 or ap_sig_bdd_79 or ap_sig_bdd_100 or cm_fsmState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cm_fsmState == ap_const_lv2_1) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_68_p3) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        pt_portCheckListening_rsp_fifo_read = ap_const_logic_1;
    end else begin
        pt_portCheckListening_rsp_fifo_read = ap_const_logic_0;
    end
end

/// pt_portCheckUsed_rsp_fifo_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_21_nbreadreq_fu_54_p3 or ap_sig_bdd_79 or ap_sig_bdd_100 or cm_fsmState)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cm_fsmState == ap_const_lv2_2) & ~(tmp_21_nbreadreq_fu_54_p3 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        pt_portCheckUsed_rsp_fifo_V_read = ap_const_logic_1;
    end else begin
        pt_portCheckUsed_rsp_fifo_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_79 or ap_sig_bdd_100 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_100 assign process. ///
always @ (portTable2rxEng_check_rsp_V_full_n or cm_fsmState_load_reg_128 or tmp_21_reg_132 or tmp_reg_141)
begin
    ap_sig_bdd_100 = (((portTable2rxEng_check_rsp_V_full_n == ap_const_logic_0) & (ap_const_lv2_2 == cm_fsmState_load_reg_128) & ~(ap_const_lv1_0 == tmp_21_reg_132)) | ((portTable2rxEng_check_rsp_V_full_n == ap_const_logic_0) & (ap_const_lv2_1 == cm_fsmState_load_reg_128) & ~(ap_const_lv1_0 == tmp_reg_141)));
end

/// ap_sig_bdd_129 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_79 or ap_sig_bdd_100)
begin
    ap_sig_bdd_129 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_79) | (ap_sig_bdd_100 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_79 assign process. ///
always @ (ap_start or ap_done_reg or pt_portCheckUsed_rsp_fifo_V_empty_n or tmp_21_nbreadreq_fu_54_p3 or pt_portCheckListening_rsp_fifo_empty_n or tmp_nbreadreq_fu_68_p3 or pt_dstFifo_V_empty_n or tmp_20_nbreadreq_fu_82_p3 or cm_fsmState)
begin
    ap_sig_bdd_79 = (((pt_portCheckUsed_rsp_fifo_V_empty_n == ap_const_logic_0) & (cm_fsmState == ap_const_lv2_2) & ~(tmp_21_nbreadreq_fu_54_p3 == ap_const_lv1_0)) | ((pt_portCheckListening_rsp_fifo_empty_n == ap_const_logic_0) & (cm_fsmState == ap_const_lv2_1) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_68_p3)) | ((pt_dstFifo_V_empty_n == ap_const_logic_0) & (cm_fsmState == ap_const_lv2_0) & ~(ap_const_lv1_0 == tmp_20_nbreadreq_fu_82_p3)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_92 assign process. ///
always @ (cm_fsmState_load_reg_128 or tmp_21_reg_132)
begin
    ap_sig_bdd_92 = ((ap_const_lv2_2 == cm_fsmState_load_reg_128) & ~(ap_const_lv1_0 == tmp_21_reg_132));
end

/// ap_sig_bdd_98 assign process. ///
always @ (cm_fsmState_load_reg_128 or tmp_reg_141)
begin
    ap_sig_bdd_98 = ((ap_const_lv2_1 == cm_fsmState_load_reg_128) & ~(ap_const_lv1_0 == tmp_reg_141));
end
assign storemerge_fu_114_p3 = ((pt_dstFifo_V_dout[0:0]===1'b1)? ap_const_lv2_1: ap_const_lv2_2);
assign tmp_20_nbreadreq_fu_82_p3 = pt_dstFifo_V_empty_n;
assign tmp_21_nbreadreq_fu_54_p3 = pt_portCheckUsed_rsp_fifo_V_empty_n;
assign tmp_nbreadreq_fu_68_p3 = pt_portCheckListening_rsp_fifo_empty_n;


endmodule //toe_check_out_multiplexer

