Verilator Tree Dump (format 0x3900) from <e1011> to <e1064>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a2ff0 <e247> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a32f0 <e251> {c2al} @dt=0x5555561a1990@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a3690 <e256> {c3al} @dt=0x5555561a1990@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a66a0 <e262> {c4bb} @dt=0x555556199940@(G/w16)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561ab8a0 <e452> {c1ai}
    1:2:2: SCOPE 0x5555561ab7a0 <e505> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a2ff0]
    1:2: VAR 0x5555561a8b30 <e725> {c2al} @dt=0x5555561a1990@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x5555561a1430 <e966> {c1ai}  traceInitTop [SLOW]
    1:2:3: CCALL 0x5555561a1780 <e528> {c1ai} traceInitSub0 => CFUNC 0x5555561a15c0 <e968> {c1ai}  traceInitSub0 [SLOW]
    1:2: CFUNC 0x5555561a15c0 <e968> {c1ai}  traceInitSub0 [SLOW]
    1:2:3: TRACEDECL 0x5555561a4f80 <e532> {c2al} @dt=0x5555561a1990@(G/w1)  clk
    1:2:3: TRACEDECL 0x5555561a52d0 <e539> {c3al} @dt=0x5555561a1990@(G/w1)  en
    1:2:3: TRACEDECL 0x5555561a5620 <e546> {c4bb} @dt=0x555556199940@(G/w16)  out_q
    1:2:3: TRACEDECL 0x5555561a5a00 <e553> {c2al} @dt=0x5555561a1990@(G/w1)  SubCounter16bit clk
    1:2:3: TRACEDECL 0x5555561a5de0 <e560> {c3al} @dt=0x5555561a1990@(G/w1)  SubCounter16bit en
    1:2:3: TRACEDECL 0x5555561a6190 <e567> {c4bb} @dt=0x555556199940@(G/w16)  SubCounter16bit out_q
    1:2: CFUNC 0x5555561ba090 <e970> {c6af}  _sequent__TOP__1
    1:2:3: ASSIGNDLY 0x5555561acd80 <e1025#> {c7ax} @dt=0x5555561b4900@(G/wu32/16)
    1:2:3:1: AND 0x5555561b4410 <e1038#> {c7bg} @dt=0x5555561b4900@(G/wu32/16)
    1:2:3:1:1: CONST 0x5555561b49e0 <e1034#> {c7bg} @dt=0x5555561af360@(G/w32)  32'hffff
    1:2:3:1:2: COND 0x5555561ace40 <e1035#> {c7bg} @dt=0x5555561b4900@(G/wu32/16)
    1:2:3:1:2:1: VARREF 0x5555561acf00 <e1015#> {c7an} @dt=0x5555561b42d0@(G/wu32/1)  en [RV] <- VAR 0x5555561a3690 <e256> {c3al} @dt=0x5555561a1990@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2: SUB 0x5555561ad020 <e1021#> {c7bg} @dt=0x5555561b4900@(G/wu32/16)
    1:2:3:1:2:2:1: VARREF 0x5555561ad0e0 <e1019#> {c7ba} @dt=0x5555561b4900@(G/wu32/16)  out_q [RV] <- VAR 0x5555561a66a0 <e262> {c4bb} @dt=0x555556199940@(G/w16)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:3:1:2:2:2: CONST 0x5555561ad200 <e1020#> {c7bg} @dt=0x5555561b4900@(G/wu32/16)  16'h1
    1:2:3:1:2:3: CONST 0x5555561ad340 <e1022#> {c8ax} @dt=0x5555561b4900@(G/wu32/16)  16'h0
    1:2:3:2: VARREF 0x5555561bbbd0 <e1024#> {c7ar} @dt=0x5555561b4900@(G/wu32/16)  out_q [LV] => VAR 0x5555561a66a0 <e262> {c4bb} @dt=0x555556199940@(G/w16)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555561b8950 <e972> {c1ai}  _eval
    1:2:3: IF 0x5555561bb240 <e756> {c6am}
    1:2:3:1: AND 0x5555561bb180 <e1042#> {c6ao} @dt=0x5555561b42d0@(G/wu32/1)
    1:2:3:1:1: VARREF 0x5555561bae80 <e1039#> {c6ao} @dt=0x5555561b42d0@(G/wu32/1)  clk [RV] <- VAR 0x5555561a32f0 <e251> {c2al} @dt=0x5555561a1990@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:1:2: NOT 0x5555561bb0c0 <e1041#> {c6ao} @dt=0x5555561b42d0@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x5555561bafa0 <e1040#> {c6ao} @dt=0x5555561b42d0@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x5555561a8b30 <e725> {c2al} @dt=0x5555561a1990@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:2: CCALL 0x5555561ba220 <e718> {c6af} _sequent__TOP__1 => CFUNC 0x5555561ba090 <e970> {c6af}  _sequent__TOP__1
    1:2:4: ASSIGN 0x5555561badc0 <e1045#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)
    1:2:4:1: VARREF 0x5555561baca0 <e1043#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)  clk [RV] <- VAR 0x5555561a32f0 <e251> {c2al} @dt=0x5555561a1990@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:4:2: VARREF 0x5555561bab80 <e1044#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x5555561a8b30 <e725> {c2al} @dt=0x5555561a1990@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x5555561b8ae0 <e974> {c1ai}  _eval_initial [SLOW]
    1:2:3: ASSIGN 0x5555561baac0 <e1048#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)
    1:2:3:1: VARREF 0x5555561ba880 <e1046#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)  clk [RV] <- VAR 0x5555561a32f0 <e251> {c2al} @dt=0x5555561a1990@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3:2: VARREF 0x5555561ba9a0 <e1047#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x5555561a8b30 <e725> {c2al} @dt=0x5555561a1990@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x5555561b8c70 <e976> {c1ai}  _eval_settle [SLOW]
    1:2: CFUNC 0x5555561b8e00 <e978> {c1ai}  _final [SLOW]
    1:2: CFUNC 0x5555561ae6a0 <e980> {c1ai}  _change_request
    1:2:3: CRETURN 0x5555561b8450 <e804> {c1ai}
    1:2:3:1: CCALL 0x5555561ae9c0 <e805> {c1ai} _change_request_1 => CFUNC 0x5555561ae830 <e982> {c1ai}  _change_request_1
    1:2: CFUNC 0x5555561ae830 <e982> {c1ai}  _change_request_1
    1:2:3: CHANGEDET 0x5555561b5ab0 <e806> {c1ai}
    1:2: CFUNC 0x5555561af9a0 <e984> {c1ai}  traceRegister [SLOW]
    1:2:3: TEXT 0x5555561aff30 <e843> {c1ai} "tracep->addFullCb("
    1:2:3: ADDROFCFUNC 0x5555561b0020 <e849> {c1ai} @dt=0x5555561b00f0@(G/w64)
    1:2:3: TEXT 0x5555561b01d0 <e851> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0x5555561b1020 <e871> {c1ai} "tracep->addChgCb("
    1:2:3: ADDROFCFUNC 0x5555561b1110 <e874> {c1ai} @dt=0x5555561b00f0@(G/w64)
    1:2:3: TEXT 0x5555561b11e0 <e876> {c1ai} ", vlSelf);..."
    1:2:3: TEXT 0x5555561b24d0 <e925> {c1ai} "tracep->addCleanupCb("
    1:2:3: ADDROFCFUNC 0x5555561b25c0 <e928> {c1ai} @dt=0x5555561b00f0@(G/w64)
    1:2:3: TEXT 0x5555561b2690 <e930> {c1ai} ", vlSelf);..."
    1:2: CFUNC 0x5555561afb30 <e986> {c1ai}  traceFullTop0 [SLOW] [STATIC]
    1:2:2: CSTMT 0x5555561afcc0 <e837> {c1ai}
    1:2:2:1: TEXT 0x5555561ba690 <e838> {c1ai} "VSubCounter16bit___024root* const __restrict vlSelf = static_cast<VSubCounter16bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561afd80 <e841> {c1ai}
    1:2:2:1: TEXT 0x5555561afe40 <e840> {c1ai} "VSubCounter16bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:3: CCALL 0x5555561b0450 <e854> {c1ai} traceFullSub0 => CFUNC 0x5555561b02c0 <e988> {c1ai}  traceFullSub0 [SLOW]
    1:2: CFUNC 0x5555561b02c0 <e988> {c1ai}  traceFullSub0 [SLOW]
    1:2:3: TRACEINC 0x5555561b0560 <e856> {c2al} @dt=0x5555561a1990@(G/w1) -> TRACEDECL 0x5555561a4f80 <e532> {c2al} @dt=0x5555561a1990@(G/w1)  clk
    1:2:3:2: VARREF 0x5555561b0630 <e1049#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)  clk [RV] <- VAR 0x5555561a32f0 <e251> {c2al} @dt=0x5555561a1990@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b0750 <e859> {c3al} @dt=0x5555561a1990@(G/w1) -> TRACEDECL 0x5555561a52d0 <e539> {c3al} @dt=0x5555561a1990@(G/w1)  en
    1:2:3:2: VARREF 0x5555561b0820 <e1050#> {c3al} @dt=0x5555561b42d0@(G/wu32/1)  en [RV] <- VAR 0x5555561a3690 <e256> {c3al} @dt=0x5555561a1990@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b0940 <e862> {c4bb} @dt=0x555556199940@(G/w16) -> TRACEDECL 0x5555561a5620 <e546> {c4bb} @dt=0x555556199940@(G/w16)  out_q
    1:2:3:2: VARREF 0x5555561b0a10 <e1051#> {c4bb} @dt=0x5555561b4900@(G/wu32/16)  out_q [RV] <- VAR 0x5555561a66a0 <e262> {c4bb} @dt=0x555556199940@(G/w16)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555561b0b30 <e990> {c1ai}  traceChgTop0 [STATIC]
    1:2:2: CSTMT 0x5555561b0cc0 <e864> {c1ai}
    1:2:2:1: TEXT 0x5555561b0d80 <e865> {c1ai} "VSubCounter16bit___024root* const __restrict vlSelf = static_cast<VSubCounter16bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561b0e70 <e868> {c1ai}
    1:2:2:1: TEXT 0x5555561b0f30 <e867> {c1ai} "VSubCounter16bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: CSTMT 0x5555561b12d0 <e879> {c1ai}
    1:2:2:1: TEXT 0x5555561b1390 <e878> {c1ai} "if (VL_UNLIKELY(!vlSymsp->__Vm_activity)) return;..."
    1:2:3: CCALL 0x5555561b1610 <e882> {c1ai} traceChgSub0 => CFUNC 0x5555561b1480 <e992> {c1ai}  traceChgSub0
    1:2: CFUNC 0x5555561b1480 <e992> {c1ai}  traceChgSub0
    1:2:3: TRACEINC 0x5555561b1a10 <e1005> {c2al} @dt=0x5555561a1990@(G/w1) -> TRACEDECL 0x5555561a4f80 <e532> {c2al} @dt=0x5555561a1990@(G/w1)  clk
    1:2:3:2: VARREF 0x5555561b1ae0 <e1052#> {c2al} @dt=0x5555561b42d0@(G/wu32/1)  clk [RV] <- VAR 0x5555561a32f0 <e251> {c2al} @dt=0x5555561a1990@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b1c00 <e895> {c3al} @dt=0x5555561a1990@(G/w1) -> TRACEDECL 0x5555561a52d0 <e539> {c3al} @dt=0x5555561a1990@(G/w1)  en
    1:2:3:2: VARREF 0x5555561b1cd0 <e1053#> {c3al} @dt=0x5555561b42d0@(G/wu32/1)  en [RV] <- VAR 0x5555561a3690 <e256> {c3al} @dt=0x5555561a1990@(G/w1)  en [PI] INPUT [P] [VSTATIC]  PORT
    1:2:3: TRACEINC 0x5555561b1df0 <e898> {c4bb} @dt=0x555556199940@(G/w16) -> TRACEDECL 0x5555561a5620 <e546> {c4bb} @dt=0x555556199940@(G/w16)  out_q
    1:2:3:2: VARREF 0x5555561b1ec0 <e1054#> {c4bb} @dt=0x5555561b4900@(G/wu32/16)  out_q [RV] <- VAR 0x5555561a66a0 <e262> {c4bb} @dt=0x555556199940@(G/w16)  out_q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: CFUNC 0x5555561b1fe0 <e994> {c1ai}  traceCleanup [STATIC]
    1:2:2: CSTMT 0x5555561b2170 <e919> {c1ai}
    1:2:2:1: TEXT 0x5555561b2230 <e920> {c1ai} "VSubCounter16bit___024root* const __restrict vlSelf = static_cast<VSubCounter16bit___024root*>(voidSelf);..."
    1:2:2: CSTMT 0x5555561b2320 <e923> {c1ai}
    1:2:2:1: TEXT 0x5555561b23e0 <e922> {c1ai} "VSubCounter16bit__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;..."
    1:2:2: VAR 0x5555561b46b0 <e958> {c1ai} @dt=0x5555561af660@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3: CSTMT 0x5555561b2780 <e931> {c1ai}
    1:2:3:1: TEXT 0x5555561b2840 <e932> {c1ai} "vlSymsp->__Vm_activity = false;..."
    1:2:3: ASSIGN 0x5555561b2f50 <e1064#> {c1ai} @dt=0x5555561b4c00@(G/nwu32/1)
    1:2:3:1: CONST 0x5555561b2d30 <e1058#> {c1ai} @dt=0x5555561b4c00@(G/nwu32/1)  1'h0
    1:2:3:2: ARRAYSEL 0x5555561b2a50 <e1063#> {c1ai} @dt=0x5555561b4c00@(G/nwu32/1)
    1:2:3:2:1: VARREF 0x5555561b2930 <e942> {c1ai} @dt=0x5555561af660@(nw1)u[0:0]  __Vm_traceActivity [LV] => VAR 0x5555561b46b0 <e958> {c1ai} @dt=0x5555561af660@(nw1)u[0:0]  __Vm_traceActivity [FUNC] MODULETEMP
    1:2:3:2:2: CONST 0x5555561b2b10 <e943> {c1ai} @dt=0x5555561af360@(G/w32)  32'h0
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a1990 <e142> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561af080 <e809> {c1ai} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556199940 <e170> {c4am} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x5555561b42d0 <e1014#> {c7an} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b4c00 <e1057#> {c1ai} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b4900 <e1018#> {c7ba} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561af360 <e814> {c1ai} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x5555561b00f0 <e847> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x5555561a1990 <e142> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556199940 <e170> {c4am} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x5555561af080 <e809> {c1ai} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x5555561af360 <e814> {c1ai} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x5555561af660 <e827> {c1ai} @dt=this@(nw1)u[0:0] refdt=0x5555561af080(G/nw1) [0:0]
    3:1:2: RANGE 0x5555561af160 <e825> {c1ai}
    3:1:2:2: CONST 0x5555561af220 <e816> {c1ai} @dt=0x5555561af360@(G/w32)  32'h0
    3:1:2:3: CONST 0x5555561af440 <e823> {c1ai} @dt=0x5555561af360@(G/w32)  32'h0
    3:1: BASICDTYPE 0x5555561b00f0 <e847> {c1ai} @dt=this@(G/w64)  chandle [GENERIC] kwd=chandle range=[63:0]
    3:1: BASICDTYPE 0x5555561b2e70 <e948> {c1ai} @dt=this@(nw1)  logic kwd=logic
    3:1: BASICDTYPE 0x5555561b42d0 <e1014#> {c7an} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b4900 <e1018#> {c7ba} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561b4c00 <e1057#> {c1ai} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e506> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
