Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 30 17:14:58 2024
| Host         : TianChang running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.121       -0.121                      1                53634        0.036        0.000                      0                53634        3.000        0.000                       0                 16190  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
pll/inst/clk_in     {0.000 5.000}      10.000          100.000         
  clk_out_clk_pll   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
sys_clk             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out_clk_pll         6.115        0.000                      0                43512        0.036        0.000                      0                43512        8.870        0.000                       0                 16147  
  clkfbout_clk_pll                                                                                                                                                    8.408        0.000                       0                     3  
sys_clk                   5.584        0.000                      0                   38        0.263        0.000                      0                   38        4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk          clk_out_clk_pll       -0.121       -0.121                      1                13905        1.296        0.000                      0                13905  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in
  To Clock:  pll/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_pll
  To Clock:  clk_out_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.554ns  (logic 4.122ns (30.413%)  route 9.432ns (69.587%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 21.258 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.211    13.100    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X100Y183       LUT5 (Prop_lut5_I1_O)        0.105    13.205 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_8/O
                         net (fo=1, routed)           0.329    13.534    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_8_n_0
    SLICE_X100Y182       LUT6 (Prop_lut6_I1_O)        0.105    13.639 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_7/O
                         net (fo=1, routed)           0.121    13.760    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_7_n_0
    SLICE_X100Y182       LUT6 (Prop_lut6_I5_O)        0.105    13.865 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_3/O
                         net (fo=1, routed)           1.119    14.984    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_3_n_0
    SLICE_X77Y178        LUT6 (Prop_lut6_I2_O)        0.105    15.089 r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_1/O
                         net (fo=1, routed)           0.000    15.089    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs[3]_i_1_n_0
    SLICE_X77Y178        FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.258    21.258    mrcore/inst/Station_module/aclk
    SLICE_X77Y178        FDRE                                         r  mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]/C
                         clock pessimism              0.000    21.258    
                         clock uncertainty           -0.084    21.174    
    SLICE_X77Y178        FDRE (Setup_fdre_C_D)        0.030    21.204    mrcore/inst/Station_module/genblk5[3].rs_alu0_wakeuprs_reg[3]
  -------------------------------------------------------------------
                         required time                         21.204    
                         arrival time                         -15.089    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.462ns  (logic 4.122ns (30.618%)  route 9.340ns (69.382%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 21.267 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          2.983    12.872    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X96Y187        LUT5 (Prop_lut5_I2_O)        0.105    12.977 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.220    13.197    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_8_n_0
    SLICE_X96Y187        LUT6 (Prop_lut6_I1_O)        0.105    13.302 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.579    13.881    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_7_n_0
    SLICE_X96Y181        LUT6 (Prop_lut6_I5_O)        0.105    13.986 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.907    14.893    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_3_n_0
    SLICE_X73Y180        LUT6 (Prop_lut6_I2_O)        0.105    14.998 r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    14.998    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt[1]_i_1_n_0
    SLICE_X73Y180        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.267    21.267    mrcore/inst/Station_module/aclk
    SLICE_X73Y180        FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]/C
                         clock pessimism              0.000    21.267    
                         clock uncertainty           -0.084    21.183    
    SLICE_X73Y180        FDRE (Setup_fdre_C_D)        0.030    21.213    mrcore/inst/Station_module/genblk5[1].rs_alu1_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.213    
                         arrival time                         -14.998    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.311ns  (logic 4.017ns (30.178%)  route 9.294ns (69.822%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 21.283 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.741    13.631    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X104Y185       LUT6 (Prop_lut6_I3_O)        0.105    13.736 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_7/O
                         net (fo=1, routed)           0.461    14.196    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_7_n_0
    SLICE_X104Y181       LUT6 (Prop_lut6_I5_O)        0.105    14.301 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_3/O
                         net (fo=1, routed)           0.440    14.741    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_3_n_0
    SLICE_X103Y180       LUT6 (Prop_lut6_I2_O)        0.105    14.846 r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_1/O
                         net (fo=1, routed)           0.000    14.846    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt[0]_i_1_n_0
    SLICE_X103Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.283    21.283    mrcore/inst/Station_module/aclk
    SLICE_X103Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]/C
                         clock pessimism              0.000    21.283    
                         clock uncertainty           -0.084    21.199    
    SLICE_X103Y180       FDRE (Setup_fdre_C_D)        0.030    21.229    mrcore/inst/Station_module/genblk5[0].rs_alu0_wakeuprt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.229    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.291ns  (logic 4.122ns (31.014%)  route 9.169ns (68.986%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 21.283 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.425    13.315    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X101Y185       LUT6 (Prop_lut6_I4_O)        0.105    13.420 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_10/O
                         net (fo=1, routed)           0.272    13.691    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_10_n_0
    SLICE_X100Y185       LUT5 (Prop_lut5_I4_O)        0.105    13.796 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_7/O
                         net (fo=1, routed)           0.466    14.262    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_7_n_0
    SLICE_X102Y183       LUT6 (Prop_lut6_I5_O)        0.105    14.367 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_3/O
                         net (fo=1, routed)           0.354    14.721    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_3_n_0
    SLICE_X102Y180       LUT6 (Prop_lut6_I2_O)        0.105    14.826 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_1/O
                         net (fo=1, routed)           0.000    14.826    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs[1]_i_1_n_0
    SLICE_X102Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.283    21.283    mrcore/inst/Station_module/aclk
    SLICE_X102Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]/C
                         clock pessimism              0.000    21.283    
                         clock uncertainty           -0.084    21.199    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.072    21.271    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprs_reg[1]
  -------------------------------------------------------------------
                         required time                         21.271    
                         arrival time                         -14.826    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.232ns  (logic 4.017ns (30.359%)  route 9.215ns (69.641%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 21.283 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.648    13.537    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X102Y185       LUT6 (Prop_lut6_I3_O)        0.105    13.642 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_7/O
                         net (fo=1, routed)           0.448    14.091    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_7_n_0
    SLICE_X102Y183       LUT6 (Prop_lut6_I5_O)        0.105    14.196 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_3/O
                         net (fo=1, routed)           0.467    14.662    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_3_n_0
    SLICE_X102Y180       LUT6 (Prop_lut6_I2_O)        0.105    14.767 r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_1/O
                         net (fo=1, routed)           0.000    14.767    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt[2]_i_1_n_0
    SLICE_X102Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.283    21.283    mrcore/inst/Station_module/aclk
    SLICE_X102Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]/C
                         clock pessimism              0.000    21.283    
                         clock uncertainty           -0.084    21.199    
    SLICE_X102Y180       FDRE (Setup_fdre_C_D)        0.076    21.275    mrcore/inst/Station_module/genblk5[2].rs_alu0_wakeuprt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                         -14.767    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.547ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/mu_wb_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.276ns  (logic 3.025ns (22.785%)  route 10.251ns (77.215%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.401     1.401    mrcore/inst/FU_MU_module/aclk
    SLICE_X52Y131        FDRE                                         r  mrcore/inst/FU_MU_module/mu_wb_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        FDRE (Prop_fdre_C_Q)         0.433     1.834 r  mrcore/inst/FU_MU_module/mu_wb_result_reg[2]/Q
                         net (fo=47, routed)          5.012     6.846    mrcore/inst/FU_MU_module/mu_wb_result_reg[31]_0[2]
    SLICE_X86Y172        LUT4 (Prop_lut4_I0_O)        0.105     6.951 r  mrcore/inst/FU_MU_module/alu_wb_result[2]_i_13/O
                         net (fo=1, routed)           0.552     7.503    mrcore/inst/FU_ALU1_module/alu_wb_result[13]_i_14_0
    SLICE_X86Y172        LUT6 (Prop_lut6_I5_O)        0.105     7.608 r  mrcore/inst/FU_ALU1_module/alu_wb_result[2]_i_12/O
                         net (fo=5, routed)           1.434     9.041    mrcore/inst/FU_ALU1_module/myalu/val_rt[2]
    SLICE_X92Y159        LUT3 (Prop_lut3_I2_O)        0.118     9.159 r  mrcore/inst/FU_ALU1_module/myalu/alu_wb_result[2]_i_9/O
                         net (fo=14, routed)          0.634     9.793    mrcore/inst/FU_ALU1_module/myalu/isex_inst_reg[2]
    SLICE_X94Y156        LUT2 (Prop_lut2_I1_O)        0.264    10.057 r  mrcore/inst/FU_ALU1_module/myalu/alu_wb_result[3]_i_25/O
                         net (fo=1, routed)           0.000    10.057    mrcore/inst_n_50
    SLICE_X94Y156        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.373 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.373    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[3]_i_14_n_0
    SLICE_X94Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.473 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.473    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[7]_i_16_n_0
    SLICE_X94Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.573 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.573    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[11]_i_16_n_0
    SLICE_X94Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.673 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.673    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[15]_i_16_n_0
    SLICE_X94Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.773 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.773    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[19]_i_13_n_0
    SLICE_X94Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.873 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.873    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[23]_i_13_n_0
    SLICE_X94Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.973 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.973    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[27]_i_13_n_0
    SLICE_X94Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.073 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.073    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[31]_i_19_n_0
    SLICE_X94Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.280 r  mrcore/FU_ALU1_module/myalu/alu_wb_excode_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.777    12.057    mrcore/inst/FU_ALU1_module/myalu/alu_wb_excode[3]_i_2[0]
    SLICE_X96Y163        LUT6 (Prop_lut6_I1_O)        0.297    12.354 r  mrcore/inst/FU_ALU1_module/myalu/alu_wb_excode[3]_i_3/O
                         net (fo=1, routed)           0.877    13.231    mrcore/inst/FU_ALU1_module/myalu_n_280
    SLICE_X83Y158        LUT4 (Prop_lut4_I3_O)        0.105    13.336 r  mrcore/inst/FU_ALU1_module/alu_wb_excode[3]_i_2/O
                         net (fo=4, routed)           0.713    14.050    mrcore/inst/FU_ALU1_module/overflow_en
    SLICE_X75Y157        LUT2 (Prop_lut2_I0_O)        0.108    14.158 r  mrcore/inst/FU_ALU1_module/alu_wb_excode[1]_i_2/O
                         net (fo=1, routed)           0.252    14.410    mrcore/inst/FU_ALU1_module/alu_wb_excode[1]_i_2_n_0
    SLICE_X73Y157        LUT6 (Prop_lut6_I0_O)        0.267    14.677 r  mrcore/inst/FU_ALU1_module/alu_wb_excode[1]_i_1/O
                         net (fo=1, routed)           0.000    14.677    mrcore/inst/FU_ALU1_module/excode[1]
    SLICE_X73Y157        FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.276    21.276    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X73Y157        FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[1]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.084    21.192    
    SLICE_X73Y157        FDRE (Setup_fdre_C_D)        0.032    21.224    mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[1]
  -------------------------------------------------------------------
                         required time                         21.224    
                         arrival time                         -14.677    
  -------------------------------------------------------------------
                         slack                                  6.547    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.195ns  (logic 4.017ns (30.444%)  route 9.178ns (69.556%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 21.289 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.615    13.504    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X103Y186       LUT6 (Prop_lut6_I5_O)        0.105    13.609 r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt[2]_i_7/O
                         net (fo=1, routed)           0.572    14.181    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt[2]_i_7_n_0
    SLICE_X104Y182       LUT6 (Prop_lut6_I5_O)        0.105    14.286 r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt[2]_i_3/O
                         net (fo=1, routed)           0.339    14.625    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt[2]_i_3_n_0
    SLICE_X104Y180       LUT6 (Prop_lut6_I2_O)        0.105    14.730 r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt[2]_i_1/O
                         net (fo=1, routed)           0.000    14.730    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt[2]_i_1_n_0
    SLICE_X104Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.289    21.289    mrcore/inst/Station_module/aclk
    SLICE_X104Y180       FDRE                                         r  mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt_reg[2]/C
                         clock pessimism              0.000    21.289    
                         clock uncertainty           -0.084    21.205    
    SLICE_X104Y180       FDRE (Setup_fdre_C_D)        0.076    21.281    mrcore/inst/Station_module/genblk5[2].rs_alu1_wakeuprt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.281    
                         arrival time                         -14.730    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.137ns  (logic 4.017ns (30.578%)  route 9.120ns (69.422%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 21.277 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.507    13.396    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X98Y187        LUT5 (Prop_lut5_I4_O)        0.105    13.501 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_10/O
                         net (fo=1, routed)           0.611    14.112    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_10_n_0
    SLICE_X99Y178        LUT6 (Prop_lut6_I5_O)        0.105    14.217 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_4/O
                         net (fo=1, routed)           0.350    14.567    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_4_n_0
    SLICE_X100Y178       LUT6 (Prop_lut6_I2_O)        0.105    14.672 r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_1/O
                         net (fo=1, routed)           0.000    14.672    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt[0]_i_1_n_0
    SLICE_X100Y178       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.277    21.277    mrcore/inst/Station_module/aclk
    SLICE_X100Y178       FDRE                                         r  mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]/C
                         clock pessimism              0.000    21.277    
                         clock uncertainty           -0.084    21.193    
    SLICE_X100Y178       FDRE (Setup_fdre_C_D)        0.074    21.267    mrcore/inst/Station_module/genblk5[0].rs_alu1_wakeuprt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.267    
                         arrival time                         -14.672    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.139ns  (logic 4.122ns (31.372%)  route 9.017ns (68.628%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 21.284 - 20.000 ) 
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.535     1.535    mrcore/inst/FU_MU_module/aclk
    RAMB18_X0Y54         RAMB18E1                                     r  mrcore/inst/FU_MU_module/dcache_tag0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.125     3.660 r  mrcore/inst/FU_MU_module/dcache_tag0_reg/DOADO[5]
                         net (fo=1, routed)           1.126     4.786    mrcore/inst/FU_MU_module/MemMid_tag_reg[0]_226[5]
    SLICE_X10Y133        LUT6 (Prop_lut6_I0_O)        0.105     4.891 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9/O
                         net (fo=1, routed)           0.000     4.891    mrcore/inst/FU_MU_module/genblk1[4].que_sel[4][0]_i_9_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.335 r  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.335    mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_3_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     5.526 f  mrcore/inst/FU_MU_module/genblk1[4].que_sel_reg[4][0]_i_2/CO[2]
                         net (fo=6, routed)           1.378     6.904    mrcore/inst/FU_MU_module/mc/genblk1[0].que_sel_reg[0][0]_0[0]
    SLICE_X38Y139        LUT3 (Prop_lut3_I2_O)        0.255     7.159 r  mrcore/inst/FU_MU_module/mc/overlay_sel[0]_i_2/O
                         net (fo=40, routed)          0.726     7.885    mrcore/inst/FU_MU_module/mc/MemMid_uncached_reg
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.267     8.152 f  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4/O
                         net (fo=1, routed)           0.242     8.393    mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_4_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I4_O)        0.105     8.498 r  mrcore/inst/FU_MU_module/mc/MemMid_destnum[2]_i_1/O
                         net (fo=164, routed)         0.557     9.055    mrcore/inst/FU_MU_module/mc/MemMid_isload_reg
    SLICE_X49Y133        LUT6 (Prop_lut6_I0_O)        0.105     9.160 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13/O
                         net (fo=1, routed)           0.624     9.784    mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_13_n_0
    SLICE_X47Y139        LUT6 (Prop_lut6_I0_O)        0.105     9.889 r  mrcore/inst/FU_MU_module/mc/genblk6[1].rs_mu_wakeuprt[1]_i_10/O
                         net (fo=19, routed)          3.249    13.138    mrcore/inst/Station_module/premem_wakeup_en
    SLICE_X102Y184       LUT5 (Prop_lut5_I1_O)        0.105    13.243 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8/O
                         net (fo=1, routed)           0.376    13.620    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_8_n_0
    SLICE_X102Y184       LUT6 (Prop_lut6_I1_O)        0.105    13.725 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7/O
                         net (fo=1, routed)           0.360    14.085    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_7_n_0
    SLICE_X102Y181       LUT6 (Prop_lut6_I5_O)        0.105    14.190 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3/O
                         net (fo=1, routed)           0.380    14.570    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_3_n_0
    SLICE_X102Y181       LUT6 (Prop_lut6_I2_O)        0.105    14.675 r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1/O
                         net (fo=1, routed)           0.000    14.675    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt[1]_i_1_n_0
    SLICE_X102Y181       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.284    21.284    mrcore/inst/Station_module/aclk
    SLICE_X102Y181       FDRE                                         r  mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]/C
                         clock pessimism              0.000    21.284    
                         clock uncertainty           -0.084    21.200    
    SLICE_X102Y181       FDRE (Setup_fdre_C_D)        0.072    21.272    mrcore/inst/Station_module/genblk5[1].rs_alu0_wakeuprt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.272    
                         arrival time                         -14.675    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.601ns  (required time - arrival time)
  Source:                 mrcore/inst/FU_MU_module/mu_wb_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_pll rise@20.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        13.221ns  (logic 2.860ns (21.633%)  route 10.361ns (78.367%))
  Logic Levels:           17  (CARRY4=9 LUT2=2 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 21.276 - 20.000 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.804     1.804    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.371 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.081    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.401     1.401    mrcore/inst/FU_MU_module/aclk
    SLICE_X52Y131        FDRE                                         r  mrcore/inst/FU_MU_module/mu_wb_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y131        FDRE (Prop_fdre_C_Q)         0.433     1.834 r  mrcore/inst/FU_MU_module/mu_wb_result_reg[2]/Q
                         net (fo=47, routed)          5.012     6.846    mrcore/inst/FU_MU_module/mu_wb_result_reg[31]_0[2]
    SLICE_X86Y172        LUT4 (Prop_lut4_I0_O)        0.105     6.951 r  mrcore/inst/FU_MU_module/alu_wb_result[2]_i_13/O
                         net (fo=1, routed)           0.552     7.503    mrcore/inst/FU_ALU1_module/alu_wb_result[13]_i_14_0
    SLICE_X86Y172        LUT6 (Prop_lut6_I5_O)        0.105     7.608 r  mrcore/inst/FU_ALU1_module/alu_wb_result[2]_i_12/O
                         net (fo=5, routed)           1.434     9.041    mrcore/inst/FU_ALU1_module/myalu/val_rt[2]
    SLICE_X92Y159        LUT3 (Prop_lut3_I2_O)        0.118     9.159 r  mrcore/inst/FU_ALU1_module/myalu/alu_wb_result[2]_i_9/O
                         net (fo=14, routed)          0.634     9.793    mrcore/inst/FU_ALU1_module/myalu/isex_inst_reg[2]
    SLICE_X94Y156        LUT2 (Prop_lut2_I1_O)        0.264    10.057 r  mrcore/inst/FU_ALU1_module/myalu/alu_wb_result[3]_i_25/O
                         net (fo=1, routed)           0.000    10.057    mrcore/inst_n_50
    SLICE_X94Y156        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    10.373 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.373    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[3]_i_14_n_0
    SLICE_X94Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.473 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.473    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[7]_i_16_n_0
    SLICE_X94Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.573 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.573    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[11]_i_16_n_0
    SLICE_X94Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.673 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.673    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[15]_i_16_n_0
    SLICE_X94Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.773 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.773    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[19]_i_13_n_0
    SLICE_X94Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.873 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.873    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[23]_i_13_n_0
    SLICE_X94Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.973 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.973    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[27]_i_13_n_0
    SLICE_X94Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.073 r  mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.073    mrcore/FU_ALU1_module/myalu/alu_wb_result_reg[31]_i_19_n_0
    SLICE_X94Y164        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    11.280 r  mrcore/FU_ALU1_module/myalu/alu_wb_excode_reg[3]_i_4/CO[0]
                         net (fo=1, routed)           0.777    12.057    mrcore/inst/FU_ALU1_module/myalu/alu_wb_excode[3]_i_2[0]
    SLICE_X96Y163        LUT6 (Prop_lut6_I1_O)        0.297    12.354 r  mrcore/inst/FU_ALU1_module/myalu/alu_wb_excode[3]_i_3/O
                         net (fo=1, routed)           0.877    13.231    mrcore/inst/FU_ALU1_module/myalu_n_280
    SLICE_X83Y158        LUT4 (Prop_lut4_I3_O)        0.105    13.336 r  mrcore/inst/FU_ALU1_module/alu_wb_excode[3]_i_2/O
                         net (fo=4, routed)           0.713    14.050    mrcore/inst/FU_ALU1_module/overflow_en
    SLICE_X75Y157        LUT2 (Prop_lut2_I0_O)        0.105    14.155 r  mrcore/inst/FU_ALU1_module/alu_wb_excode[0]_i_2/O
                         net (fo=1, routed)           0.362    14.516    mrcore/inst/FU_ALU1_module/alu_wb_excode[0]_i_2_n_0
    SLICE_X73Y157        LUT6 (Prop_lut6_I0_O)        0.105    14.621 r  mrcore/inst/FU_ALU1_module/alu_wb_excode[0]_i_1/O
                         net (fo=1, routed)           0.000    14.621    mrcore/inst/FU_ALU1_module/excode[0]
    SLICE_X73Y157        FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.276    21.276    mrcore/inst/FU_ALU1_module/aclk
    SLICE_X73Y157        FDRE                                         r  mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[0]/C
                         clock pessimism              0.000    21.276    
                         clock uncertainty           -0.084    21.192    
    SLICE_X73Y157        FDRE (Setup_fdre_C_D)        0.030    21.222    mrcore/inst/FU_ALU1_module/alu_wb_excode_reg[0]
  -------------------------------------------------------------------
                         required time                         21.222    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  6.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Fetch_module/FetchMid_RAS_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.564     0.564    mrcore/inst/Fetch_module/aclk
    SLICE_X77Y129        FDRE                                         r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[30]/Q
                         net (fo=1, routed)           0.055     0.760    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_30_35/DIA0
    SLICE_X76Y129        RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.833     0.833    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_30_35/WCLK
    SLICE_X76Y129        RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_30_35/RAMA/CLK
                         clock pessimism             -0.256     0.577    
    SLICE_X76Y129        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.724    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Fetch_module/FetchMid_RAS_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.568     0.568    mrcore/inst/Fetch_module/aclk
    SLICE_X77Y133        FDRE                                         r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  mrcore/inst/Fetch_module/FetchMid_RAS_reg[24]/Q
                         net (fo=1, routed)           0.055     0.764    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_24_29/DIA0
    SLICE_X76Y133        RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.837     0.837    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_24_29/WCLK
    SLICE_X76Y133        RAMD32                                       r  mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_24_29/RAMA/CLK
                         clock pessimism             -0.256     0.581    
    SLICE_X76Y133        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.728    mrcore/inst/Buffer_module/bufmem_RAS_reg_0_7_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.569     0.569    mrcore/inst/Decode_module/aclk
    SLICE_X73Y130        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_fdre_C_Q)         0.141     0.710 r  mrcore/inst/Decode_module/decode_RAS_reg[18]/Q
                         net (fo=1, routed)           0.055     0.765    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/DIA0
    SLICE_X72Y130        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.838     0.838    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/WCLK
    SLICE_X72Y130        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA/CLK
                         clock pessimism             -0.256     0.582    
    SLICE_X72Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.729    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mrcore/inst/Decode_module/decode_RAS_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.562     0.562    mrcore/inst/Decode_module/aclk
    SLICE_X81Y134        FDRE                                         r  mrcore/inst/Decode_module/decode_RAS_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y134        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  mrcore/inst/Decode_module/decode_RAS_reg[42]/Q
                         net (fo=1, routed)           0.055     0.758    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/DIA0
    SLICE_X80Y134        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.831     0.831    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/WCLK
    SLICE_X80Y134        RAMD32                                       r  mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA/CLK
                         clock pessimism             -0.256     0.575    
    SLICE_X80Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.722    mrcore/inst/ROB_module/robmem_RAS_reg_0_3_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_MDU_module/mydiv/remain_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.428ns (80.546%)  route 0.103ns (19.454%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.626     0.626    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X9Y197         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/Q
                         net (fo=5, routed)           0.103     0.869    mrcore/inst/FU_MDU_module/mydiv/remain_reg_n_0_[27]
    SLICE_X8Y197         LUT2 (Prop_lut2_I0_O)        0.045     0.914 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_i_1/O
                         net (fo=1, routed)           0.000     0.914    mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_i_1_n_0
    SLICE_X8Y197         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.023 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.023    mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_n_0
    SLICE_X8Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.063    mrcore/inst/FU_MDU_module/mydiv/midres_carry__6_n_0
    SLICE_X8Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.103 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.104    mrcore/inst/FU_MDU_module/mydiv/midres_carry__7_n_0
    SLICE_X8Y200         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.157 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__8/O[0]
                         net (fo=1, routed)           0.000     1.157    mrcore/inst/FU_MDU_module/mydiv/midres_carry__8_n_7
    SLICE_X8Y200         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.990     0.990    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X8Y200         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[36]/C
                         clock pessimism             -0.005     0.985    
    SLICE_X8Y200         FDRE (Hold_fdre_C_D)         0.134     1.119    mrcore/inst/FU_MDU_module/mydiv/remain_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.574     0.574    mrcore/inst/fpu/aclk
    SLICE_X65Y165        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y165        FDRE (Prop_fdre_C_Q)         0.141     0.715 r  mrcore/inst/fpu/fwb_result_reg[56]/Q
                         net (fo=3, routed)           0.067     0.782    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/DIA0
    SLICE_X64Y165        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.842     0.842    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/WCLK
    SLICE_X64Y165        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.256     0.587    
    SLICE_X64Y165        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.734    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_MDU_module/mydiv/remain_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.441ns (81.011%)  route 0.103ns (18.989%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.626     0.626    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X9Y197         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/Q
                         net (fo=5, routed)           0.103     0.869    mrcore/inst/FU_MDU_module/mydiv/remain_reg_n_0_[27]
    SLICE_X8Y197         LUT2 (Prop_lut2_I0_O)        0.045     0.914 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_i_1/O
                         net (fo=1, routed)           0.000     0.914    mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_i_1_n_0
    SLICE_X8Y197         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.023 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.023    mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_n_0
    SLICE_X8Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.063    mrcore/inst/FU_MDU_module/mydiv/midres_carry__6_n_0
    SLICE_X8Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.103 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.104    mrcore/inst/FU_MDU_module/mydiv/midres_carry__7_n_0
    SLICE_X8Y200         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.170 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__8/O[2]
                         net (fo=1, routed)           0.000     1.170    mrcore/inst/FU_MDU_module/mydiv/midres_carry__8_n_5
    SLICE_X8Y200         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.990     0.990    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X8Y200         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[38]/C
                         clock pessimism             -0.005     0.985    
    SLICE_X8Y200         FDRE (Hold_fdre_C_D)         0.134     1.119    mrcore/inst/FU_MDU_module/mydiv/remain_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mrcore/inst/fpu/fwb_result_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.579     0.579    mrcore/inst/fpu/aclk
    SLICE_X61Y160        FDRE                                         r  mrcore/inst/fpu/fwb_result_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y160        FDRE (Prop_fdre_C_Q)         0.141     0.720 r  mrcore/inst/fpu/fwb_result_reg[50]/Q
                         net (fo=3, routed)           0.079     0.798    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/DIA0
    SLICE_X60Y160        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.850     0.849    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/WCLK
    SLICE_X60Y160        RAMD32                                       r  mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.258     0.592    
    SLICE_X60Y160        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.739    mrcore/inst/fpu/prf/PRF1_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MDU_module/mydiv/divb_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_MDU_module/mydiv/divb_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.857%)  route 0.153ns (45.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.741ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.741     0.741    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X7Y200         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/divb_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.141     0.882 r  mrcore/inst/FU_MDU_module/mydiv/divb_reg[36]/Q
                         net (fo=2, routed)           0.153     1.035    mrcore/inst/FU_MDU_module/mydiv/data1[35]
    SLICE_X7Y199         LUT6 (Prop_lut6_I0_O)        0.045     1.080 r  mrcore/inst/FU_MDU_module/mydiv/divb[35]_i_1/O
                         net (fo=1, routed)           0.000     1.080    mrcore/inst/FU_MDU_module/mydiv/divb[35]_i_1_n_0
    SLICE_X7Y199         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/divb_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.927     0.926    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X7Y199         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/divb_reg[35]/C
                         clock pessimism             -0.005     0.921    
    SLICE_X7Y199         FDRE (Hold_fdre_C_D)         0.092     1.013    mrcore/inst/FU_MDU_module/mydiv/divb_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mrcore/inst/FU_MDU_module/mydiv/remain_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - clk_out_clk_pll rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.464ns (81.781%)  route 0.103ns (18.219%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.745     0.745    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.626     0.626    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X9Y197         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y197         FDRE (Prop_fdre_C_Q)         0.141     0.767 r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[27]/Q
                         net (fo=5, routed)           0.103     0.869    mrcore/inst/FU_MDU_module/mydiv/remain_reg_n_0_[27]
    SLICE_X8Y197         LUT2 (Prop_lut2_I0_O)        0.045     0.914 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_i_1/O
                         net (fo=1, routed)           0.000     0.914    mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_i_1_n_0
    SLICE_X8Y197         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.023 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.023    mrcore/inst/FU_MDU_module/mydiv/midres_carry__5_n_0
    SLICE_X8Y198         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.063 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.063    mrcore/inst/FU_MDU_module/mydiv/midres_carry__6_n_0
    SLICE_X8Y199         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.103 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__7/CO[3]
                         net (fo=1, routed)           0.001     1.104    mrcore/inst/FU_MDU_module/mydiv/midres_carry__7_n_0
    SLICE_X8Y200         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.193 r  mrcore/inst/FU_MDU_module/mydiv/midres_carry__8/O[1]
                         net (fo=1, routed)           0.000     1.193    mrcore/inst/FU_MDU_module/mydiv/midres_carry__8_n_6
    SLICE_X8Y200         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.990     0.990    mrcore/inst/FU_MDU_module/mydiv/aclk
    SLICE_X8Y200         FDRE                                         r  mrcore/inst/FU_MDU_module/mydiv/remain_reg[37]/C
                         clock pessimism             -0.005     0.985    
    SLICE_X8Y200         FDRE (Hold_fdre_C_D)         0.134     1.119    mrcore/inst/FU_MDU_module/mydiv/remain_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y17     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y17     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y18     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y18     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y15     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y15     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y17     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y17     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y22     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y22     ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X40Y166    mrcore/inst/ROB_module/robmem_alu1_result_reg_r5_0_7_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y177    mrcore/inst/ROB_module/robmem_mu_result_reg_r2_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X56Y177    mrcore/inst/ROB_module/robmem_mu_result_reg_r2_0_7_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y153    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_66_71/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y156    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_72_77/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X20Y156    mrcore/inst/L2_TLB_module/tlb1_reg_0_7_72_77/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2    pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.748ns (17.547%)  route 3.515ns (82.453%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.269ns = ( 15.269 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.478     5.577    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.433     6.010 f  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.886     6.896    rstcnt_reg[23]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.105     7.001 r  resetn_i_4/O
                         net (fo=1, routed)           0.785     7.786    resetn_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.105     7.891 r  resetn_i_3/O
                         net (fo=3, routed)           0.352     8.244    resetn_i_3_n_0
    SLICE_X37Y113        LUT3 (Prop_lut3_I1_O)        0.105     8.349 r  resetn_i_1/O
                         net (fo=1, routed)           1.491     9.839    resetn_i_1_n_0
    SLICE_X41Y138        FDRE                                         r  resetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.372    15.269    sys_clk_IBUF_BUFG
    SLICE_X41Y138        FDRE                                         r  resetn_reg/C
                         clock pessimism              0.267    15.537    
                         clock uncertainty           -0.035    15.501    
    SLICE_X41Y138        FDRE (Setup_fdre_C_D)       -0.078    15.423    resetn_reg
  -------------------------------------------------------------------
                         required time                         15.423    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.748ns (18.781%)  route 3.235ns (81.219%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.478     5.577    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.433     6.010 f  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.886     6.896    rstcnt_reg[23]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.105     7.001 r  resetn_i_4/O
                         net (fo=1, routed)           0.785     7.786    resetn_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.105     7.891 r  resetn_i_3/O
                         net (fo=3, routed)           0.125     8.017    resetn_i_3_n_0
    SLICE_X37Y113        LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  resetn_rep_i_1/O
                         net (fo=3, routed)           1.438     9.559    resetn_rep_i_1_n_0
    SLICE_X49Y116        FDRE                                         r  resetn_reg_rep_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.296    15.193    sys_clk_IBUF_BUFG
    SLICE_X49Y116        FDRE                                         r  resetn_reg_rep_replica/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X49Y116        FDRE (Setup_fdre_C_D)       -0.039    15.386    resetn_reg_rep_replica
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.769ns (21.539%)  route 2.801ns (78.461%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 15.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.478     5.577    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.433     6.010 f  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.886     6.896    rstcnt_reg[23]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.105     7.001 r  resetn_i_4/O
                         net (fo=1, routed)           0.785     7.786    resetn_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.105     7.891 r  resetn_i_3/O
                         net (fo=3, routed)           0.352     8.244    resetn_i_3_n_0
    SLICE_X37Y113        LUT3 (Prop_lut3_I1_O)        0.126     8.370 r  resetn_rep_i_1__0/O
                         net (fo=2, routed)           0.777     9.147    resetn_rep_i_1__0_n_0
    SLICE_X47Y110        FDRE                                         r  resetn_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.300    15.197    sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  resetn_reg_rep__0/C
                         clock pessimism              0.267    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X47Y110        FDRE (Setup_fdre_C_D)       -0.201    15.228    resetn_reg_rep__0
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -9.147    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep__0_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.769ns (21.533%)  route 2.802ns (78.467%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 15.197 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.478     5.577    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.433     6.010 f  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.886     6.896    rstcnt_reg[23]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.105     7.001 r  resetn_i_4/O
                         net (fo=1, routed)           0.785     7.786    resetn_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.105     7.891 r  resetn_i_3/O
                         net (fo=3, routed)           0.352     8.244    resetn_i_3_n_0
    SLICE_X37Y113        LUT3 (Prop_lut3_I1_O)        0.126     8.370 r  resetn_rep_i_1__0/O
                         net (fo=2, routed)           0.778     9.148    resetn_rep_i_1__0_n_0
    SLICE_X48Y110        FDRE                                         r  resetn_reg_rep__0_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.300    15.197    sys_clk_IBUF_BUFG
    SLICE_X48Y110        FDRE                                         r  resetn_reg_rep__0_replica/C
                         clock pessimism              0.267    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X48Y110        FDRE (Setup_fdre_C_D)       -0.177    15.252    resetn_reg_rep__0_replica
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.748ns (20.509%)  route 2.899ns (79.491%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 15.199 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.478     5.577    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.433     6.010 f  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.886     6.896    rstcnt_reg[23]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.105     7.001 r  resetn_i_4/O
                         net (fo=1, routed)           0.785     7.786    resetn_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.105     7.891 r  resetn_i_3/O
                         net (fo=3, routed)           0.125     8.017    resetn_i_3_n_0
    SLICE_X37Y113        LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  resetn_rep_i_1/O
                         net (fo=3, routed)           1.102     9.224    resetn_rep_i_1_n_0
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.302    15.199    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
                         clock pessimism              0.267    15.467    
                         clock uncertainty           -0.035    15.431    
    SLICE_X49Y104        FDRE (Setup_fdre_C_D)       -0.059    15.372    resetn_reg_rep
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 rstcnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_reg_rep_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.748ns (21.600%)  route 2.715ns (78.400%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.200ns = ( 15.200 - 10.000 ) 
    Source Clock Delay      (SCD):    5.577ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.478     5.577    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.433     6.010 f  rstcnt_reg[23]/Q
                         net (fo=2, routed)           0.886     6.896    rstcnt_reg[23]
    SLICE_X37Y117        LUT6 (Prop_lut6_I1_O)        0.105     7.001 r  resetn_i_4/O
                         net (fo=1, routed)           0.785     7.786    resetn_i_4_n_0
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.105     7.891 r  resetn_i_3/O
                         net (fo=3, routed)           0.125     8.017    resetn_i_3_n_0
    SLICE_X37Y113        LUT3 (Prop_lut3_I1_O)        0.105     8.122 r  resetn_rep_i_1/O
                         net (fo=3, routed)           0.918     9.040    resetn_rep_i_1_n_0
    SLICE_X45Y104        FDRE                                         r  resetn_reg_rep_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.303    15.200    sys_clk_IBUF_BUFG
    SLICE_X45Y104        FDRE                                         r  resetn_reg_rep_replica_1/C
                         clock pessimism              0.267    15.468    
                         clock uncertainty           -0.035    15.432    
    SLICE_X45Y104        FDRE (Setup_fdre_C_D)       -0.042    15.390    resetn_reg_rep_replica_1
  -------------------------------------------------------------------
                         required time                         15.390    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 rstcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.823ns (81.021%)  route 0.427ns (18.979%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.484     5.583    sys_clk_IBUF_BUFG
    SLICE_X36Y112        FDRE                                         r  rstcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.433     6.016 f  rstcnt_reg[0]/Q
                         net (fo=2, routed)           0.427     6.443    rstcnt_reg[0]
    SLICE_X36Y112        LUT1 (Prop_lut1_I0_O)        0.105     6.548 r  rstcnt[0]_i_3/O
                         net (fo=1, routed)           0.000     6.548    rstcnt[0]_i_3_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.971 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.971    rstcnt_reg[0]_i_2_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[4]_i_1_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    rstcnt_reg[12]_i_1_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.371    rstcnt_reg[16]_i_1_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    rstcnt_reg[20]_i_1_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    rstcnt_reg[24]_i_1_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     7.833 r  rstcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.833    rstcnt_reg[28]_i_1_n_4
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.369    15.266    sys_clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[31]/C
                         clock pessimism              0.283    15.550    
                         clock uncertainty           -0.035    15.514    
    SLICE_X36Y119        FDRE (Setup_fdre_C_D)        0.101    15.615    rstcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.788ns  (required time - arrival time)
  Source:                 rstcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 1.818ns (80.979%)  route 0.427ns (19.021%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.484     5.583    sys_clk_IBUF_BUFG
    SLICE_X36Y112        FDRE                                         r  rstcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.433     6.016 f  rstcnt_reg[0]/Q
                         net (fo=2, routed)           0.427     6.443    rstcnt_reg[0]
    SLICE_X36Y112        LUT1 (Prop_lut1_I0_O)        0.105     6.548 r  rstcnt[0]_i_3/O
                         net (fo=1, routed)           0.000     6.548    rstcnt[0]_i_3_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.971 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.971    rstcnt_reg[0]_i_2_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[4]_i_1_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    rstcnt_reg[12]_i_1_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.371    rstcnt_reg[16]_i_1_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    rstcnt_reg[20]_i_1_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    rstcnt_reg[24]_i_1_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     7.828 r  rstcnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.828    rstcnt_reg[28]_i_1_n_6
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.369    15.266    sys_clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[29]/C
                         clock pessimism              0.283    15.550    
                         clock uncertainty           -0.035    15.514    
    SLICE_X36Y119        FDRE (Setup_fdre_C_D)        0.101    15.615    rstcnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.788    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 rstcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.760ns (80.474%)  route 0.427ns (19.526%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.484     5.583    sys_clk_IBUF_BUFG
    SLICE_X36Y112        FDRE                                         r  rstcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.433     6.016 f  rstcnt_reg[0]/Q
                         net (fo=2, routed)           0.427     6.443    rstcnt_reg[0]
    SLICE_X36Y112        LUT1 (Prop_lut1_I0_O)        0.105     6.548 r  rstcnt[0]_i_3/O
                         net (fo=1, routed)           0.000     6.548    rstcnt[0]_i_3_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.971 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.971    rstcnt_reg[0]_i_2_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[4]_i_1_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    rstcnt_reg[12]_i_1_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.371    rstcnt_reg[16]_i_1_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    rstcnt_reg[20]_i_1_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    rstcnt_reg[24]_i_1_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     7.770 r  rstcnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.770    rstcnt_reg[28]_i_1_n_5
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.369    15.266    sys_clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[30]/C
                         clock pessimism              0.283    15.550    
                         clock uncertainty           -0.035    15.514    
    SLICE_X36Y119        FDRE (Setup_fdre_C_D)        0.101    15.615    rstcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.867ns  (required time - arrival time)
  Source:                 rstcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 1.739ns (80.285%)  route 0.427ns (19.715%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 15.266 - 10.000 ) 
    Source Clock Delay      (SCD):    5.583ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     4.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.484     5.583    sys_clk_IBUF_BUFG
    SLICE_X36Y112        FDRE                                         r  rstcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.433     6.016 f  rstcnt_reg[0]/Q
                         net (fo=2, routed)           0.427     6.443    rstcnt_reg[0]
    SLICE_X36Y112        LUT1 (Prop_lut1_I0_O)        0.105     6.548 r  rstcnt[0]_i_3/O
                         net (fo=1, routed)           0.000     6.548    rstcnt[0]_i_3_n_0
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     6.971 r  rstcnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.971    rstcnt_reg[0]_i_2_n_0
    SLICE_X36Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.071 r  rstcnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.071    rstcnt_reg[4]_i_1_n_0
    SLICE_X36Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.171 r  rstcnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.171    rstcnt_reg[8]_i_1_n_0
    SLICE_X36Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.271 r  rstcnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    rstcnt_reg[12]_i_1_n_0
    SLICE_X36Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.371 r  rstcnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.371    rstcnt_reg[16]_i_1_n_0
    SLICE_X36Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.471 r  rstcnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.471    rstcnt_reg[20]_i_1_n_0
    SLICE_X36Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.571 r  rstcnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.571    rstcnt_reg[24]_i_1_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.749 r  rstcnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.749    rstcnt_reg[28]_i_1_n_7
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.471    13.821    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.898 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.369    15.266    sys_clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[28]/C
                         clock pessimism              0.283    15.550    
                         clock uncertainty           -0.035    15.514    
    SLICE_X36Y119        FDRE (Setup_fdre_C_D)        0.101    15.615    rstcnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.611     1.963    sys_clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  rstcnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.164     2.127 r  rstcnt_reg[18]/Q
                         net (fo=2, routed)           0.123     2.250    rstcnt_reg[18]
    SLICE_X36Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.360 r  rstcnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.360    rstcnt_reg[16]_i_1_n_5
    SLICE_X36Y116        FDRE                                         r  rstcnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.881     2.510    sys_clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  rstcnt_reg[18]/C
                         clock pessimism             -0.547     1.963    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.134     2.097    rstcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.612     1.964    sys_clk_IBUF_BUFG
    SLICE_X36Y114        FDRE                                         r  rstcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.164     2.128 r  rstcnt_reg[10]/Q
                         net (fo=2, routed)           0.123     2.251    rstcnt_reg[10]
    SLICE_X36Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.361 r  rstcnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.361    rstcnt_reg[8]_i_1_n_5
    SLICE_X36Y114        FDRE                                         r  rstcnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.883     2.512    sys_clk_IBUF_BUFG
    SLICE_X36Y114        FDRE                                         r  rstcnt_reg[10]/C
                         clock pessimism             -0.548     1.964    
    SLICE_X36Y114        FDRE (Hold_fdre_C_D)         0.134     2.098    rstcnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.610     1.962    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y117        FDRE (Prop_fdre_C_Q)         0.164     2.126 r  rstcnt_reg[22]/Q
                         net (fo=2, routed)           0.123     2.249    rstcnt_reg[22]
    SLICE_X36Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.359 r  rstcnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.359    rstcnt_reg[20]_i_1_n_5
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.880     2.509    sys_clk_IBUF_BUFG
    SLICE_X36Y117        FDRE                                         r  rstcnt_reg[22]/C
                         clock pessimism             -0.547     1.962    
    SLICE_X36Y117        FDRE (Hold_fdre_C_D)         0.134     2.096    rstcnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.609     1.961    sys_clk_IBUF_BUFG
    SLICE_X36Y118        FDRE                                         r  rstcnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.164     2.125 r  rstcnt_reg[26]/Q
                         net (fo=2, routed)           0.123     2.248    rstcnt_reg[26]
    SLICE_X36Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.358 r  rstcnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.358    rstcnt_reg[24]_i_1_n_5
    SLICE_X36Y118        FDRE                                         r  rstcnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.879     2.508    sys_clk_IBUF_BUFG
    SLICE_X36Y118        FDRE                                         r  rstcnt_reg[26]/C
                         clock pessimism             -0.547     1.961    
    SLICE_X36Y118        FDRE (Hold_fdre_C_D)         0.134     2.095    rstcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rstcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.274ns (69.098%)  route 0.123ns (30.902%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.612     1.964    sys_clk_IBUF_BUFG
    SLICE_X36Y113        FDRE                                         r  rstcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y113        FDRE (Prop_fdre_C_Q)         0.164     2.128 r  rstcnt_reg[6]/Q
                         net (fo=2, routed)           0.123     2.251    rstcnt_reg[6]
    SLICE_X36Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.361 r  rstcnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.361    rstcnt_reg[4]_i_1_n_5
    SLICE_X36Y113        FDRE                                         r  rstcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.883     2.512    sys_clk_IBUF_BUFG
    SLICE_X36Y113        FDRE                                         r  rstcnt_reg[6]/C
                         clock pessimism             -0.548     1.964    
    SLICE_X36Y113        FDRE (Hold_fdre_C_D)         0.134     2.098    rstcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.613     1.965    sys_clk_IBUF_BUFG
    SLICE_X36Y112        FDRE                                         r  rstcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.164     2.129 r  rstcnt_reg[2]/Q
                         net (fo=2, routed)           0.124     2.253    rstcnt_reg[2]
    SLICE_X36Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.363 r  rstcnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.363    rstcnt_reg[0]_i_2_n_5
    SLICE_X36Y112        FDRE                                         r  rstcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.884     2.513    sys_clk_IBUF_BUFG
    SLICE_X36Y112        FDRE                                         r  rstcnt_reg[2]/C
                         clock pessimism             -0.548     1.965    
    SLICE_X36Y112        FDRE (Hold_fdre_C_D)         0.134     2.099    rstcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.608     1.960    sys_clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDRE (Prop_fdre_C_Q)         0.164     2.124 r  rstcnt_reg[30]/Q
                         net (fo=2, routed)           0.124     2.248    rstcnt_reg[30]
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.358 r  rstcnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.358    rstcnt_reg[28]_i_1_n_5
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.878     2.507    sys_clk_IBUF_BUFG
    SLICE_X36Y119        FDRE                                         r  rstcnt_reg[30]/C
                         clock pessimism             -0.547     1.960    
    SLICE_X36Y119        FDRE (Hold_fdre_C_D)         0.134     2.094    rstcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rstcnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.511ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.612     1.964    sys_clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  rstcnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y115        FDRE (Prop_fdre_C_Q)         0.164     2.128 r  rstcnt_reg[14]/Q
                         net (fo=2, routed)           0.124     2.252    rstcnt_reg[14]
    SLICE_X36Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.362 r  rstcnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.362    rstcnt_reg[12]_i_1_n_5
    SLICE_X36Y115        FDRE                                         r  rstcnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.882     2.511    sys_clk_IBUF_BUFG
    SLICE_X36Y115        FDRE                                         r  rstcnt_reg[14]/C
                         clock pessimism             -0.547     1.964    
    SLICE_X36Y115        FDRE (Hold_fdre_C_D)         0.134     2.098    rstcnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rstcnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.310ns (71.670%)  route 0.123ns (28.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.611     1.963    sys_clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  rstcnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y116        FDRE (Prop_fdre_C_Q)         0.164     2.127 r  rstcnt_reg[18]/Q
                         net (fo=2, routed)           0.123     2.250    rstcnt_reg[18]
    SLICE_X36Y116        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.396 r  rstcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.396    rstcnt_reg[16]_i_1_n_4
    SLICE_X36Y116        FDRE                                         r  rstcnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.881     2.510    sys_clk_IBUF_BUFG
    SLICE_X36Y116        FDRE                                         r  rstcnt_reg[19]/C
                         clock pessimism             -0.547     1.963    
    SLICE_X36Y116        FDRE (Hold_fdre_C_D)         0.134     2.097    rstcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rstcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstcnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.310ns (71.670%)  route 0.123ns (28.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.612     1.964    sys_clk_IBUF_BUFG
    SLICE_X36Y114        FDRE                                         r  rstcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDRE (Prop_fdre_C_Q)         0.164     2.128 r  rstcnt_reg[10]/Q
                         net (fo=2, routed)           0.123     2.251    rstcnt_reg[10]
    SLICE_X36Y114        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.397 r  rstcnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.397    rstcnt_reg[8]_i_1_n_4
    SLICE_X36Y114        FDRE                                         r  rstcnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.883     2.512    sys_clk_IBUF_BUFG
    SLICE_X36Y114        FDRE                                         r  rstcnt_reg[11]/C
                         clock pessimism             -0.548     1.964    
    SLICE_X36Y114        FDRE (Hold_fdre_C_D)         0.134     2.098    rstcnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y116  resetn_reg_rep_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y104  resetn_reg_rep_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y138  resetn_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y104  resetn_reg_rep/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y110  resetn_reg_rep__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y112  rstcnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y114  rstcnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y114  rstcnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y115  rstcnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y117  rstcnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y117  rstcnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y117  rstcnt_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y117  rstcnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y119  rstcnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y119  rstcnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y119  rstcnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y119  rstcnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y112  rstcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y112  rstcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y104  resetn_reg_rep_replica_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y138  resetn_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y116  resetn_reg_rep_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y116  resetn_reg_rep_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y104  resetn_reg_rep_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y104  resetn_reg_rep/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y114  rstcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y114  rstcnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y115  rstcnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y115  rstcnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out_clk_pll

Setup :            1  Failing Endpoint ,  Worst Slack       -0.121ns,  Total Violation       -0.121ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.873ns  (logic 2.058ns (35.041%)  route 3.815ns (64.959%))
  Logic Levels:           13  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -4.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.373ns = ( 21.373 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.625    18.400    your_cpu/ex_alu/p_0_in[0]
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.105    18.505 r  your_cpu/ex_alu/ex_mem_result[1]_i_4/O
                         net (fo=7, routed)           0.522    19.027    your_cpu/ex_alu_n_66
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.105    19.132 r  your_cpu/ex_mem_result[6]_i_45/O
                         net (fo=1, routed)           0.000    19.132    your_cpu/ex_mem_result[6]_i_45_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    19.572 r  your_cpu/ex_mem_result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.572    your_cpu/ex_mem_result_reg[6]_i_29_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  your_cpu/ex_mem_result_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.670    your_cpu/ex_mem_result_reg[6]_i_20_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  your_cpu/ex_mem_result_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.768    your_cpu/ex_mem_result_reg[6]_i_10_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 r  your_cpu/ex_mem_result_reg[6]_i_8/CO[3]
                         net (fo=2, routed)           0.705    20.572    your_cpu/ex_alu/CO[0]
    SLICE_X41Y111        LUT6 (Prop_lut6_I0_O)        0.105    20.677 r  your_cpu/ex_alu/ex_mem_result[1]_i_7/O
                         net (fo=1, routed)           0.113    20.789    your_cpu/ex_alu/ex_mem_result[1]_i_7_n_0
    SLICE_X41Y111        LUT6 (Prop_lut6_I2_O)        0.105    20.894 r  your_cpu/ex_alu/ex_mem_result[1]_i_3/O
                         net (fo=1, routed)           0.384    21.279    your_cpu/ex_alu/ex_mem_result[1]_i_3_n_0
    SLICE_X40Y110        LUT6 (Prop_lut6_I2_O)        0.105    21.384 r  your_cpu/ex_alu/ex_mem_result[1]_i_1/O
                         net (fo=1, routed)           0.000    21.384    your_cpu/ex_mem_result0[1]
    SLICE_X40Y110        FDRE                                         r  your_cpu/ex_mem_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.373    21.373    your_cpu/clk_out
    SLICE_X40Y110        FDRE                                         r  your_cpu/ex_mem_result_reg[1]/C
                         clock pessimism              0.000    21.373    
                         clock uncertainty           -0.182    21.191    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.072    21.263    your_cpu/ex_mem_result_reg[1]
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -21.384    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.596ns  (logic 1.953ns (34.900%)  route 3.643ns (65.100%))
  Logic Levels:           12  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 21.375 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.625    18.400    your_cpu/ex_alu/p_0_in[0]
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.105    18.505 r  your_cpu/ex_alu/ex_mem_result[1]_i_4/O
                         net (fo=7, routed)           0.420    18.925    your_cpu/ex_alu_n_66
    SLICE_X45Y104        LUT2 (Prop_lut2_I0_O)        0.105    19.030 r  your_cpu/ex_mem_result[3]_i_39/O
                         net (fo=1, routed)           0.000    19.030    your_cpu/ex_mem_result[3]_i_39_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    19.470 r  your_cpu/ex_mem_result_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.470    your_cpu/ex_mem_result_reg[3]_i_26_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.568 r  your_cpu/ex_mem_result_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.568    your_cpu/ex_mem_result_reg[3]_i_18_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.666 r  your_cpu/ex_mem_result_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.666    your_cpu/ex_mem_result_reg[3]_i_10_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.764 r  your_cpu/ex_mem_result_reg[3]_i_9/CO[3]
                         net (fo=2, routed)           0.823    20.587    your_cpu/ex_alu/ex_mem_result[8]_i_5_0[0]
    SLICE_X41Y106        LUT6 (Prop_lut6_I2_O)        0.105    20.692 r  your_cpu/ex_alu/ex_mem_result[3]_i_8/O
                         net (fo=1, routed)           0.310    21.002    your_cpu/ex_alu/ex_mem_result[3]_i_8_n_0
    SLICE_X41Y105        LUT6 (Prop_lut6_I5_O)        0.105    21.107 r  your_cpu/ex_alu/ex_mem_result[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.107    your_cpu/ex_mem_result0[3]
    SLICE_X41Y105        FDRE                                         r  your_cpu/ex_mem_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.375    21.375    your_cpu/clk_out
    SLICE_X41Y105        FDRE                                         r  your_cpu/ex_mem_result_reg[3]/C
                         clock pessimism              0.000    21.375    
                         clock uncertainty           -0.182    21.193    
    SLICE_X41Y105        FDRE (Setup_fdre_C_D)        0.030    21.223    your_cpu/ex_mem_result_reg[3]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                         -21.107    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.535ns  (logic 2.465ns (44.532%)  route 3.070ns (55.468%))
  Logic Levels:           14  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 21.296 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.710    18.485    your_cpu/ex_alu/p_0_in[0]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.105    18.590 r  your_cpu/ex_alu/addition_result_carry_i_7/O
                         net (fo=1, routed)           0.000    18.590    your_cpu/ex_alu/addition_result_carry_i_7_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.034 r  your_cpu/ex_alu/addition_result_carry/CO[3]
                         net (fo=1, routed)           0.000    19.034    your_cpu/ex_alu/addition_result_carry_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.134 r  your_cpu/ex_alu/addition_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.134    your_cpu/ex_alu/addition_result_carry__0_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.234 r  your_cpu/ex_alu/addition_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.234    your_cpu/ex_alu/addition_result_carry__1_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.334 r  your_cpu/ex_alu/addition_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.334    your_cpu/ex_alu/addition_result_carry__2_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.434 r  your_cpu/ex_alu/addition_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.434    your_cpu/ex_alu/addition_result_carry__3_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.534 r  your_cpu/ex_alu/addition_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.534    your_cpu/ex_alu/addition_result_carry__4_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    19.796 r  your_cpu/ex_alu/addition_result_carry__5/O[3]
                         net (fo=1, routed)           0.424    20.221    your_cpu/ex_alu/addition_result[27]
    SLICE_X43Y115        LUT6 (Prop_lut6_I4_O)        0.250    20.471 r  your_cpu/ex_alu/ex_mem_result[27]_i_7/O
                         net (fo=1, routed)           0.470    20.941    your_cpu/ex_alu/ex_mem_result[27]_i_7_n_0
    SLICE_X42Y116        LUT6 (Prop_lut6_I5_O)        0.105    21.046 r  your_cpu/ex_alu/ex_mem_result[27]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.046    your_cpu/ex_mem_result0[27]
    SLICE_X42Y116        FDRE                                         r  your_cpu/ex_mem_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.296    21.296    your_cpu/clk_out
    SLICE_X42Y116        FDRE                                         r  your_cpu/ex_mem_result_reg[27]/C
                         clock pessimism              0.000    21.296    
                         clock uncertainty           -0.182    21.114    
    SLICE_X42Y116        FDRE (Setup_fdre_C_D)        0.072    21.186    your_cpu/ex_mem_result_reg[27]
  -------------------------------------------------------------------
                         required time                         21.186    
                         arrival time                         -21.046    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.557ns  (logic 2.399ns (43.173%)  route 3.158ns (56.827%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -4.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 21.372 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.625    18.400    your_cpu/ex_alu/p_0_in[0]
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.105    18.505 r  your_cpu/ex_alu/ex_mem_result[1]_i_4/O
                         net (fo=7, routed)           0.000    18.505    your_cpu/ex_alu/subtraction_result_carry_i_7_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.962 r  your_cpu/ex_alu/subtraction_result_carry/CO[3]
                         net (fo=1, routed)           0.000    18.962    your_cpu/ex_alu/subtraction_result_carry_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.060 r  your_cpu/ex_alu/subtraction_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.060    your_cpu/ex_alu/subtraction_result_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.158 r  your_cpu/ex_alu/subtraction_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.158    your_cpu/ex_alu/subtraction_result_carry__1_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.256 r  your_cpu/ex_alu/subtraction_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.256    your_cpu/ex_alu/subtraction_result_carry__2_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    19.436 r  your_cpu/ex_alu/subtraction_result_carry__3/O[0]
                         net (fo=1, routed)           0.631    20.068    your_cpu/ex_alu/subtraction_result0_out[16]
    SLICE_X41Y112        LUT6 (Prop_lut6_I5_O)        0.249    20.317 r  your_cpu/ex_alu/ex_mem_result[16]_i_10/O
                         net (fo=1, routed)           0.116    20.432    your_cpu/ex_alu/ex_mem_result[16]_i_10_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I3_O)        0.105    20.537 r  your_cpu/ex_alu/ex_mem_result[16]_i_6/O
                         net (fo=1, routed)           0.204    20.742    your_cpu/ex_alu/ex_mem_result[16]_i_6_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I4_O)        0.105    20.847 r  your_cpu/ex_alu/ex_mem_result[16]_i_3/O
                         net (fo=1, routed)           0.116    20.962    your_cpu/ex_alu/ex_mem_result[16]_i_3_n_0
    SLICE_X41Y112        LUT6 (Prop_lut6_I2_O)        0.105    21.067 r  your_cpu/ex_alu/ex_mem_result[16]_i_1/O
                         net (fo=1, routed)           0.000    21.067    your_cpu/ex_mem_result0[16]
    SLICE_X41Y112        FDRE                                         r  your_cpu/ex_mem_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.372    21.372    your_cpu/clk_out
    SLICE_X41Y112        FDRE                                         r  your_cpu/ex_mem_result_reg[16]/C
                         clock pessimism              0.000    21.372    
                         clock uncertainty           -0.182    21.190    
    SLICE_X41Y112        FDRE (Setup_fdre_C_D)        0.030    21.220    your_cpu/ex_mem_result_reg[16]
  -------------------------------------------------------------------
                         required time                         21.220    
                         arrival time                         -21.067    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.514ns  (logic 2.382ns (43.195%)  route 3.132ns (56.805%))
  Logic Levels:           13  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 21.299 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.625    18.400    your_cpu/ex_alu/p_0_in[0]
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.105    18.505 r  your_cpu/ex_alu/ex_mem_result[1]_i_4/O
                         net (fo=7, routed)           0.000    18.505    your_cpu/ex_alu/subtraction_result_carry_i_7_n_0
    SLICE_X43Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.962 r  your_cpu/ex_alu/subtraction_result_carry/CO[3]
                         net (fo=1, routed)           0.000    18.962    your_cpu/ex_alu/subtraction_result_carry_n_0
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.060 r  your_cpu/ex_alu/subtraction_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.060    your_cpu/ex_alu/subtraction_result_carry__0_n_0
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.158 r  your_cpu/ex_alu/subtraction_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.158    your_cpu/ex_alu/subtraction_result_carry__1_n_0
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.256 r  your_cpu/ex_alu/subtraction_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.256    your_cpu/ex_alu/subtraction_result_carry__2_n_0
    SLICE_X43Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    19.516 r  your_cpu/ex_alu/subtraction_result_carry__3/O[3]
                         net (fo=1, routed)           0.478    19.994    your_cpu/ex_alu/subtraction_result0_out[19]
    SLICE_X44Y112        LUT6 (Prop_lut6_I2_O)        0.257    20.251 r  your_cpu/ex_alu/ex_mem_result[19]_i_7/O
                         net (fo=1, routed)           0.234    20.485    your_cpu/ex_alu/ex_mem_result[19]_i_7_n_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I2_O)        0.105    20.590 r  your_cpu/ex_alu/ex_mem_result[19]_i_3/O
                         net (fo=1, routed)           0.330    20.920    your_cpu/ex_alu/ex_mem_result[19]_i_3_n_0
    SLICE_X44Y113        LUT6 (Prop_lut6_I2_O)        0.105    21.025 r  your_cpu/ex_alu/ex_mem_result[19]_i_1/O
                         net (fo=1, routed)           0.000    21.025    your_cpu/ex_mem_result0[19]
    SLICE_X44Y113        FDRE                                         r  your_cpu/ex_mem_result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.299    21.299    your_cpu/clk_out
    SLICE_X44Y113        FDRE                                         r  your_cpu/ex_mem_result_reg[19]/C
                         clock pessimism              0.000    21.299    
                         clock uncertainty           -0.182    21.117    
    SLICE_X44Y113        FDRE (Setup_fdre_C_D)        0.072    21.189    your_cpu/ex_mem_result_reg[19]
  -------------------------------------------------------------------
                         required time                         21.189    
                         arrival time                         -21.025    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.524ns  (logic 2.260ns (40.916%)  route 3.264ns (59.084%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -4.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 21.374 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.710    18.485    your_cpu/ex_alu/p_0_in[0]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.105    18.590 r  your_cpu/ex_alu/addition_result_carry_i_7/O
                         net (fo=1, routed)           0.000    18.590    your_cpu/ex_alu/addition_result_carry_i_7_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.034 r  your_cpu/ex_alu/addition_result_carry/CO[3]
                         net (fo=1, routed)           0.000    19.034    your_cpu/ex_alu/addition_result_carry_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.134 r  your_cpu/ex_alu/addition_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.134    your_cpu/ex_alu/addition_result_carry__0_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.234 r  your_cpu/ex_alu/addition_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.234    your_cpu/ex_alu/addition_result_carry__1_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    19.491 r  your_cpu/ex_alu/addition_result_carry__2/O[1]
                         net (fo=1, routed)           0.632    20.124    your_cpu/ex_alu/addition_result[13]
    SLICE_X39Y109        LUT6 (Prop_lut6_I4_O)        0.245    20.369 r  your_cpu/ex_alu/ex_mem_result[13]_i_7/O
                         net (fo=1, routed)           0.113    20.482    your_cpu/ex_alu/ex_mem_result[13]_i_7_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I2_O)        0.105    20.587 r  your_cpu/ex_alu/ex_mem_result[13]_i_3/O
                         net (fo=1, routed)           0.343    20.929    your_cpu/ex_alu/ex_mem_result[13]_i_3_n_0
    SLICE_X39Y109        LUT6 (Prop_lut6_I2_O)        0.105    21.034 r  your_cpu/ex_alu/ex_mem_result[13]_i_1/O
                         net (fo=1, routed)           0.000    21.034    your_cpu/ex_mem_result0[13]
    SLICE_X39Y109        FDRE                                         r  your_cpu/ex_mem_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.374    21.374    your_cpu/clk_out
    SLICE_X39Y109        FDRE                                         r  your_cpu/ex_mem_result_reg[13]/C
                         clock pessimism              0.000    21.374    
                         clock uncertainty           -0.182    21.192    
    SLICE_X39Y109        FDRE (Setup_fdre_C_D)        0.030    21.222    your_cpu/ex_mem_result_reg[13]
  -------------------------------------------------------------------
                         required time                         21.222    
                         arrival time                         -21.034    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.543ns  (logic 1.953ns (35.235%)  route 3.590ns (64.766%))
  Logic Levels:           12  (CARRY4=4 LUT2=3 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -4.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 21.372 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.625    18.400    your_cpu/ex_alu/p_0_in[0]
    SLICE_X43Y106        LUT2 (Prop_lut2_I1_O)        0.105    18.505 r  your_cpu/ex_alu/ex_mem_result[1]_i_4/O
                         net (fo=7, routed)           0.522    19.027    your_cpu/ex_alu_n_66
    SLICE_X45Y108        LUT2 (Prop_lut2_I0_O)        0.105    19.132 r  your_cpu/ex_mem_result[6]_i_45/O
                         net (fo=1, routed)           0.000    19.132    your_cpu/ex_mem_result[6]_i_45_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    19.572 r  your_cpu/ex_mem_result_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    19.572    your_cpu/ex_mem_result_reg[6]_i_29_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.670 r  your_cpu/ex_mem_result_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.670    your_cpu/ex_mem_result_reg[6]_i_20_n_0
    SLICE_X45Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.768 r  your_cpu/ex_mem_result_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.768    your_cpu/ex_mem_result_reg[6]_i_10_n_0
    SLICE_X45Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.866 f  your_cpu/ex_mem_result_reg[6]_i_8/CO[3]
                         net (fo=2, routed)           0.709    20.576    your_cpu/ex_alu/CO[0]
    SLICE_X41Y111        LUT6 (Prop_lut6_I2_O)        0.105    20.681 r  your_cpu/ex_alu/ex_mem_result[6]_i_6/O
                         net (fo=1, routed)           0.268    20.949    your_cpu/ex_alu/ex_mem_result[6]_i_6_n_0
    SLICE_X40Y111        LUT6 (Prop_lut6_I5_O)        0.105    21.054 r  your_cpu/ex_alu/ex_mem_result[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    21.054    your_cpu/ex_mem_result0[6]
    SLICE_X40Y111        FDRE                                         r  your_cpu/ex_mem_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.372    21.372    your_cpu/clk_out
    SLICE_X40Y111        FDRE                                         r  your_cpu/ex_mem_result_reg[6]/C
                         clock pessimism              0.000    21.372    
                         clock uncertainty           -0.182    21.190    
    SLICE_X40Y111        FDRE (Setup_fdre_C_D)        0.072    21.262    your_cpu/ex_mem_result_reg[6]
  -------------------------------------------------------------------
                         required time                         21.262    
                         arrival time                         -21.054    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.502ns  (logic 2.496ns (45.367%)  route 3.006ns (54.633%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.370ns = ( 21.370 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.710    18.485    your_cpu/ex_alu/p_0_in[0]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.105    18.590 r  your_cpu/ex_alu/addition_result_carry_i_7/O
                         net (fo=1, routed)           0.000    18.590    your_cpu/ex_alu/addition_result_carry_i_7_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.034 r  your_cpu/ex_alu/addition_result_carry/CO[3]
                         net (fo=1, routed)           0.000    19.034    your_cpu/ex_alu/addition_result_carry_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.134 r  your_cpu/ex_alu/addition_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.134    your_cpu/ex_alu/addition_result_carry__0_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.234 r  your_cpu/ex_alu/addition_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.234    your_cpu/ex_alu/addition_result_carry__1_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.334 r  your_cpu/ex_alu/addition_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.334    your_cpu/ex_alu/addition_result_carry__2_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.434 r  your_cpu/ex_alu/addition_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.434    your_cpu/ex_alu/addition_result_carry__3_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.534 r  your_cpu/ex_alu/addition_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.534    your_cpu/ex_alu/addition_result_carry__4_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.634 r  your_cpu/ex_alu/addition_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.634    your_cpu/ex_alu/addition_result_carry__5_n_0
    SLICE_X42Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    19.833 r  your_cpu/ex_alu/addition_result_carry__6/O[2]
                         net (fo=1, routed)           0.317    20.151    your_cpu/ex_alu/addition_result[30]
    SLICE_X43Y114        LUT4 (Prop_lut4_I1_O)        0.244    20.395 r  your_cpu/ex_alu/ex_mem_result[30]_i_13/O
                         net (fo=1, routed)           0.513    20.907    your_cpu/ex_alu/ex_mem_result[30]_i_13_n_0
    SLICE_X41Y114        LUT6 (Prop_lut6_I5_O)        0.105    21.012 r  your_cpu/ex_alu/ex_mem_result[30]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    21.012    your_cpu/ex_mem_result0[30]
    SLICE_X41Y114        FDRE                                         r  your_cpu/ex_mem_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.370    21.370    your_cpu/clk_out
    SLICE_X41Y114        FDRE                                         r  your_cpu/ex_mem_result_reg[30]/C
                         clock pessimism              0.000    21.370    
                         clock uncertainty           -0.182    21.188    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.033    21.221    your_cpu/ex_mem_result_reg[30]
  -------------------------------------------------------------------
                         required time                         21.221    
                         arrival time                         -21.012    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.493ns  (logic 2.474ns (45.035%)  route 3.019ns (54.965%))
  Logic Levels:           15  (CARRY4=7 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -4.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 21.371 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.710    18.485    your_cpu/ex_alu/p_0_in[0]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.105    18.590 r  your_cpu/ex_alu/addition_result_carry_i_7/O
                         net (fo=1, routed)           0.000    18.590    your_cpu/ex_alu/addition_result_carry_i_7_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.034 r  your_cpu/ex_alu/addition_result_carry/CO[3]
                         net (fo=1, routed)           0.000    19.034    your_cpu/ex_alu/addition_result_carry_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.134 r  your_cpu/ex_alu/addition_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.134    your_cpu/ex_alu/addition_result_carry__0_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.234 r  your_cpu/ex_alu/addition_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.234    your_cpu/ex_alu/addition_result_carry__1_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.334 r  your_cpu/ex_alu/addition_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    19.334    your_cpu/ex_alu/addition_result_carry__2_n_0
    SLICE_X42Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.434 r  your_cpu/ex_alu/addition_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000    19.434    your_cpu/ex_alu/addition_result_carry__3_n_0
    SLICE_X42Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.534 r  your_cpu/ex_alu/addition_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.534    your_cpu/ex_alu/addition_result_carry__4_n_0
    SLICE_X42Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    19.712 r  your_cpu/ex_alu/addition_result_carry__5/O[0]
                         net (fo=1, routed)           0.524    20.236    your_cpu/ex_alu/addition_result[24]
    SLICE_X39Y113        LUT6 (Prop_lut6_I4_O)        0.238    20.474 r  your_cpu/ex_alu/ex_mem_result[24]_i_9/O
                         net (fo=1, routed)           0.204    20.678    your_cpu/ex_alu/ex_mem_result[24]_i_9_n_0
    SLICE_X39Y113        LUT6 (Prop_lut6_I2_O)        0.105    20.783 r  your_cpu/ex_alu/ex_mem_result[24]_i_3/O
                         net (fo=1, routed)           0.116    20.899    your_cpu/ex_alu/ex_mem_result[24]_i_3_n_0
    SLICE_X39Y113        LUT6 (Prop_lut6_I2_O)        0.105    21.004 r  your_cpu/ex_alu/ex_mem_result[24]_i_1/O
                         net (fo=1, routed)           0.000    21.004    your_cpu/ex_mem_result0[24]
    SLICE_X39Y113        FDRE                                         r  your_cpu/ex_mem_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.371    21.371    your_cpu/clk_out
    SLICE_X39Y113        FDRE                                         r  your_cpu/ex_mem_result_reg[24]/C
                         clock pessimism              0.000    21.371    
                         clock uncertainty           -0.182    21.189    
    SLICE_X39Y113        FDRE (Setup_fdre_C_D)        0.030    21.219    your_cpu/ex_mem_result_reg[24]
  -------------------------------------------------------------------
                         required time                         21.219    
                         arrival time                         -21.004    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/ex_mem_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_clk_pll rise@20.000ns - sys_clk rise@10.000ns)
  Data Path Delay:        5.473ns  (logic 2.270ns (41.476%)  route 3.203ns (58.524%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -4.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.375ns = ( 21.375 - 20.000 ) 
    Source Clock Delay      (SCD):    5.511ns = ( 15.511 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC19                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.416    11.416 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.602    14.018    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    14.099 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.412    15.511    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.379    15.890 f  resetn_reg_rep/Q
                         net (fo=103, routed)         0.437    16.327    your_cpu/ex_alu/ex_mem_reg2_data_reg[13]
    SLICE_X47Y104        LUT2 (Prop_lut2_I0_O)        0.105    16.432 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4/O
                         net (fo=1, routed)           0.385    16.817    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_4_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I5_O)        0.105    16.922 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3/O
                         net (fo=1, routed)           0.204    17.126    your_cpu/ex_alu/ex_mem_reg2_data[1]_i_3_n_0
    SLICE_X43Y104        LUT5 (Prop_lut5_I1_O)        0.105    17.231 f  your_cpu/ex_alu/ex_mem_reg2_data[1]_i_2/O
                         net (fo=13, routed)          0.439    17.670    your_cpu/ex_alu/mem_wb_result_reg[1]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.105    17.775 r  your_cpu/ex_alu/addition_result_carry_i_10/O
                         net (fo=11, routed)          0.710    18.485    your_cpu/ex_alu/p_0_in[0]
    SLICE_X42Y108        LUT2 (Prop_lut2_I1_O)        0.105    18.590 r  your_cpu/ex_alu/addition_result_carry_i_7/O
                         net (fo=1, routed)           0.000    18.590    your_cpu/ex_alu/addition_result_carry_i_7_n_0
    SLICE_X42Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.034 r  your_cpu/ex_alu/addition_result_carry/CO[3]
                         net (fo=1, routed)           0.000    19.034    your_cpu/ex_alu/addition_result_carry_n_0
    SLICE_X42Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.134 r  your_cpu/ex_alu/addition_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.134    your_cpu/ex_alu/addition_result_carry__0_n_0
    SLICE_X42Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.234 r  your_cpu/ex_alu/addition_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.234    your_cpu/ex_alu/addition_result_carry__1_n_0
    SLICE_X42Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    19.496 r  your_cpu/ex_alu/addition_result_carry__2/O[3]
                         net (fo=1, routed)           0.530    20.027    your_cpu/ex_alu/addition_result[15]
    SLICE_X38Y111        LUT6 (Prop_lut6_I4_O)        0.250    20.277 r  your_cpu/ex_alu/ex_mem_result[15]_i_6/O
                         net (fo=1, routed)           0.381    20.658    your_cpu/ex_alu/ex_mem_result[15]_i_6_n_0
    SLICE_X37Y111        LUT6 (Prop_lut6_I2_O)        0.105    20.763 r  your_cpu/ex_alu/ex_mem_result[15]_i_3/O
                         net (fo=1, routed)           0.116    20.879    your_cpu/ex_alu/ex_mem_result[15]_i_3_n_0
    SLICE_X37Y111        LUT6 (Prop_lut6_I2_O)        0.105    20.984 r  your_cpu/ex_alu/ex_mem_result[15]_i_1/O
                         net (fo=1, routed)           0.000    20.984    your_cpu/ex_mem_result0[15]
    SLICE_X37Y111        FDRE                                         r  your_cpu/ex_mem_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.687    21.687    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    17.743 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    19.923    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       1.375    21.375    your_cpu/clk_out
    SLICE_X37Y111        FDRE                                         r  your_cpu/ex_mem_result_reg[15]/C
                         clock pessimism              0.000    21.375    
                         clock uncertainty           -0.182    21.193    
    SLICE_X37Y111        FDRE (Setup_fdre_C_D)        0.030    21.223    your_cpu/ex_mem_result_reg[15]
  -------------------------------------------------------------------
                         required time                         21.223    
                         arrival time                         -20.984    
  -------------------------------------------------------------------
                         slack                                  0.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 resetn_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg1_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.086%)  route 0.302ns (61.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.936    sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  resetn_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     2.077 r  resetn_reg_rep__0/Q
                         net (fo=106, routed)         0.302     2.380    your_cpu/reg_file/id_ex_reg1_data_reg[24]
    SLICE_X51Y109        LUT6 (Prop_lut6_I5_O)        0.045     2.425 r  your_cpu/reg_file/id_ex_reg1_data[15]_i_1/O
                         net (fo=1, routed)           0.000     2.425    your_cpu/reg_file_n_59
    SLICE_X51Y109        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.855     0.855    your_cpu/clk_out
    SLICE_X51Y109        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[15]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.182     1.037    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.092     1.129    your_cpu/id_ex_reg1_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 resetn_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg1_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.186ns (37.545%)  route 0.309ns (62.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.936    sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  resetn_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     2.077 r  resetn_reg_rep__0/Q
                         net (fo=106, routed)         0.309     2.387    your_cpu/reg_file/id_ex_reg1_data_reg[24]
    SLICE_X50Y109        LUT6 (Prop_lut6_I5_O)        0.045     2.432 r  your_cpu/reg_file/id_ex_reg1_data[13]_i_1/O
                         net (fo=1, routed)           0.000     2.432    your_cpu/reg_file_n_61
    SLICE_X50Y109        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.855     0.855    your_cpu/clk_out
    SLICE_X50Y109        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[13]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.182     1.037    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.091     1.128    your_cpu/id_ex_reg1_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 resetn_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg1_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.175%)  route 0.314ns (62.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.936    sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  resetn_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     2.077 r  resetn_reg_rep__0/Q
                         net (fo=106, routed)         0.314     2.392    your_cpu/reg_file/id_ex_reg1_data_reg[24]
    SLICE_X51Y111        LUT6 (Prop_lut6_I5_O)        0.045     2.437 r  your_cpu/reg_file/id_ex_reg1_data[25]_i_1/O
                         net (fo=1, routed)           0.000     2.437    your_cpu/reg_file_n_49
    SLICE_X51Y111        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.854     0.854    your_cpu/clk_out
    SLICE_X51Y111        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[25]/C
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.182     1.036    
    SLICE_X51Y111        FDRE (Hold_fdre_C_D)         0.092     1.128    your_cpu/id_ex_reg1_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg2_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.001%)  route 0.361ns (65.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.938    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  resetn_reg_rep/Q
                         net (fo=103, routed)         0.361     2.440    your_cpu/reg_file/id_ex_reg1_data_reg[16]
    SLICE_X53Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.485 r  your_cpu/reg_file/id_ex_reg2_data[1]_i_1/O
                         net (fo=1, routed)           0.000     2.485    your_cpu/reg_file_n_41
    SLICE_X53Y104        FDRE                                         r  your_cpu/id_ex_reg2_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.856     0.856    your_cpu/clk_out
    SLICE_X53Y104        FDRE                                         r  your_cpu/id_ex_reg2_data_reg[1]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.182     1.038    
    SLICE_X53Y104        FDRE (Hold_fdre_C_D)         0.091     1.129    your_cpu/id_ex_reg2_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg2_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.803%)  route 0.364ns (66.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.938    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  resetn_reg_rep/Q
                         net (fo=103, routed)         0.364     2.444    your_cpu/reg_file/id_ex_reg1_data_reg[16]
    SLICE_X55Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.489 r  your_cpu/reg_file/id_ex_reg2_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.489    your_cpu/reg_file_n_35
    SLICE_X55Y104        FDRE                                         r  your_cpu/id_ex_reg2_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.856     0.856    your_cpu/clk_out
    SLICE_X55Y104        FDRE                                         r  your_cpu/id_ex_reg2_data_reg[7]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.182     1.038    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.092     1.130    your_cpu/id_ex_reg2_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg1_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.741%)  route 0.365ns (66.259%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.938    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  resetn_reg_rep/Q
                         net (fo=103, routed)         0.365     2.445    your_cpu/reg_file/id_ex_reg1_data_reg[16]
    SLICE_X55Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.490 r  your_cpu/reg_file/id_ex_reg1_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.490    your_cpu/reg_file_n_67
    SLICE_X55Y104        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.856     0.856    your_cpu/clk_out
    SLICE_X55Y104        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[7]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.182     1.038    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.091     1.129    your_cpu/id_ex_reg1_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 resetn_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg1_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.186ns (33.055%)  route 0.377ns (66.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.936    sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  resetn_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     2.077 r  resetn_reg_rep__0/Q
                         net (fo=106, routed)         0.377     2.454    your_cpu/reg_file/id_ex_reg1_data_reg[24]
    SLICE_X51Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.499 r  your_cpu/reg_file/id_ex_reg1_data[27]_i_1/O
                         net (fo=1, routed)           0.000     2.499    your_cpu/reg_file_n_47
    SLICE_X51Y112        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.852     0.852    your_cpu/clk_out
    SLICE_X51Y112        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[27]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.182     1.034    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.091     1.125    your_cpu/id_ex_reg1_data_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 resetn_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/reg_file/register_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.186ns (29.844%)  route 0.437ns (70.156%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.584     1.936    sys_clk_IBUF_BUFG
    SLICE_X47Y110        FDRE                                         r  resetn_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.141     2.077 r  resetn_reg_rep__0/Q
                         net (fo=106, routed)         0.317     2.395    your_cpu/id_ex_reg1_data_reg[24]_0
    SLICE_X51Y111        LUT4 (Prop_lut4_I2_O)        0.045     2.440 r  your_cpu/register_reg_r1_0_31_12_17_i_6/O
                         net (fo=4, routed)           0.120     2.560    your_cpu/reg_file/register_reg_r1_0_31_12_17/DIC0
    SLICE_X52Y111        RAMD32                                       r  your_cpu/reg_file/register_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.854     0.854    your_cpu/reg_file/register_reg_r1_0_31_12_17/WCLK
    SLICE_X52Y111        RAMD32                                       r  your_cpu/reg_file/register_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.182     1.036    
    SLICE_X52Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.180    your_cpu/reg_file/register_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.388ns  (arrival time - required time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg1_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.186ns (32.149%)  route 0.393ns (67.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.938    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  resetn_reg_rep/Q
                         net (fo=103, routed)         0.393     2.472    your_cpu/reg_file/id_ex_reg1_data_reg[16]
    SLICE_X54Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.517 r  your_cpu/reg_file/id_ex_reg1_data[6]_i_1/O
                         net (fo=1, routed)           0.000     2.517    your_cpu/reg_file_n_68
    SLICE_X54Y104        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.856     0.856    your_cpu/clk_out
    SLICE_X54Y104        FDRE                                         r  your_cpu/id_ex_reg1_data_reg[6]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.182     1.038    
    SLICE_X54Y104        FDRE (Hold_fdre_C_D)         0.091     1.129    your_cpu/id_ex_reg1_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 resetn_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_cpu/id_ex_reg2_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.904%)  route 0.397ns (68.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC19                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.938    sys_clk_IBUF_BUFG
    SLICE_X49Y104        FDRE                                         r  resetn_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     2.079 r  resetn_reg_rep/Q
                         net (fo=103, routed)         0.397     2.476    your_cpu/reg_file/id_ex_reg1_data_reg[16]
    SLICE_X54Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.521 r  your_cpu/reg_file/id_ex_reg2_data[10]_i_1/O
                         net (fo=1, routed)           0.000     2.521    your_cpu/reg_file_n_32
    SLICE_X54Y104        FDRE                                         r  your_cpu/id_ex_reg2_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.022     1.022    pll/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    pll/inst/clk_out_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  pll/inst/clkout1_buf/O
                         net (fo=16145, routed)       0.856     0.856    your_cpu/clk_out
    SLICE_X54Y104        FDRE                                         r  your_cpu/id_ex_reg2_data_reg[10]/C
                         clock pessimism              0.000     0.856    
                         clock uncertainty            0.182     1.038    
    SLICE_X54Y104        FDRE (Hold_fdre_C_D)         0.092     1.130    your_cpu/id_ex_reg2_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  1.392    





