<HTML>
<HEAD>
<TITLE>Innovus</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 23.31-s109_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID ei-vm-018.othr.de)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sun Jun 22 20:17:33 2025</TD></TR>
<TR><TD>#  Design:          /TD><TD>fpga_top</TD></TR>
<TR><TD>#  Command:    </TD><TD>checkDesign -floorplan</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Design Cell List</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Cells used in the design</B></P></CAPTION>
    <TR>
    <TD>sg13g2_IOPadVdd<BR></TD>
    <TR>
    <TD>sg13g2_IOPadVss<BR></TD>
    <TR>
    <TD>sg13g2_IOPadInOut30mA<BR></TD>
    <TR>
    <TD>sg13g2_IOPadOut30mA<BR></TD>
    <TR>
    <TD>sg13g2_IOPadIn<BR></TD>
    <TR>
    <TD>sg13g2_Corner<BR></TD>
    <TR>
    <TD>sg13g2_sdfbbp_1<BR></TD>
    <TR>
    <TD>sg13g2_or2_1<BR></TD>
    <TR>
    <TD>sg13g2_nand2_1<BR></TD>
    <TR>
    <TD>sg13g2_mux2_1<BR></TD>
    <TR>
    <TD>sg13g2_inv_4<BR></TD>
    <TR>
    <TD>sg13g2_inv_1<BR></TD>
    <TR>
    <TD>sg13g2_ebufn_2<BR></TD>
    <TR>
    <TD>sg13g2_dfrbp_1<BR></TD>
    <TR>
    <TD>sg13g2_buf_4<BR></TD>
</TABLE>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Non-uniquified instances used in the design</B></P></CAPTION>
    <TR>
    <TD>pad_pReset/gpin<BR></TD>
    <TR>
    <TD>pad_prog_clk/gpin<BR></TD>
    <TR>
    <TD>pad_set/gpin<BR></TD>
    <TR>
    <TD>pad_reset/gpin<BR></TD>
    <TR>
    <TD>pad_clk/gpin<BR></TD>
    <TR>
    <TD>pad_ccff_head/gpin<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_1__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_top_2__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_right_3__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_2__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_0_/pad_cell<BR></TD>
    <TR>
    <TD>Corner_TL<BR></TD>
    <TR>
    <TD>Corner_TR<BR></TD>
    <TR>
    <TD>Corner_BR<BR></TD>
    <TR>
    <TD>Corner_BL<BR></TD>
    <TR>
    <TD>pad_pwr1<BR></TD>
    <TR>
    <TD>pad_gnd1<BR></TD>
    <TR>
    <TD>pad_pwr2<BR></TD>
    <TR>
    <TD>pad_pwr3<BR></TD>
    <TR>
    <TD>pad_gnd2<BR></TD>
    <TR>
    <TD>Corner_TL2<BR></TD>
    <TR>
    <TD>Corner_TL1<BR></TD>
    <TR>
    <TD>Corner_TR2<BR></TD>
    <TR>
    <TD>Corner_TR1<BR></TD>
    <TR>
    <TD>Corner_BR2<BR></TD>
    <TR>
    <TD>Corner_BR1<BR></TD>
    <TR>
    <TD>Corner_BL2<BR></TD>
    <TR>
    <TD>Corner_BL1<BR></TD>
</TABLE>

</BODY>
</HTML>
