Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May  7 19:36:17 2024
| Host         : DESKTOP-T6T718M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clk_divider_bd_wrapper_timing_summary_routed.rpt -pb clk_divider_bd_wrapper_timing_summary_routed.pb -rpx clk_divider_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : clk_divider_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.929        0.000                      0                   56        0.262        0.000                      0                   56        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.929        0.000                      0                   56        0.262        0.000                      0                   56        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.828ns (24.268%)  route 2.584ns (75.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.104     2.554    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.010 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.670     3.681    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]
    SLICE_X112Y123       LUT4 (Prop_lut4_I2_O)        0.124     3.805 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.256    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.380 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.838    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     4.962 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          1.004     5.966    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.857    10.238    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/C
                         clock pessimism              0.122    10.360    
                         clock uncertainty           -0.035    10.325    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.896    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.828ns (24.268%)  route 2.584ns (75.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.104     2.554    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.010 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.670     3.681    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]
    SLICE_X112Y123       LUT4 (Prop_lut4_I2_O)        0.124     3.805 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.256    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.380 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.838    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     4.962 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          1.004     5.966    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.857    10.238    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[21]/C
                         clock pessimism              0.122    10.360    
                         clock uncertainty           -0.035    10.325    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.896    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.828ns (24.268%)  route 2.584ns (75.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.104     2.554    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.010 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.670     3.681    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]
    SLICE_X112Y123       LUT4 (Prop_lut4_I2_O)        0.124     3.805 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.256    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.380 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.838    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     4.962 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          1.004     5.966    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.857    10.238    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                         clock pessimism              0.122    10.360    
                         clock uncertainty           -0.035    10.325    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.896    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.828ns (24.268%)  route 2.584ns (75.732%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.104     2.554    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.456     3.010 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/Q
                         net (fo=2, routed)           0.670     3.681    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]
    SLICE_X112Y123       LUT4 (Prop_lut4_I2_O)        0.124     3.805 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.256    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.380 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.838    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     4.962 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          1.004     5.966    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.857    10.238    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/C
                         clock pessimism              0.122    10.360    
                         clock uncertainty           -0.035    10.325    
    SLICE_X113Y123       FDRE (Setup_fdre_C_R)       -0.429     9.896    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.896    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.828ns (24.478%)  route 2.555ns (75.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 10.224 - 8.000 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.979     2.430    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     2.886 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.854     3.740    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
    SLICE_X112Y123       LUT4 (Prop_lut4_I0_O)        0.124     3.864 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.316    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.440 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.898    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.022 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          0.791     5.813    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.844    10.224    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]/C
                         clock pessimism              0.122    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X113Y124       FDRE (Setup_fdre_C_R)       -0.429     9.882    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.828ns (24.478%)  route 2.555ns (75.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 10.224 - 8.000 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.979     2.430    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     2.886 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.854     3.740    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
    SLICE_X112Y123       LUT4 (Prop_lut4_I0_O)        0.124     3.864 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.316    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.440 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.898    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.022 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          0.791     5.813    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.844    10.224    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[25]/C
                         clock pessimism              0.122    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X113Y124       FDRE (Setup_fdre_C_R)       -0.429     9.882    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.828ns (24.478%)  route 2.555ns (75.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 10.224 - 8.000 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.979     2.430    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     2.886 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.854     3.740    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
    SLICE_X112Y123       LUT4 (Prop_lut4_I0_O)        0.124     3.864 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.316    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.440 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.898    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.022 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          0.791     5.813    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.844    10.224    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/C
                         clock pessimism              0.122    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X113Y124       FDRE (Setup_fdre_C_R)       -0.429     9.882    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.828ns (24.478%)  route 2.555ns (75.522%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 10.224 - 8.000 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.979     2.430    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     2.886 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.854     3.740    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
    SLICE_X112Y123       LUT4 (Prop_lut4_I0_O)        0.124     3.864 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.316    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.440 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.898    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.022 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          0.791     5.813    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.844    10.224    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/C
                         clock pessimism              0.122    10.346    
                         clock uncertainty           -0.035    10.311    
    SLICE_X113Y124       FDRE (Setup_fdre_C_R)       -0.429     9.882    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          9.882    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.828ns (23.973%)  route 2.626ns (76.027%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.979     2.430    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     2.886 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.854     3.740    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
    SLICE_X112Y123       LUT4 (Prop_lut4_I0_O)        0.124     3.864 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.316    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.440 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.898    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.022 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          0.862     5.884    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.965    10.345    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[16]/C
                         clock pessimism              0.122    10.467    
                         clock uncertainty           -0.035    10.432    
    SLICE_X113Y122       FDRE (Setup_fdre_C_R)       -0.429    10.003    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.828ns (23.973%)  route 2.626ns (76.027%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.345 - 8.000 ) 
    Source Clock Delay      (SCD):    2.430ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.979     2.430    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.456     2.886 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.854     3.740    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
    SLICE_X112Y123       LUT4 (Prop_lut4_I0_O)        0.124     3.864 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5/O
                         net (fo=1, routed)           0.452     4.316    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_5_n_0
    SLICE_X112Y123       LUT5 (Prop_lut5_I3_O)        0.124     4.440 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3/O
                         net (fo=2, routed)           0.458     4.898    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_3_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I5_O)        0.124     5.022 r  clk_divider_bd_i/ClockDivider_0/U0/counter[0]_i_1/O
                         net (fo=28, routed)          0.862     5.884    clk_divider_bd_i/ClockDivider_0/U0/clear
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     8.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.965    10.345    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[17]/C
                         clock pessimism              0.122    10.467    
                         clock uncertainty           -0.035    10.432    
    SLICE_X113Y122       FDRE (Setup_fdre_C_R)       -0.429    10.003    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  4.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.427     0.646    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/Q
                         net (fo=2, routed)           0.118     0.905    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.013 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.013    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.487     0.893    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]/C
                         clock pessimism             -0.248     0.646    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.105     0.751    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.448     0.667    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     0.808 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     0.927    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.035 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.035    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]_i_1_n_4
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.513     0.920    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]/C
                         clock pessimism             -0.253     0.667    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     0.772    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.508     0.727    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     0.868 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.987    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]
    SLICE_X113Y121       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.095 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.095    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.583     0.990    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]/C
                         clock pessimism             -0.263     0.727    
    SLICE_X113Y121       FDRE (Hold_fdre_C_D)         0.105     0.832    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.487     0.706    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141     0.847 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.967    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]
    SLICE_X113Y122       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.075 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.075    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[16]_i_1_n_4
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.557     0.963    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y122       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]/C
                         clock pessimism             -0.258     0.706    
    SLICE_X113Y122       FDRE (Hold_fdre_C_D)         0.105     0.811    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.992ns
    Source Clock Delay      (SCD):    0.729ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.510     0.729    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y118       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDRE (Prop_fdre_C_Q)         0.141     0.870 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     0.990    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]
    SLICE_X113Y118       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.098 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.098    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[0]_i_2_n_4
    SLICE_X113Y118       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.585     0.992    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y118       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]/C
                         clock pessimism             -0.263     0.729    
    SLICE_X113Y118       FDRE (Hold_fdre_C_D)         0.105     0.834    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.448     0.667    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     0.808 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/Q
                         net (fo=2, routed)           0.114     0.922    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.037 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.037    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]_i_1_n_7
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.513     0.920    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]/C
                         clock pessimism             -0.253     0.667    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     0.772    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.508     0.727    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     0.868 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     0.989    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]
    SLICE_X113Y121       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.100 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.100    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]_i_1_n_5
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.583     0.990    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]/C
                         clock pessimism             -0.263     0.727    
    SLICE_X113Y121       FDRE (Hold_fdre_C_D)         0.105     0.832    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.624%)  route 0.121ns (32.376%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.427     0.646    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/Q
                         net (fo=2, routed)           0.121     0.907    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]
    SLICE_X113Y124       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.018 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.018    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[24]_i_1_n_5
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.487     0.893    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y124       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]/C
                         clock pessimism             -0.248     0.646    
    SLICE_X113Y124       FDRE (Hold_fdre_C_D)         0.105     0.751    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.667ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.448     0.667    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDRE (Prop_fdre_C_Q)         0.141     0.808 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.121     0.929    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
    SLICE_X113Y123       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.040 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.040    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[20]_i_1_n_5
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.513     0.920    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y123       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]/C
                         clock pessimism             -0.253     0.667    
    SLICE_X113Y123       FDRE (Hold_fdre_C_D)         0.105     0.772    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.508     0.727    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     0.868 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.117     0.986    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]
    SLICE_X113Y121       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.101 r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.101    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]_i_1_n_7
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.583     0.990    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
                         clock pessimism             -0.263     0.727    
    SLICE_X113Y121       FDRE (Hold_fdre_C_D)         0.105     0.832    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y118  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y122  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y122  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y122  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y118  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y120  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y121  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.298ns  (logic 4.411ns (47.445%)  route 4.887ns (52.555%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          1.155     2.606    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y120       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y120       FDRE (Prop_fdre_C_Q)         0.456     3.062 f  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[8]/Q
                         net (fo=3, routed)           0.851     3.913    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[8]
    SLICE_X112Y119       LUT4 (Prop_lut4_I0_O)        0.124     4.037 f  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_4/O
                         net (fo=1, routed)           0.680     4.717    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_4_n_0
    SLICE_X112Y119       LUT6 (Prop_lut6_I0_O)        0.124     4.841 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_2/O
                         net (fo=1, routed)           0.663     5.504    clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0_i_2_n_0
    SLICE_X112Y120       LUT6 (Prop_lut6_I2_O)        0.124     5.628 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0/O
                         net (fo=1, routed)           2.692     8.320    CLK_OUT_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.583    11.904 r  CLK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    11.904    CLK_OUT
    T14                                                               r  CLK_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CLK_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.470ns (61.346%)  route 0.926ns (38.654%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_IN_IBUF_inst/O
                         net (fo=28, routed)          0.508     0.727    clk_divider_bd_i/ClockDivider_0/U0/CLK_IN
    SLICE_X113Y121       FDRE                                         r  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDRE (Prop_fdre_C_Q)         0.141     0.868 f  clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]/Q
                         net (fo=3, routed)           0.162     1.031    clk_divider_bd_i/ClockDivider_0/U0/counter_reg[12]
    SLICE_X112Y120       LUT6 (Prop_lut6_I1_O)        0.045     1.076 r  clk_divider_bd_i/ClockDivider_0/U0/CLK_OUT_INST_0/O
                         net (fo=1, routed)           0.764     1.839    CLK_OUT_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.284     3.123 r  CLK_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.123    CLK_OUT
    T14                                                               r  CLK_OUT (OUT)
  -------------------------------------------------------------------    -------------------





