/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [13:0] _03_;
  reg [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [20:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [20:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~celloutsig_0_20z;
  assign celloutsig_0_34z = ~celloutsig_0_29z;
  assign celloutsig_1_10z = ~celloutsig_1_2z;
  assign celloutsig_0_3z = ~((celloutsig_0_0z | celloutsig_0_0z) & _00_);
  assign celloutsig_0_20z = ~((celloutsig_0_3z | celloutsig_0_12z) & celloutsig_0_6z[3]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[0] | celloutsig_1_0z) & (celloutsig_1_1z | celloutsig_1_3z[0]));
  assign celloutsig_0_9z = ~((celloutsig_0_0z | celloutsig_0_7z) & (_01_ | celloutsig_0_3z));
  assign celloutsig_1_2z = in_data[156] | celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_6z[8] | in_data[118];
  assign celloutsig_0_15z = celloutsig_0_6z[7] | celloutsig_0_6z[6];
  assign celloutsig_1_4z = celloutsig_1_3z[0] ^ celloutsig_1_3z[3];
  assign celloutsig_0_7z = celloutsig_0_5z ^ in_data[23];
  assign celloutsig_0_12z = celloutsig_0_0z ^ celloutsig_0_8z;
  assign celloutsig_0_28z = celloutsig_0_15z ^ celloutsig_0_6z[1];
  assign celloutsig_0_29z = celloutsig_0_27z[16] ^ celloutsig_0_13z[4];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 14'h0000;
    else _03_ <= { celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_21z, _02_[3], _01_, _00_, _02_[0], celloutsig_0_12z, celloutsig_0_29z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_9z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 6'h00;
    else _04_ <= celloutsig_1_6z[16:11];
  reg [3:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 4'h0;
    else _22_ <= in_data[14:11];
  assign { _02_[3], _01_, _00_, _02_[0] } = _22_;
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z } & { in_data[173:167], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z[3:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_3z[3:2], celloutsig_1_3z[3], celloutsig_1_3z[0] };
  assign celloutsig_1_13z = { celloutsig_1_5z[5:4], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_10z } & { celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_13z[4:3], celloutsig_1_13z, _04_, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z } & { in_data[134:119], celloutsig_1_3z[3:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_10z };
  assign celloutsig_0_6z = { _02_[3], _01_, _00_, _02_[0], _02_[3], _01_, _00_, _02_[0], celloutsig_0_5z } / { 1'h1, in_data[32:26], celloutsig_0_3z };
  assign celloutsig_1_19z = in_data[101:97] / { 1'h1, celloutsig_1_6z[5:4], celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[42:24], celloutsig_0_0z } / { 1'h1, in_data[58:41], in_data[0] };
  assign celloutsig_0_5z = in_data[86:84] <= in_data[66:64];
  assign celloutsig_0_11z = { _01_, celloutsig_0_8z, celloutsig_0_3z } && in_data[33:31];
  assign celloutsig_0_25z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_14z } && celloutsig_0_13z[4:2];
  assign celloutsig_0_24z = ! { _01_, _00_, _02_[0], _02_[3], _01_, _00_, _02_[0] };
  assign celloutsig_0_19z = celloutsig_0_6z[8:5] || { _02_[3], _01_, _00_, _02_[0] };
  assign celloutsig_1_7z = ~ celloutsig_1_5z[10:8];
  assign celloutsig_0_14z = | celloutsig_0_6z[6:4];
  assign celloutsig_0_17z = | { celloutsig_0_9z, in_data[47:39], celloutsig_0_0z };
  assign celloutsig_0_4z = ~^ in_data[68:66];
  assign celloutsig_0_0z = ^ in_data[48:45];
  assign celloutsig_1_0z = ^ in_data[180:170];
  assign celloutsig_1_1z = ^ { in_data[126:119], celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z[10:5], celloutsig_1_1z } - { _04_[4:0], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z } - { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_27z = { _00_, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_11z, _02_[3], _01_, _00_, _02_[0], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_19z } - { celloutsig_0_1z[16:3], celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z[3:2], celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z[3:2], celloutsig_1_3z[3], celloutsig_1_3z[0] } ~^ in_data[159:147];
  assign celloutsig_0_55z = { celloutsig_0_10z, celloutsig_0_50z, celloutsig_0_31z } ^ celloutsig_0_18z[6:4];
  assign celloutsig_0_16z = celloutsig_0_1z[4:1] ^ { celloutsig_0_1z[14:13], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_6z[4:3], celloutsig_0_14z, celloutsig_0_13z } ^ in_data[76:69];
  assign celloutsig_0_50z = ~((celloutsig_0_14z & celloutsig_0_24z) | celloutsig_0_0z);
  assign celloutsig_0_56z = ~((celloutsig_0_20z & celloutsig_0_34z) | _03_[12]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z & _02_[3]) | celloutsig_0_4z);
  assign celloutsig_0_10z = ~((celloutsig_0_6z[3] & celloutsig_0_5z) | in_data[76]);
  assign celloutsig_0_21z = ~((celloutsig_0_16z[2] & celloutsig_0_8z) | (celloutsig_0_13z[4] & celloutsig_0_11z));
  assign { celloutsig_1_3z[0], celloutsig_1_3z[3:2] } = ~ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign _02_[2:1] = { _01_, _00_ };
  assign celloutsig_1_3z[1] = celloutsig_1_3z[3];
  assign { out_data[148:128], out_data[100:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
