{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665339438947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665339438947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 12:17:18 2022 " "Processing started: Sun Oct 09 12:17:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665339438947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665339438947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off in_mod -c in_mod " "Command: quartus_map --read_settings_files=on --write_settings_files=off in_mod -c in_mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665339438947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665339439493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665339439493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_mod.bdf 1 1 " "Using design file in_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_mod " "Found entity 1: in_mod" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665339448170 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665339448170 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "in_mod " "Elaborating entity \"in_mod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665339448170 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst10 " "Primitive \"NOT\" of instance \"inst10\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 400 5952 6000 432 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 592 1144 1192 624 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst15 " "Primitive \"NOT\" of instance \"inst15\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 592 1224 1272 624 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 592 1304 1352 624 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst17 " "Primitive \"NOT\" of instance \"inst17\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 592 1384 1432 624 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 1536 1584 616 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 1616 1664 616 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 1696 1744 616 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 1776 1824 616 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 1896 1944 616 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 1976 2024 616 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 2056 2104 616 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 584 2136 2184 616 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst26 " "Primitive \"NOT\" of instance \"inst26\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 576 2288 2336 608 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst27 " "Primitive \"NOT\" of instance \"inst27\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 576 2368 2416 608 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst28 " "Primitive \"NOT\" of instance \"inst28\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 576 2448 2496 608 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst29 " "Primitive \"NOT\" of instance \"inst29\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 576 2528 2576 608 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst30 " "Primitive \"AND2\" of instance \"inst30\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 872 2720 2784 920 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst31 " "Primitive \"AND2\" of instance \"inst31\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 1064 2720 2784 1112 "inst31" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst4 " "Primitive \"VCC\" of instance \"inst4\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 480 5504 5536 496 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst7 " "Primitive \"AND2\" of instance \"inst7\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 464 6024 6088 512 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst9 " "Primitive \"NOT\" of instance \"inst9\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 416 5888 5936 448 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1665339448186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665339448642 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665339448642 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665339448642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst34 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst34\"" {  } { { "in_mod.bdf" "inst34" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 856 4200 4344 1160 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665339448642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:clock " "Elaborating entity \"7404\" for hierarchy \"7404:clock\"" {  } { { "in_mod.bdf" "clock" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 368 5288 5336 400 "clock" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665339448668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:clock " "Elaborated megafunction instantiation \"7404:clock\"" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 368 5288 5336 400 "clock" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665339448668 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665339448684 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665339448684 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665339448684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out bus_split_out:inst " "Elaborating entity \"bus_split_out\" for hierarchy \"bus_split_out:inst\"" {  } { { "in_mod.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 312 680 824 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665339448684 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[0\] " "Node \"b\[0\]\" is missing source" {  } { { "in_mod.bdf" "b\[0\]" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/Fpga implementation/16_bit/in_mod.bdf" { { 880 3936 4104 897 "b\[0\]" "" } { 888 3928 4104 905 "b\[1\]" "" } { 904 3920 4104 921 "b\[2\]" "" } { 920 3912 4104 937 "b\[3\]" "" } { 936 3896 4104 953 "b\[4\]" "" } { 952 3888 4104 969 "b\[5\]" "" } { 968 3880 4104 985 "b\[6\]" "" } { 984 3872 4104 1001 "b\[7\]" "" } { 1000 3784 4104 1017 "b\[8\]" "" } { 1016 3800 4104 1033 "b\[9\]" "" } { 1032 3808 4104 1049 "b\[10\]" "" } { 1048 3824 4104 1065 "b\[11\]" "" } { 1064 3840 4104 1081 "b\[12\]" "" } { 1080 3856 4104 1097 "b\[13\]" "" } { 1096 3864 4104 1113 "b\[14\]" "" } { 1112 3872 4104 1129 "b\[15\]" "" } { 872 4098 4200 889 "b\[15..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[1\] " "Node \"b\[1\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[2\] " "Node \"b\[2\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[3\] " "Node \"b\[3\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[4\] " "Node \"b\[4\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[5\] " "Node \"b\[5\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[6\] " "Node \"b\[6\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[7\] " "Node \"b\[7\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[8\] " "Node \"b\[8\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[9\] " "Node \"b\[9\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[10\] " "Node \"b\[10\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[11\] " "Node \"b\[11\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[12\] " "Node \"b\[12\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[13\] " "Node \"b\[13\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[14\] " "Node \"b\[14\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "b\[15\] " "Node \"b\[15\]\" is missing source" {  } {  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1665339448730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665339448814 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 09 12:17:28 2022 " "Processing ended: Sun Oct 09 12:17:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665339448814 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665339448814 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665339448814 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665339448814 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665339449430 ""}
