{
  "module_name": "imx8mp-clock.h",
  "hash_id": "e2a1623da3e8c569c0f7abf9c45eb0eb7cd09f7eb7347abfb5a44d74cb3cb59e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx8mp-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX8MP_H\n#define __DT_BINDINGS_CLOCK_IMX8MP_H\n\n#define IMX8MP_CLK_DUMMY\t\t\t0\n#define IMX8MP_CLK_32K\t\t\t\t1\n#define IMX8MP_CLK_24M\t\t\t\t2\n#define IMX8MP_OSC_HDMI_CLK\t\t\t3\n#define IMX8MP_CLK_EXT1\t\t\t\t4\n#define IMX8MP_CLK_EXT2\t\t\t\t5\n#define IMX8MP_CLK_EXT3\t\t\t\t6\n#define IMX8MP_CLK_EXT4\t\t\t\t7\n#define IMX8MP_AUDIO_PLL1_REF_SEL\t\t8\n#define IMX8MP_AUDIO_PLL2_REF_SEL\t\t9\n#define IMX8MP_VIDEO_PLL1_REF_SEL\t\t10\n#define IMX8MP_DRAM_PLL_REF_SEL\t\t\t11\n#define IMX8MP_GPU_PLL_REF_SEL\t\t\t12\n#define IMX8MP_VPU_PLL_REF_SEL\t\t\t13\n#define IMX8MP_ARM_PLL_REF_SEL\t\t\t14\n#define IMX8MP_SYS_PLL1_REF_SEL\t\t\t15\n#define IMX8MP_SYS_PLL2_REF_SEL\t\t\t16\n#define IMX8MP_SYS_PLL3_REF_SEL\t\t\t17\n#define IMX8MP_AUDIO_PLL1\t\t\t18\n#define IMX8MP_AUDIO_PLL2\t\t\t19\n#define IMX8MP_VIDEO_PLL1\t\t\t20\n#define IMX8MP_DRAM_PLL\t\t\t\t21\n#define IMX8MP_GPU_PLL\t\t\t\t22\n#define IMX8MP_VPU_PLL\t\t\t\t23\n#define IMX8MP_ARM_PLL\t\t\t\t24\n#define IMX8MP_SYS_PLL1\t\t\t\t25\n#define IMX8MP_SYS_PLL2\t\t\t\t26\n#define IMX8MP_SYS_PLL3\t\t\t\t27\n#define IMX8MP_AUDIO_PLL1_BYPASS\t\t28\n#define IMX8MP_AUDIO_PLL2_BYPASS\t\t29\n#define IMX8MP_VIDEO_PLL1_BYPASS\t\t30\n#define IMX8MP_DRAM_PLL_BYPASS\t\t\t31\n#define IMX8MP_GPU_PLL_BYPASS\t\t\t32\n#define IMX8MP_VPU_PLL_BYPASS\t\t\t33\n#define IMX8MP_ARM_PLL_BYPASS\t\t\t34\n#define IMX8MP_SYS_PLL1_BYPASS\t\t\t35\n#define IMX8MP_SYS_PLL2_BYPASS\t\t\t36\n#define IMX8MP_SYS_PLL3_BYPASS\t\t\t37\n#define IMX8MP_AUDIO_PLL1_OUT\t\t\t38\n#define IMX8MP_AUDIO_PLL2_OUT\t\t\t39\n#define IMX8MP_VIDEO_PLL1_OUT\t\t\t40\n#define IMX8MP_DRAM_PLL_OUT\t\t\t41\n#define IMX8MP_GPU_PLL_OUT\t\t\t42\n#define IMX8MP_VPU_PLL_OUT\t\t\t43\n#define IMX8MP_ARM_PLL_OUT\t\t\t44\n#define IMX8MP_SYS_PLL1_OUT\t\t\t45\n#define IMX8MP_SYS_PLL2_OUT\t\t\t46\n#define IMX8MP_SYS_PLL3_OUT\t\t\t47\n#define IMX8MP_SYS_PLL1_40M\t\t\t48\n#define IMX8MP_SYS_PLL1_80M\t\t\t49\n#define IMX8MP_SYS_PLL1_100M\t\t\t50\n#define IMX8MP_SYS_PLL1_133M\t\t\t51\n#define IMX8MP_SYS_PLL1_160M\t\t\t52\n#define IMX8MP_SYS_PLL1_200M\t\t\t53\n#define IMX8MP_SYS_PLL1_266M\t\t\t54\n#define IMX8MP_SYS_PLL1_400M\t\t\t55\n#define IMX8MP_SYS_PLL1_800M\t\t\t56\n#define IMX8MP_SYS_PLL2_50M\t\t\t57\n#define IMX8MP_SYS_PLL2_100M\t\t\t58\n#define IMX8MP_SYS_PLL2_125M\t\t\t59\n#define IMX8MP_SYS_PLL2_166M\t\t\t60\n#define IMX8MP_SYS_PLL2_200M\t\t\t61\n#define IMX8MP_SYS_PLL2_250M\t\t\t62\n#define IMX8MP_SYS_PLL2_333M\t\t\t63\n#define IMX8MP_SYS_PLL2_500M\t\t\t64\n#define IMX8MP_SYS_PLL2_1000M\t\t\t65\n#define IMX8MP_CLK_A53_SRC\t\t\t66\n#define IMX8MP_CLK_M7_SRC\t\t\t67\n#define IMX8MP_CLK_ML_SRC\t\t\t68\n#define IMX8MP_CLK_GPU3D_CORE_SRC\t\t69\n#define IMX8MP_CLK_GPU3D_SHADER_SRC\t\t70\n#define IMX8MP_CLK_GPU2D_SRC\t\t\t71\n#define IMX8MP_CLK_AUDIO_AXI_SRC\t\t72\n#define IMX8MP_CLK_HSIO_AXI_SRC\t\t\t73\n#define IMX8MP_CLK_MEDIA_ISP_SRC\t\t74\n#define IMX8MP_CLK_A53_CG\t\t\t75\n#define IMX8MP_CLK_M4_CG\t\t\t76\n#define IMX8MP_CLK_ML_CG\t\t\t77\n#define IMX8MP_CLK_GPU3D_CORE_CG\t\t78\n#define IMX8MP_CLK_GPU3D_SHADER_CG\t\t79\n#define IMX8MP_CLK_GPU2D_CG\t\t\t80\n#define IMX8MP_CLK_AUDIO_AXI_CG\t\t\t81\n#define IMX8MP_CLK_HSIO_AXI_CG\t\t\t82\n#define IMX8MP_CLK_MEDIA_ISP_CG\t\t\t83\n#define IMX8MP_CLK_A53_DIV\t\t\t84\n#define IMX8MP_CLK_M7_DIV\t\t\t85\n#define IMX8MP_CLK_ML_DIV\t\t\t86\n#define IMX8MP_CLK_GPU3D_CORE_DIV\t\t87\n#define IMX8MP_CLK_GPU3D_SHADER_DIV\t\t88\n#define IMX8MP_CLK_GPU2D_DIV\t\t\t89\n#define IMX8MP_CLK_AUDIO_AXI_DIV\t\t90\n#define IMX8MP_CLK_HSIO_AXI_DIV\t\t\t91\n#define IMX8MP_CLK_MEDIA_ISP_DIV\t\t92\n#define IMX8MP_CLK_MAIN_AXI\t\t\t93\n#define IMX8MP_CLK_ENET_AXI\t\t\t94\n#define IMX8MP_CLK_NAND_USDHC_BUS\t\t95\n#define IMX8MP_CLK_VPU_BUS\t\t\t96\n#define IMX8MP_CLK_MEDIA_AXI\t\t\t97\n#define IMX8MP_CLK_MEDIA_APB\t\t\t98\n#define IMX8MP_CLK_HDMI_APB\t\t\t99\n#define IMX8MP_CLK_HDMI_AXI\t\t\t100\n#define IMX8MP_CLK_GPU_AXI\t\t\t101\n#define IMX8MP_CLK_GPU_AHB\t\t\t102\n#define IMX8MP_CLK_NOC\t\t\t\t103\n#define IMX8MP_CLK_NOC_IO\t\t\t104\n#define IMX8MP_CLK_ML_AXI\t\t\t105\n#define IMX8MP_CLK_ML_AHB\t\t\t106\n#define IMX8MP_CLK_AHB\t\t\t\t107\n#define IMX8MP_CLK_AUDIO_AHB\t\t\t108\n#define IMX8MP_CLK_MIPI_DSI_ESC_RX\t\t109\n#define IMX8MP_CLK_IPG_ROOT\t\t\t110\n#define IMX8MP_CLK_DRAM_ALT\t\t\t112\n#define IMX8MP_CLK_DRAM_APB\t\t\t113\n#define IMX8MP_CLK_VPU_G1\t\t\t114\n#define IMX8MP_CLK_VPU_G2\t\t\t115\n#define IMX8MP_CLK_CAN1\t\t\t\t116\n#define IMX8MP_CLK_CAN2\t\t\t\t117\n#define IMX8MP_CLK_MEMREPAIR\t\t\t118\n#define IMX8MP_CLK_PCIE_AUX\t\t\t120\n#define IMX8MP_CLK_I2C5\t\t\t\t121\n#define IMX8MP_CLK_I2C6\t\t\t\t122\n#define IMX8MP_CLK_SAI1\t\t\t\t123\n#define IMX8MP_CLK_SAI2\t\t\t\t124\n#define IMX8MP_CLK_SAI3\t\t\t\t125\n \n#define IMX8MP_CLK_SAI5\t\t\t\t127\n#define IMX8MP_CLK_SAI6\t\t\t\t128\n#define IMX8MP_CLK_ENET_QOS\t\t\t129\n#define IMX8MP_CLK_ENET_QOS_TIMER\t\t130\n#define IMX8MP_CLK_ENET_REF\t\t\t131\n#define IMX8MP_CLK_ENET_TIMER\t\t\t132\n#define IMX8MP_CLK_ENET_PHY_REF\t\t\t133\n#define IMX8MP_CLK_NAND\t\t\t\t134\n#define IMX8MP_CLK_QSPI\t\t\t\t135\n#define IMX8MP_CLK_USDHC1\t\t\t136\n#define IMX8MP_CLK_USDHC2\t\t\t137\n#define IMX8MP_CLK_I2C1\t\t\t\t138\n#define IMX8MP_CLK_I2C2\t\t\t\t139\n#define IMX8MP_CLK_I2C3\t\t\t\t140\n#define IMX8MP_CLK_I2C4\t\t\t\t141\n#define IMX8MP_CLK_UART1\t\t\t142\n#define IMX8MP_CLK_UART2\t\t\t143\n#define IMX8MP_CLK_UART3\t\t\t144\n#define IMX8MP_CLK_UART4\t\t\t145\n#define IMX8MP_CLK_USB_CORE_REF\t\t\t146\n#define IMX8MP_CLK_USB_PHY_REF\t\t\t147\n#define IMX8MP_CLK_GIC\t\t\t\t148\n#define IMX8MP_CLK_ECSPI1\t\t\t149\n#define IMX8MP_CLK_ECSPI2\t\t\t150\n#define IMX8MP_CLK_PWM1\t\t\t\t151\n#define IMX8MP_CLK_PWM2\t\t\t\t152\n#define IMX8MP_CLK_PWM3\t\t\t\t153\n#define IMX8MP_CLK_PWM4\t\t\t\t154\n#define IMX8MP_CLK_GPT1\t\t\t\t155\n#define IMX8MP_CLK_GPT2\t\t\t\t156\n#define IMX8MP_CLK_GPT3\t\t\t\t157\n#define IMX8MP_CLK_GPT4\t\t\t\t158\n#define IMX8MP_CLK_GPT5\t\t\t\t159\n#define IMX8MP_CLK_GPT6\t\t\t\t160\n#define IMX8MP_CLK_TRACE\t\t\t161\n#define IMX8MP_CLK_WDOG\t\t\t\t162\n#define IMX8MP_CLK_WRCLK\t\t\t163\n#define IMX8MP_CLK_IPP_DO_CLKO1\t\t\t164\n#define IMX8MP_CLK_IPP_DO_CLKO2\t\t\t165\n#define IMX8MP_CLK_HDMI_FDCC_TST\t\t166\n#define IMX8MP_CLK_HDMI_24M\t\t\t167\n#define IMX8MP_CLK_HDMI_REF_266M\t\t168\n#define IMX8MP_CLK_USDHC3\t\t\t169\n#define IMX8MP_CLK_MEDIA_CAM1_PIX\t\t170\n#define IMX8MP_CLK_MEDIA_MIPI_PHY1_REF\t\t171\n#define IMX8MP_CLK_MEDIA_DISP1_PIX\t\t172\n#define IMX8MP_CLK_MEDIA_CAM2_PIX\t\t173\n#define IMX8MP_CLK_MEDIA_LDB\t\t\t174\n#define IMX8MP_CLK_MEDIA_MIPI_CSI2_ESC\t\t175\n#define IMX8MP_CLK_MEDIA_MIPI_TEST_BYTE\t\t178\n#define IMX8MP_CLK_ECSPI3\t\t\t179\n#define IMX8MP_CLK_PDM\t\t\t\t180\n#define IMX8MP_CLK_VPU_VC8000E\t\t\t181\n#define IMX8MP_CLK_SAI7\t\t\t\t182\n#define IMX8MP_CLK_GPC_ROOT\t\t\t183\n#define IMX8MP_CLK_ANAMIX_ROOT\t\t\t184\n#define IMX8MP_CLK_CPU_ROOT\t\t\t185\n#define IMX8MP_CLK_CSU_ROOT\t\t\t186\n#define IMX8MP_CLK_DEBUG_ROOT\t\t\t187\n#define IMX8MP_CLK_DRAM1_ROOT\t\t\t188\n#define IMX8MP_CLK_ECSPI1_ROOT\t\t\t189\n#define IMX8MP_CLK_ECSPI2_ROOT\t\t\t190\n#define IMX8MP_CLK_ECSPI3_ROOT\t\t\t191\n#define IMX8MP_CLK_ENET1_ROOT\t\t\t192\n#define IMX8MP_CLK_GPIO1_ROOT\t\t\t193\n#define IMX8MP_CLK_GPIO2_ROOT\t\t\t194\n#define IMX8MP_CLK_GPIO3_ROOT\t\t\t195\n#define IMX8MP_CLK_GPIO4_ROOT\t\t\t196\n#define IMX8MP_CLK_GPIO5_ROOT\t\t\t197\n#define IMX8MP_CLK_GPT1_ROOT\t\t\t198\n#define IMX8MP_CLK_GPT2_ROOT\t\t\t199\n#define IMX8MP_CLK_GPT3_ROOT\t\t\t200\n#define IMX8MP_CLK_GPT4_ROOT\t\t\t201\n#define IMX8MP_CLK_GPT5_ROOT\t\t\t202\n#define IMX8MP_CLK_GPT6_ROOT\t\t\t203\n#define IMX8MP_CLK_HS_ROOT\t\t\t204\n#define IMX8MP_CLK_I2C1_ROOT\t\t\t205\n#define IMX8MP_CLK_I2C2_ROOT\t\t\t206\n#define IMX8MP_CLK_I2C3_ROOT\t\t\t207\n#define IMX8MP_CLK_I2C4_ROOT\t\t\t208\n#define IMX8MP_CLK_IOMUX_ROOT\t\t\t209\n#define IMX8MP_CLK_IPMUX1_ROOT\t\t\t210\n#define IMX8MP_CLK_IPMUX2_ROOT\t\t\t211\n#define IMX8MP_CLK_IPMUX3_ROOT\t\t\t212\n#define IMX8MP_CLK_MU_ROOT\t\t\t213\n#define IMX8MP_CLK_OCOTP_ROOT\t\t\t214\n#define IMX8MP_CLK_OCRAM_ROOT\t\t\t215\n#define IMX8MP_CLK_OCRAM_S_ROOT\t\t\t216\n#define IMX8MP_CLK_PCIE_ROOT\t\t\t217\n#define IMX8MP_CLK_PERFMON1_ROOT\t\t218\n#define IMX8MP_CLK_PERFMON2_ROOT\t\t219\n#define IMX8MP_CLK_PWM1_ROOT\t\t\t220\n#define IMX8MP_CLK_PWM2_ROOT\t\t\t221\n#define IMX8MP_CLK_PWM3_ROOT\t\t\t222\n#define IMX8MP_CLK_PWM4_ROOT\t\t\t223\n#define IMX8MP_CLK_QOS_ROOT\t\t\t224\n#define IMX8MP_CLK_QOS_ENET_ROOT\t\t225\n#define IMX8MP_CLK_QSPI_ROOT\t\t\t226\n#define IMX8MP_CLK_NAND_ROOT\t\t\t227\n#define IMX8MP_CLK_NAND_USDHC_BUS_RAWNAND_CLK\t228\n#define IMX8MP_CLK_RDC_ROOT\t\t\t229\n#define IMX8MP_CLK_ROM_ROOT\t\t\t230\n#define IMX8MP_CLK_I2C5_ROOT\t\t\t231\n#define IMX8MP_CLK_I2C6_ROOT\t\t\t232\n#define IMX8MP_CLK_CAN1_ROOT\t\t\t233\n#define IMX8MP_CLK_CAN2_ROOT\t\t\t234\n#define IMX8MP_CLK_SCTR_ROOT\t\t\t235\n#define IMX8MP_CLK_SDMA1_ROOT\t\t\t236\n#define IMX8MP_CLK_ENET_QOS_ROOT\t\t237\n#define IMX8MP_CLK_SEC_DEBUG_ROOT\t\t238\n#define IMX8MP_CLK_SEMA1_ROOT\t\t\t239\n#define IMX8MP_CLK_SEMA2_ROOT\t\t\t240\n#define IMX8MP_CLK_IRQ_STEER_ROOT\t\t241\n#define IMX8MP_CLK_SIM_ENET_ROOT\t\t242\n#define IMX8MP_CLK_SIM_M_ROOT\t\t\t243\n#define IMX8MP_CLK_SIM_MAIN_ROOT\t\t244\n#define IMX8MP_CLK_SIM_S_ROOT\t\t\t245\n#define IMX8MP_CLK_SIM_WAKEUP_ROOT\t\t246\n#define IMX8MP_CLK_GPU2D_ROOT\t\t\t247\n#define IMX8MP_CLK_GPU3D_ROOT\t\t\t248\n#define IMX8MP_CLK_SNVS_ROOT\t\t\t249\n#define IMX8MP_CLK_TRACE_ROOT\t\t\t250\n#define IMX8MP_CLK_UART1_ROOT\t\t\t251\n#define IMX8MP_CLK_UART2_ROOT\t\t\t252\n#define IMX8MP_CLK_UART3_ROOT\t\t\t253\n#define IMX8MP_CLK_UART4_ROOT\t\t\t254\n#define IMX8MP_CLK_USB_ROOT\t\t\t255\n#define IMX8MP_CLK_USB_PHY_ROOT\t\t\t256\n#define IMX8MP_CLK_USDHC1_ROOT\t\t\t257\n#define IMX8MP_CLK_USDHC2_ROOT\t\t\t258\n#define IMX8MP_CLK_WDOG1_ROOT\t\t\t259\n#define IMX8MP_CLK_WDOG2_ROOT\t\t\t260\n#define IMX8MP_CLK_WDOG3_ROOT\t\t\t261\n#define IMX8MP_CLK_VPU_G1_ROOT\t\t\t262\n#define IMX8MP_CLK_GPU_ROOT\t\t\t263\n#define IMX8MP_CLK_NOC_WRAPPER_ROOT\t\t264\n#define IMX8MP_CLK_VPU_VC8KE_ROOT\t\t265\n#define IMX8MP_CLK_VPU_G2_ROOT\t\t\t266\n#define IMX8MP_CLK_NPU_ROOT\t\t\t267\n#define IMX8MP_CLK_HSIO_ROOT\t\t\t268\n#define IMX8MP_CLK_MEDIA_APB_ROOT\t\t269\n#define IMX8MP_CLK_MEDIA_AXI_ROOT\t\t270\n#define IMX8MP_CLK_MEDIA_CAM1_PIX_ROOT\t\t271\n#define IMX8MP_CLK_MEDIA_CAM2_PIX_ROOT\t\t272\n#define IMX8MP_CLK_MEDIA_DISP1_PIX_ROOT\t\t273\n#define IMX8MP_CLK_MEDIA_DISP2_PIX_ROOT\t\t274\n#define IMX8MP_CLK_MEDIA_MIPI_PHY1_REF_ROOT\t275\n#define IMX8MP_CLK_MEDIA_ISP_ROOT\t\t276\n#define IMX8MP_CLK_USDHC3_ROOT\t\t\t277\n#define IMX8MP_CLK_HDMI_ROOT\t\t\t278\n#define IMX8MP_CLK_XTAL_ROOT\t\t\t279\n#define IMX8MP_CLK_PLL_ROOT\t\t\t280\n#define IMX8MP_CLK_TSENSOR_ROOT\t\t\t281\n#define IMX8MP_CLK_VPU_ROOT\t\t\t282\n#define IMX8MP_CLK_MRPR_ROOT\t\t\t283\n#define IMX8MP_CLK_AUDIO_ROOT\t\t\t284\n#define IMX8MP_CLK_DRAM_ALT_ROOT\t\t285\n#define IMX8MP_CLK_DRAM_CORE\t\t\t286\n#define IMX8MP_CLK_ARM\t\t\t\t287\n#define IMX8MP_CLK_A53_CORE\t\t\t288\n\n#define IMX8MP_SYS_PLL1_40M_CG\t\t\t289\n#define IMX8MP_SYS_PLL1_80M_CG\t\t\t290\n#define IMX8MP_SYS_PLL1_100M_CG\t\t\t291\n#define IMX8MP_SYS_PLL1_133M_CG\t\t\t292\n#define IMX8MP_SYS_PLL1_160M_CG\t\t\t293\n#define IMX8MP_SYS_PLL1_200M_CG\t\t\t294\n#define IMX8MP_SYS_PLL1_266M_CG\t\t\t295\n#define IMX8MP_SYS_PLL1_400M_CG\t\t\t296\n#define IMX8MP_SYS_PLL2_50M_CG\t\t\t297\n#define IMX8MP_SYS_PLL2_100M_CG\t\t\t298\n#define IMX8MP_SYS_PLL2_125M_CG\t\t\t299\n#define IMX8MP_SYS_PLL2_166M_CG\t\t\t300\n#define IMX8MP_SYS_PLL2_200M_CG\t\t\t301\n#define IMX8MP_SYS_PLL2_250M_CG\t\t\t302\n#define IMX8MP_SYS_PLL2_333M_CG\t\t\t303\n#define IMX8MP_SYS_PLL2_500M_CG\t\t\t304\n\n#define IMX8MP_CLK_M7_CORE\t\t\t305\n#define IMX8MP_CLK_ML_CORE\t\t\t306\n#define IMX8MP_CLK_GPU3D_CORE\t\t\t307\n#define IMX8MP_CLK_GPU3D_SHADER_CORE\t\t308\n#define IMX8MP_CLK_GPU2D_CORE\t\t\t309\n#define IMX8MP_CLK_AUDIO_AXI\t\t\t310\n#define IMX8MP_CLK_HSIO_AXI\t\t\t311\n#define IMX8MP_CLK_MEDIA_ISP\t\t\t312\n#define IMX8MP_CLK_MEDIA_DISP2_PIX\t\t313\n#define IMX8MP_CLK_CLKOUT1_SEL\t\t\t314\n#define IMX8MP_CLK_CLKOUT1_DIV\t\t\t315\n#define IMX8MP_CLK_CLKOUT1\t\t\t316\n#define IMX8MP_CLK_CLKOUT2_SEL\t\t\t317\n#define IMX8MP_CLK_CLKOUT2_DIV\t\t\t318\n#define IMX8MP_CLK_CLKOUT2\t\t\t319\n#define IMX8MP_CLK_USB_SUSP\t\t\t320\n#define IMX8MP_CLK_AUDIO_AHB_ROOT\t\tIMX8MP_CLK_AUDIO_ROOT\n#define IMX8MP_CLK_AUDIO_AXI_ROOT\t\t321\n#define IMX8MP_CLK_SAI1_ROOT\t\t\t322\n#define IMX8MP_CLK_SAI2_ROOT\t\t\t323\n#define IMX8MP_CLK_SAI3_ROOT\t\t\t324\n#define IMX8MP_CLK_SAI5_ROOT\t\t\t325\n#define IMX8MP_CLK_SAI6_ROOT\t\t\t326\n#define IMX8MP_CLK_SAI7_ROOT\t\t\t327\n#define IMX8MP_CLK_PDM_ROOT\t\t\t328\n#define IMX8MP_CLK_MEDIA_LDB_ROOT\t\t329\n#define IMX8MP_CLK_END\t\t\t\t330\n\n#define IMX8MP_CLK_AUDIOMIX_SAI1_IPG\t\t0\n#define IMX8MP_CLK_AUDIOMIX_SAI1_MCLK1\t\t1\n#define IMX8MP_CLK_AUDIOMIX_SAI1_MCLK2\t\t2\n#define IMX8MP_CLK_AUDIOMIX_SAI1_MCLK3\t\t3\n#define IMX8MP_CLK_AUDIOMIX_SAI2_IPG\t\t4\n#define IMX8MP_CLK_AUDIOMIX_SAI2_MCLK1\t\t5\n#define IMX8MP_CLK_AUDIOMIX_SAI2_MCLK2\t\t6\n#define IMX8MP_CLK_AUDIOMIX_SAI2_MCLK3\t\t7\n#define IMX8MP_CLK_AUDIOMIX_SAI3_IPG\t\t8\n#define IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1\t\t9\n#define IMX8MP_CLK_AUDIOMIX_SAI3_MCLK2\t\t10\n#define IMX8MP_CLK_AUDIOMIX_SAI3_MCLK3\t\t11\n#define IMX8MP_CLK_AUDIOMIX_SAI5_IPG\t\t12\n#define IMX8MP_CLK_AUDIOMIX_SAI5_MCLK1\t\t13\n#define IMX8MP_CLK_AUDIOMIX_SAI5_MCLK2\t\t14\n#define IMX8MP_CLK_AUDIOMIX_SAI5_MCLK3\t\t15\n#define IMX8MP_CLK_AUDIOMIX_SAI6_IPG\t\t16\n#define IMX8MP_CLK_AUDIOMIX_SAI6_MCLK1\t\t17\n#define IMX8MP_CLK_AUDIOMIX_SAI6_MCLK2\t\t18\n#define IMX8MP_CLK_AUDIOMIX_SAI6_MCLK3\t\t19\n#define IMX8MP_CLK_AUDIOMIX_SAI7_IPG\t\t20\n#define IMX8MP_CLK_AUDIOMIX_SAI7_MCLK1\t\t21\n#define IMX8MP_CLK_AUDIOMIX_SAI7_MCLK2\t\t22\n#define IMX8MP_CLK_AUDIOMIX_SAI7_MCLK3\t\t23\n#define IMX8MP_CLK_AUDIOMIX_ASRC_IPG\t\t24\n#define IMX8MP_CLK_AUDIOMIX_PDM_IPG\t\t25\n#define IMX8MP_CLK_AUDIOMIX_SDMA2_ROOT\t\t26\n#define IMX8MP_CLK_AUDIOMIX_SDMA3_ROOT\t\t27\n#define IMX8MP_CLK_AUDIOMIX_SPBA2_ROOT\t\t28\n#define IMX8MP_CLK_AUDIOMIX_DSP_ROOT\t\t29\n#define IMX8MP_CLK_AUDIOMIX_DSPDBG_ROOT\t\t30\n#define IMX8MP_CLK_AUDIOMIX_EARC_IPG\t\t31\n#define IMX8MP_CLK_AUDIOMIX_OCRAMA_IPG\t\t32\n#define IMX8MP_CLK_AUDIOMIX_AUD2HTX_IPG\t\t33\n#define IMX8MP_CLK_AUDIOMIX_EDMA_ROOT\t\t34\n#define IMX8MP_CLK_AUDIOMIX_AUDPLL_ROOT\t\t35\n#define IMX8MP_CLK_AUDIOMIX_MU2_ROOT\t\t36\n#define IMX8MP_CLK_AUDIOMIX_MU3_ROOT\t\t37\n#define IMX8MP_CLK_AUDIOMIX_EARC_PHY\t\t38\n#define IMX8MP_CLK_AUDIOMIX_PDM_ROOT\t\t39\n#define IMX8MP_CLK_AUDIOMIX_SAI1_MCLK1_SEL\t40\n#define IMX8MP_CLK_AUDIOMIX_SAI1_MCLK2_SEL\t41\n#define IMX8MP_CLK_AUDIOMIX_SAI2_MCLK1_SEL\t42\n#define IMX8MP_CLK_AUDIOMIX_SAI2_MCLK2_SEL\t43\n#define IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1_SEL\t44\n#define IMX8MP_CLK_AUDIOMIX_SAI3_MCLK2_SEL\t45\n#define IMX8MP_CLK_AUDIOMIX_SAI4_MCLK1_SEL\t46\n#define IMX8MP_CLK_AUDIOMIX_SAI4_MCLK2_SEL\t47\n#define IMX8MP_CLK_AUDIOMIX_SAI5_MCLK1_SEL\t48\n#define IMX8MP_CLK_AUDIOMIX_SAI5_MCLK2_SEL\t49\n#define IMX8MP_CLK_AUDIOMIX_SAI6_MCLK1_SEL\t50\n#define IMX8MP_CLK_AUDIOMIX_SAI6_MCLK2_SEL\t51\n#define IMX8MP_CLK_AUDIOMIX_SAI7_MCLK1_SEL\t52\n#define IMX8MP_CLK_AUDIOMIX_SAI7_MCLK2_SEL\t53\n#define IMX8MP_CLK_AUDIOMIX_PDM_SEL\t\t54\n#define IMX8MP_CLK_AUDIOMIX_SAI_PLL_REF_SEL\t55\n#define IMX8MP_CLK_AUDIOMIX_SAI_PLL\t\t56\n#define IMX8MP_CLK_AUDIOMIX_SAI_PLL_BYPASS\t57\n#define IMX8MP_CLK_AUDIOMIX_SAI_PLL_OUT\t\t58\n\n#define IMX8MP_CLK_AUDIOMIX_END\t\t\t59\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}