


                              Fusion Compiler (TM)

             Version U-2022.12-SP6 for linux64 - Aug 25, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
#####################################
#####          Routing          #####
#####################################
# Sourcing setup script
source -echo ../../setup/icc2_dp_setup.tcl
set CURR_DIR  [pwd]
set PROY_HOME ${CURR_DIR}/../..;
set TSMC_HOME "/mnt/vol_NFS_rh003/profesores/pmendoza/KITS/TSMCHOME";
############################
## RTL file name and type ##
############################
set DESIGN_NAME "top"
set HDL "sverilog"
set DESIGN_LIBRARY "${DESIGN_NAME}_lib"
#################################
set time [get_date]
puts "Command Start at: ${time}"
Command Start at: Sun May 25 01:42:44 2025
####################################
### 1. Variables for design prep ###
####################################
### SDC File
set SDCNAME "${DESIGN_NAME}"
### Ref Libs
set NDM_LIBS_PATH "../../setup/ndm_libraries/ndm/"
set STD_TIME_FRAME "../../setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm"
set REFERENCE_LIBRARY "{${STD_TIME_FRAME} }"
set REFERENCE_LIBRARY 		[list   ${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1_physical_only.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sd_physical_only.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3_physical_only.ndm \
									${NDM_LIBS_PATH}/tpbn65v_physical_only.ndm \
									${NDM_LIBS_PATH}/tpin65gv_physical_only.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwpcghvt_1.ndm \
									${NDM_LIBS_PATH}/tcbn65lphpbwp_1.ndm \
									${NDM_LIBS_PATH}/tpdn65lpgv2od3_sdml.ndm \
									${NDM_LIBS_PATH}/tpfn65lpgv2od3ml.ndm \
									${NDM_LIBS_PATH}/ts1n65lpa2048x32m4_140a_5m.ndm ];
################################
### 2. Tech files and setup ####
################################
set TECH_FILE "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwp_140a/techfiles/tsmcn65_9lmT2.tf"
set TECH_LIB ""
#######################
## Layers and widths ##
#######################
set STANDARD_CELLS_WIDTH 0.42
set MAX_ROUTING_LAYER   "M6"
set MIN_ROUTING_LAYER   "M2"
set TARGET_SKEW         0.1
set RTL_PATH		"${CURR_DIR}/../../../common/rtl"
set SDC_PATH		"${CURR_DIR}/../../../common/sdc"
set SDC_FILE		"${CURR_DIR}/${DESIGN_NAME}.sdc"
####################################################
set VERILOG_PATH	"${RTL_PATH}/verilog"
set SVERILOG_PATH	"${RTL_PATH}/sverilog" 
set VHDL_PATH		"${RTL_PATH}/vhdl"
set RESULTS_PATH	"${CURR_DIR}/../../results"
set REPORTS_PATH	"${CURR_DIR}/../../reports"
###########
## Paths ##
###########
set DRC_RUNSET_FILE	"${CURR_DIR}/../../DRC/ICVLN65S_9M_6X2Z.26_1a"
set GDS_MAP_FILE        "${TSMC_HOME}/digital/Back_End/milkyway/tcbn65lphpbwpcg_200a/gdsout_6X2Z.map"
set ICV                "-I /mnt/vol_synopsys2023/pdks/xfab/design/xkit/xh018/synopsys/v9_0/ICValidator/v9_0_2"
####################
## Auto-floorplan ##
####################
set CONTROL_AUTO           "core"
# Percentage of cell area usage
set CORE_UTILIZATION_AUTO  0.5
# Move the nucleus 10 units
set CORE_OFFSET_AUTO       10
# Core shape
set SHAPE_AUTO             "R"
# Aspect ratio
set SIDE_RATIO_AUTO        {1 1.5}
# Flip the first row of the cell
set FFR_AUTO               "true"
# Using the M3 layer for pins
set LAYER_PIN_AUTO         {M3}
# Allows pins on all sides of the cell
set SIDES_AUTO             {1 2 3 4}
# Distance between pins
set PIN_SPACE_AUTO         4
######################
## Floorplan manual ##
######################
set CONTROL_M            "core"
# Percentage of cell area usage
set CORE_UTILIZATION_M   0.5
# Move the nucleus 10 units 
set CORE_OFFSET_M        10
# Core shape
set SHAPE_M              "R"
# Aspect ratio 
set SIDE_RATIO_M         {1.5 1}
# Flip the first row of the cell
set FFR_M                "true" 
# Using the M3 layer for pins
set LAYER_PIN_M          {M3}
# Allows pins on all sides of the cell
set SIDES_M              {1 2 3 4}
# Distance between pins
set PIN_SPACE_M          4 
#########################
## Configure MultiCore ##
#########################
set_host_options -name Oculi -max_cores 2
#report_host_options
source ${CURR_DIR}/../../setup/utilities.tcl
set UNSELECT_RULES "PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*"
PO.DN.2* OD.DN.2* M*.DN.1* CSR.R.1* DM*.R.1*
#### ----- Open lib and create new block from previous script (06_clock_opt.tcl) ----- ####
# Open the design library
open_lib ${DESIGN_LIBRARY}
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/flow/work/top_lib' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sd_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpbn65v_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpin65gv_physical_only.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwpcghvt_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tcbn65lphpbwp_1.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpdn65lpgv2od3_sdml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/tpfn65lpgv2od3ml.ndm' (FILE-007)
Information: Loading library file '/mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/setup/ndm_libraries/ndm/ts1n65lpa2048x32m4_140a_5m.ndm' (FILE-007)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sd_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3_physical_only', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tcbn65lphpbwpcghvt.tf' used for frame-view creation in library 'tcbn65lphpbwpcghvt_1', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpdn65lpgv2od3_sd.tf' used for frame-view creation in library 'tpdn65lpgv2od3_sdml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
Warning: Technology used to create frame-view and current technology have inconsistency: Fat table contents are different. (FRAM-054)
Warning: Technology 'tpfn65lpgv2od3.tf' used for frame-view creation in library 'tpfn65lpgv2od3ml', is inconsistent with the current technology 'tsmcn65_9lmT2.tf' of library 'top_lib'. Please run derive_design_level_via_regions to generate up-do-date via region in the design library. (NDM-102)
{top_lib}
# Copy and open block
copy_block -from ${DESIGN_NAME}/clock_opt -to ${DESIGN_NAME}/route_opt
Information: User units loaded from library 'tcbn65lphpbwpcghvt_1' (LNK-040)
{top_lib:top/route_opt.design}
open_block ${DESIGN_NAME}/route_opt
Information: Incrementing open_count of block 'top_lib:top/route_opt.design' to 2. (DES-021)
{top_lib:top/route_opt.design}
#### ----- Setup application options ----- ####
set_app_options -name route.global.force_rerun_after_global_route_opt -value true
Warning: application option <route.global.force_rerun_after_global_route_opt> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
route.global.force_rerun_after_global_route_opt true
set_app_options -name route.global.timing_driven -value true
route.global.timing_driven true
set_app_options -name route.track.timing_driven -value true
route.track.timing_driven true
set_app_options -name route.detail.timing_driven -value true
route.detail.timing_driven true
set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
route.detail.antenna_fixing_preference use_diodes
set_app_options -name route.detail.insert_diodes_during_routing -value true
route.detail.insert_diodes_during_routing true
set_app_options -name route.detail.diode_libcell_names -value */ANTENNAHPBWP
route.detail.diode_libcell_names */ANTENNAHPBWP
# Improve routability ----------------- ALSO CHECK THIS WITH PABLO
set_app_options    -name route.common.wire_on_grid_by_layer_name   -value {{M1 true } {M2 true} {M3 true}}
route.common.wire_on_grid_by_layer_name {{M1 true} {M2 true} {M3 true}}
set_app_options    -name route.common.via_on_grid_by_layer_name    -value {{VIA1_C false} {VIA2_C true}}
route.common.via_on_grid_by_layer_name {{VIA1_C false} {VIA2_C true}}
#### ----- Routing constraint ---- ####
set_ignored_layers \
    -min_routing_layer ${MIN_ROUTING_LAYER} \
    -max_routing_layer ${MAX_ROUTING_LAYER}
Using libraries: top_lib tcbn65lphpbwpcghvt_1_physical_only tcbn65lphpbwp_1_physical_only tpdn65lpgv2od3_sd_physical_only tpfn65lpgv2od3_physical_only tpbn65v_physical_only tpin65gv_physical_only tcbn65lphpbwpcghvt_1 tcbn65lphpbwp_1 tpdn65lpgv2od3_sdml tpfn65lpgv2od3ml ts1n65lpa2048x32m4_140a_5m
Updating block top_lib:top/route_opt.design
Information: Total 1 mismatches are found on block 'top_lib:top/route_opt.design'. (DMM-116)
Design 'top' was successfully linked.
1
#### ----- Routing blockage example ----- ####
#create_routing_blockage -boundary {{7.9600 8.0000} {7.9600 14.0000} {15.9520 14.0000} {15.9520 8.0000}} -net_types {signal} -layers {M4} -name_prefix RB -zero_spacing
#### -----  Routing flow ----- ####
# Generate reports
sizeof_collection [get_nets -hierarchical *]
971
report_ignored_layers
****************************************
Report : Ignored Layers
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:42:45 2025
****************************************
Layer Attribute                 Value
--------------------------------------------------------------------------------
Min Routing Layer               M2
Max Routing Layer               M6
RC Estimation Ignored Layers    PO M1 M7 M8 M9 AP 
1
report_scenarios
****************************************
Report : scenario
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:42:45 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
-------------------------------------------------------------------------------------------------------------------------------
scenarioFF *    mode1           cornerFF        true    false  true  true     true     true      true     true     false false
scenarioSS *    mode1           cornerSS        true    true   false true     true     true      true     true     false false

1
# Check the design
check_routability

=========================================================
==     Check for PG Net Open  ==
=========================================================


>>>>>> No PG net open

=========================================================
==     Check for global route app-option  ==
=========================================================

>>> The option values are suggested.

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: High fanout net VDD can affect runtime for antenna fixing. (ZRT-626)
Warning: High fanout net VSS can affect runtime for antenna fixing. (ZRT-626)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for design                      ==
============================================

>>> No net contains a large number of ports 

>>> No port contains a large number of pins 


================================
==  Check for PG DPT on Track ==
================================
>>>>>> Number of PG rails cross even number of track: 0

============================================
==  Check for PG PreRoute setting         ==
============================================
 No number_of_secondary_pg_pin_connections setting and skip checking 
 
============================================
==        Check for pins         ==
============================================

>>>>>> found 50 nonzero-spacing blockages overlap pins

============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

  >>>> No Library min-grid violations found

  >>>> No Design min-grid violations found

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access

>>>>>> No blocked ports found

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.


>>> No valid P/G net specified in route.common.shielding_nets.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 164

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

======================================================
==     Check redundant duplicated PG shapes         ==
======================================================

>>> No redundant duplicated PG shapes overlap with each other.

===========================================================
==     Check library cell has non-routing layer pins     ==
===========================================================

>>> No cell has non-routing layer pins to be connected.

============================================
==     Check over promoted nets           ==
============================================

>>> No over promoted nets.

End of check_routability
rtapiOptAttrInterf: set attribute check_routability_called=1748158968 
# Global routing
route_global
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Generating Timing information  
Information: Timer using 1 threads
Information: Corner cornerFF: no PVT mismatches. (PVT-032)
Information: Corner cornerSS: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 971 nets, 0 global routed, 5 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'top'. (NEX-022)
Information: Design Average RC for design top  (NEX-011)
Information: r = 0.966789 ohm/um, via_r = 1.815407 ohm/cut, c = 0.171181 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.863976 ohm/um, via_r = 1.815407 ohm/cut, c = 0.164774 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 969, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 969, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: The net parasitics of block top are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 7598 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 7598 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,122.80um,88.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 7598 
Net statistics:
Total number of nets     = 971
Number of nets to route  = 967
Number of nets with max-layer-mode hard = 5
3 nets are partially connected,
 of which 3 are detail routed and 0 are global routed.
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
5 nets have non-default rule CLK_NDR
	 5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 967, Total Half Perimeter Wire Length (HPWL) 18225 microns
HPWL   0 ~   50 microns: Net Count      866	Total HPWL        10534 microns
HPWL  50 ~  100 microns: Net Count       89	Total HPWL         6343 microns
HPWL 100 ~  200 microns: Net Count       12	Total HPWL         1348 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   32  Alloctr   32  Proc 7598 
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
Average gCell capacity  3.68	 on layer (1)	 M1
Average gCell capacity  6.32	 on layer (2)	 M2
Average gCell capacity  7.11	 on layer (3)	 M3
Average gCell capacity  9.50	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  10.05	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 10.08	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 10.08	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 10.08	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.54	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.33	 on layer (10)	 AP
Number of gCells = 26840
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   32  Alloctr   33  Proc 7598 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   32  Alloctr   33  Proc 7598 
Number of user frozen nets = 0
Timing criticality report: total 80 (8.24)% critical nets.
   Number of criticality 1 nets = 80 (8.24)%
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   32  Alloctr   33  Proc 7598 
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  208  Alloctr  209  Proc 7662 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  209  Alloctr  210  Proc 7662 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   754 Max = 7 GRCs =   449 (8.36%)
Initial. H routing: Overflow =   564 Max = 6 (GRCs =  2) GRCs =   288 (10.73%)
Initial. V routing: Overflow =   190 Max = 7 (GRCs =  1) GRCs =   161 (6.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   186 Max = 7 (GRCs =  1) GRCs =   157 (5.85%)
Initial. M3         Overflow =   564 Max = 6 (GRCs =  2) GRCs =   288 (10.73%)
Initial. M4         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.15%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       56.6 5.33 4.96 6.26 2.20 5.55 4.25 4.02 2.76 0.00 5.03 0.04 1.56 1.38
M3       52.1 21.2 1.83 9.61 0.52 1.97 1.12 0.52 0.15 0.04 0.11 0.00 0.00 10.7
M4       39.0 24.9 5.66 14.7 2.38 6.30 3.06 2.09 1.12 0.15 0.26 0.00 0.00 0.15
M5       20.2 40.5 0.00 26.2 0.00 7.49 3.58 1.34 0.48 0.04 0.00 0.00 0.00 0.00
M6       93.8 6.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    74.3 10.6 1.34 6.15 0.55 2.30 1.30 0.86 0.49 0.02 0.58 0.00 0.17 1.32


Initial. Total Wire Length = 18797.70
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 3124.49
Initial. Layer M3 wire length = 1503.22
Initial. Layer M4 wire length = 3979.70
Initial. Layer M5 wire length = 9864.88
Initial. Layer M6 wire length = 325.40
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 10642
Initial. Via VIA12 count = 3385
Initial. Via VIA23 count = 2646
Initial. Via VIA34 count = 2360
Initial. Via VIA45 count = 2223
Initial. Via VIA56 count = 28
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:42:49 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  209  Alloctr  210  Proc 7662 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   654 Max = 7 GRCs =   566 (10.54%)
phase1. H routing: Overflow =   475 Max = 5 (GRCs =  1) GRCs =   424 (15.80%)
phase1. V routing: Overflow =   179 Max = 7 (GRCs =  1) GRCs =   142 (5.29%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase1. M2         Overflow =   178 Max = 7 (GRCs =  1) GRCs =   141 (5.25%)
phase1. M3         Overflow =   474 Max = 5 (GRCs =  1) GRCs =   422 (15.72%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.8 0.11 0.04 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       52.4 4.47 4.10 5.55 2.87 5.96 6.11 5.33 4.69 0.00 5.37 0.30 1.56 1.23
M3       46.6 21.1 1.75 10.5 0.56 1.71 1.01 0.67 0.07 0.07 0.11 0.00 0.00 15.7
M4       35.9 26.0 5.96 16.5 3.28 5.55 3.02 2.31 0.67 0.26 0.37 0.00 0.00 0.04
M5       18.0 40.2 0.00 31.6 0.00 6.41 2.53 1.01 0.15 0.00 0.00 0.00 0.00 0.00
M6       87.7 11.8 0.00 0.37 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    72.4 11.0 1.26 6.87 0.71 2.09 1.35 0.99 0.59 0.04 0.62 0.03 0.17 1.81


phase1. Total Wire Length = 21584.47
phase1. Layer M1 wire length = 5.35
phase1. Layer M2 wire length = 4893.83
phase1. Layer M3 wire length = 1574.19
phase1. Layer M4 wire length = 4533.96
phase1. Layer M5 wire length = 9858.93
phase1. Layer M6 wire length = 718.21
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 10671
phase1. Via VIA12 count = 3407
phase1. Via VIA23 count = 2601
phase1. Via VIA34 count = 2347
phase1. Via VIA45 count = 2190
phase1. Via VIA56 count = 126
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 01:42:50 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  209  Alloctr  210  Proc 7662 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   788 Max = 4 GRCs =   615 (11.46%)
phase2. H routing: Overflow =   616 Max = 4 (GRCs =  9) GRCs =   463 (17.25%)
phase2. V routing: Overflow =   172 Max = 4 (GRCs =  3) GRCs =   152 (5.66%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.07%)
phase2. M2         Overflow =   171 Max = 4 (GRCs =  3) GRCs =   151 (5.63%)
phase2. M3         Overflow =   615 Max = 4 (GRCs =  9) GRCs =   461 (17.18%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.7 0.19 0.04 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       52.0 4.73 4.32 5.74 1.79 6.82 6.11 5.59 4.55 0.00 5.37 0.48 1.34 1.15
M3       45.0 19.2 1.79 11.5 0.67 2.27 1.19 0.71 0.15 0.07 0.11 0.04 0.00 17.1
M4       35.8 25.1 6.00 17.3 3.06 5.81 3.32 2.09 0.67 0.22 0.41 0.00 0.00 0.04
M5       17.7 39.6 0.00 31.8 0.00 7.19 2.61 0.86 0.19 0.00 0.00 0.00 0.00 0.00
M6       82.9 16.5 0.00 0.45 0.00 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    71.7 11.1 1.29 7.08 0.58 2.35 1.40 0.98 0.59 0.03 0.62 0.06 0.14 1.94


phase2. Total Wire Length = 22757.64
phase2. Layer M1 wire length = 6.90
phase2. Layer M2 wire length = 5547.07
phase2. Layer M3 wire length = 1550.51
phase2. Layer M4 wire length = 4669.02
phase2. Layer M5 wire length = 9904.24
phase2. Layer M6 wire length = 1079.89
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 10709
phase2. Via VIA12 count = 3409
phase2. Via VIA23 count = 2590
phase2. Via VIA34 count = 2345
phase2. Via VIA45 count = 2194
phase2. Via VIA56 count = 171
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  179  Alloctr  179  Proc   64 
[End of Whole Chip Routing] Total (MB): Used  209  Alloctr  210  Proc 7662 

Congestion utilization per direction:
Average vertical track utilization   = 15.65 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization = 11.25 %
Peak    horizontal track utilization = 63.33 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc   64 
[End of Global Routing] Total (MB): Used  209  Alloctr  209  Proc 7662 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 7662 
rtapiOptAttrInterf: set attribute check_routability_called=1748158971 
# Track assignment and net routing
route_track

Start track assignment

Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 false               
track.timing_driven                                     :	 true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   21  Alloctr   20  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   24  Proc 7662 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 11648 of 16054


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   21  Alloctr   21  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   24  Alloctr   25  Proc 7662 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used   21  Alloctr   21  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   24  Alloctr   25  Proc 7662 

Number of wires with overlap after iteration 1 = 7193 of 10235


Wire length and via report:
---------------------------
Number of M1 wires: 1294 		 CONT1: 0
Number of M2 wires: 2978 		 VIA12: 3733
Number of M3 wires: 1882 		 VIA23: 3855
Number of M4 wires: 1984 		 VIA34: 2949
Number of M5 wires: 1944 		 VIA45: 3011
Number of M6 wires: 153 		 VIA56: 272
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 10235 		 vias: 13820

Total M1 wire length: 364.0
Total M2 wire length: 4640.2
Total M3 wire length: 1610.0
Total M4 wire length: 4742.0
Total M5 wire length: 10469.8
Total M6 wire length: 1185.8
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 23011.8

Longest M1 wire length: 1.8
Longest M2 wire length: 39.2
Longest M3 wire length: 11.9
Longest M4 wire length: 56.4
Longest M5 wire length: 77.2
Longest M6 wire length: 54.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    1  Proc 7662 
# Detail routing and DRC fixing
route_detail 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   31  Alloctr   31  Proc   41 
[Dr init] Total (MB): Used   34  Alloctr   35  Proc 7703 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 971, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 71 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/30 Partitions, Violations =	71
Routed	2/30 Partitions, Violations =	71
Routed	3/30 Partitions, Violations =	88
Routed	4/30 Partitions, Violations =	129
Routed	5/30 Partitions, Violations =	180
Routed	6/30 Partitions, Violations =	144
Routed	7/30 Partitions, Violations =	163
Routed	8/30 Partitions, Violations =	163
Routed	9/30 Partitions, Violations =	155
Routed	10/30 Partitions, Violations =	155
Routed	11/30 Partitions, Violations =	159
Routed	12/30 Partitions, Violations =	169
Routed	13/30 Partitions, Violations =	169
Routed	14/30 Partitions, Violations =	181
Routed	15/30 Partitions, Violations =	134
Routed	16/30 Partitions, Violations =	138
Routed	17/30 Partitions, Violations =	199
Routed	18/30 Partitions, Violations =	163
Routed	19/30 Partitions, Violations =	163
Routed	20/30 Partitions, Violations =	163
Routed	21/30 Partitions, Violations =	163
Routed	22/30 Partitions, Violations =	163
Routed	23/30 Partitions, Violations =	145
Routed	24/30 Partitions, Violations =	145
Routed	25/30 Partitions, Violations =	145
Routed	26/30 Partitions, Violations =	91
Routed	27/30 Partitions, Violations =	91
Routed	28/30 Partitions, Violations =	73
Routed	29/30 Partitions, Violations =	73
Routed	30/30 Partitions, Violations =	57

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	57
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 6
	Diff net var rule spacing : 2
	End of line spacing : 6
	Less than minimum area : 5
	Less than minimum edge length : 7
	Off-grid : 21
	Short : 5
	Soft spacing (shielding) : 5

[Iter 0] Elapsed real time: 0:00:24 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:25
[Iter 0] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 0] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 0 with 30 parts

Start DR iteration 1: non-uniform partition
Routed	1/18 Partitions, Violations =	56
Routed	2/18 Partitions, Violations =	55
Routed	3/18 Partitions, Violations =	55
Routed	4/18 Partitions, Violations =	52
Routed	5/18 Partitions, Violations =	52
Routed	6/18 Partitions, Violations =	51
Routed	7/18 Partitions, Violations =	50
Routed	8/18 Partitions, Violations =	47
Routed	9/18 Partitions, Violations =	47
Routed	10/18 Partitions, Violations =	46
Routed	11/18 Partitions, Violations =	37
Routed	12/18 Partitions, Violations =	20
Routed	13/18 Partitions, Violations =	20
Routed	14/18 Partitions, Violations =	20
Routed	15/18 Partitions, Violations =	19
Routed	16/18 Partitions, Violations =	18
Routed	17/18 Partitions, Violations =	16
Routed	18/18 Partitions, Violations =	14

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	14
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 3
	Diff net var rule spacing : 1
	Less than minimum edge length : 1
	Off-grid : 6
	Short : 3

[Iter 1] Elapsed real time: 0:00:26 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:27
[Iter 1] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 1] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 1 with 18 parts

Start DR iteration 2: non-uniform partition
Routed	1/4 Partitions, Violations =	14
Routed	2/4 Partitions, Violations =	14
Routed	3/4 Partitions, Violations =	6
Routed	4/4 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 2
	Short : 1

[Iter 2] Elapsed real time: 0:00:27 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:27 total=0:00:27
[Iter 2] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 2] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	4
Routed	3/3 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1
	Off-grid : 2
	Short : 1

[Iter 3] Elapsed real time: 0:00:28 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[Iter 3] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 3] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 3 with 3 parts

Start DR iteration 4: non-uniform partition
Routed	1/3 Partitions, Violations =	3
Routed	2/3 Partitions, Violations =	2
Routed	3/3 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 3
	Off-grid : 1

[Iter 4] Elapsed real time: 0:00:28 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:29
[Iter 4] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 4] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 4 with 3 parts

Start DR iteration 5: non-uniform partition
Routed	1/2 Partitions, Violations =	7
Routed	2/2 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1
	Less than NDR width : 4
	Off-grid : 1
	Short : 3

[Iter 5] Elapsed real time: 0:00:29 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Iter 5] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 5] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 5 with 2 parts

Start DR iteration 6: non-uniform partition
Routed	1/2 Partitions, Violations =	4
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	@@@@ Total number of instance ports with antenna violations =	0

	Less than minimum edge length : 1
	Off-grid : 1

[Iter 6] Elapsed real time: 0:00:29 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Iter 6] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 6] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 6 with 2 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 7] Elapsed real time: 0:00:29 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[Iter 7] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 7] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 8] Elapsed real time: 0:00:29 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[Iter 8] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 8] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 9] Elapsed real time: 0:00:29 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[Iter 9] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 9] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 10] Elapsed real time: 0:00:29 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:30
[Iter 10] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 10] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 10 with 1 parts

Start DR iteration 11: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 11] Elapsed real time: 0:00:30 
[Iter 11] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Iter 11] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 11] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 11 with 1 parts

Incremental DRC patching before early termination:
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 12] Elapsed real time: 0:00:30 
[Iter 12] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Iter 12] Stage (MB): Used   92  Alloctr   92  Proc   41 
[Iter 12] Total (MB): Used   95  Alloctr   96  Proc 7703 

End DR iteration 12 with 1 parts

Stop DR since not converging

	@@@@ Total nets not meeting constraints =	0

[DR] Elapsed real time: 0:00:30 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[DR] Stage (MB): Used   20  Alloctr   20  Proc   41 
[DR] Total (MB): Used   23  Alloctr   24  Proc 7703 
[DR: Done] Elapsed real time: 0:00:30 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[DR: Done] Stage (MB): Used   20  Alloctr   20  Proc   41 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 7703 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 1 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Off-grid : 1



Total Wire Length =                    26034 micron
Total Number of Contacts =             12010
Total Number of Wires =                12362
Total Number of PtConns =              3505
Total Number of Routed Wires =       11715
Total Routed Wire Length =           23764 micron
Total Number of Routed Contacts =       11786
	Layer                M1 :         42 micron
	Layer                M2 :       5165 micron
	Layer                M3 :       1955 micron
	Layer                M4 :       5726 micron
	Layer                M5 :       9670 micron
	Layer                M6 :       1207 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        247
	Via               VIA45 :       2111
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :       2440
	Via          VIA34(rot) :          3
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       3186
	Via          VIA23(rot) :          6
	Via               VIA12 :       3488
	Via          VIA12(rot) :        299
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.72% (87 / 12010 vias)
 
    Layer VIA1       =  0.21% (8      / 3795    vias)
        Weight 1     =  0.21% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (3787    vias)
    Layer VIA2       =  0.00% (0      / 3195    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3195    vias)
    Layer VIA3       =  2.92% (75     / 2568    vias)
        Weight 1     =  2.92% (75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.08% (2493    vias)
    Layer VIA4       =  0.18% (4      / 2203    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2199    vias)
    Layer VIA5       =  0.00% (0      / 249     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (249     vias)
 
  Total double via conversion rate    =  0.72% (87 / 12010 vias)
 
    Layer VIA1       =  0.21% (8      / 3795    vias)
    Layer VIA2       =  0.00% (0      / 3195    vias)
    Layer VIA3       =  2.92% (75     / 2568    vias)
    Layer VIA4       =  0.18% (4      / 2203    vias)
    Layer VIA5       =  0.00% (0      / 249     vias)
 
  The optimized via conversion rate based on total routed via count =  0.72% (87 / 12010 vias)
 
    Layer VIA1       =  0.21% (8      / 3795    vias)
        Weight 1     =  0.21% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (3787    vias)
    Layer VIA2       =  0.00% (0      / 3195    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3195    vias)
    Layer VIA3       =  2.92% (75     / 2568    vias)
        Weight 1     =  2.92% (75      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.08% (2493    vias)
    Layer VIA4       =  0.18% (4      / 2203    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2199    vias)
    Layer VIA5       =  0.00% (0      / 249     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (249     vias)
 

Total number of nets = 971
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
# ---- route_auto command will run above 3 steps
# Logic optimization: This optimization improves the timing, area, and power QoR and fixes logical DRC violations and performs legalization and ECO routing
compute_clock_latency
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 971 nets, 0 global routed, 969 detail routed. (NEX-024)
Information: Freeing timing information from routing. (ZRT-574)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 969 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 969, routed nets = 5, across physical hierarchy nets = 0, parasitics cached nets = 5, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:mode1            Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
SYS_CLK      Yes     0.1719  0.1719  0.1719  0.1719   cornerFF
SYS_CLK      Yes     0.3216  0.3216  0.3216  0.3216   cornerSS

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 969, routed nets = 969, across physical hierarchy nets = 0, parasitics cached nets = 969, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario scenarioFF pathgroup **clock_gating_default**
Target path group: scenario scenarioSS pathgroup **clock_gating_default**
Information: CCD will use corner cornerSS for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1
# Routing optimization
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-05-25 01:43:24 / Session: 0.01 hr / Command: 0.00 hr / Memory: 726 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:    46 s (  0.01 hr )  ELAPSE:    50 s (  0.01 hr )  MEM-PEAK:   725 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Info: update em.

Route-opt timing update complete          CPU:    46 s (  0.01 hr )  ELAPSE:    50 s (  0.01 hr )  MEM-PEAK:   725 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario scenarioFF.
Warning: Mapping to scan cell 'GSDFCNQD1HPBWP' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Information: Doing activity propagation for mode 'mode1' and corner 'cornerFF' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario scenarioFF (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario scenarioSS identical to that on scenarioFF (POW-006)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  83354.570
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    923.969
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  83354.570      3572.80        826
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  83354.570      3572.80        826
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:    52 s (  0.01 hr )  ELAPSE:    56 s (  0.02 hr )  MEM-PEAK:   725 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 351 total shapes.
Layer M2: cached 0 shapes out of 6566 total shapes.
Cached 1190 vias out of 13344 total vias.
Total 0.1760 seconds to build cellmap data
INFO: creating 15(r) x 21(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x92337068): 315
INFO: creating 15(r) x 21(c) GridCells YDim 6 XDim 6
INFO: number of GridCells (0x92337068): 315
Total 0.0227 seconds to load 1301 cell instances into cellmap
Moveable cells: 822; Application fixed cells: 4; Macro cells: 0; User fixed cells: 475
964 out of 964 data nets are detail routed, 5 out of 5 clock nets are detail routed and total 969 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 2.1627, cell height 2.0000, cell area 4.3254 for total 826 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -       3572.80    83354.57         826              0.02       725

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -       3572.80    83354.57         826              0.02       725
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725


Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       3579.20    82758.07         826              0.02       725
INFO: New Levelizer turned on
Route-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         0       3580.40    82701.20         826              0.02       725
INFO: New Levelizer turned on

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       3585.60    81522.08         826              0.02       725

Route-opt optimization Phase 14 Iter  1         0.00        0.00      0.00         0       3584.00    81466.66         825              0.02       725
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 14 Iter  2         0.00        0.00      0.00         0       3584.00    81466.66         825              0.02       725
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)

Route-opt route preserve complete         CPU:    55 s (  0.02 hr )  ELAPSE:    59 s (  0.02 hr )  MEM-PEAK:   725 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: The net parasitics of block top are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 352 total shapes.
Layer M2: cached 0 shapes out of 6567 total shapes.
Cached 1190 vias out of 13348 total vias.

Legalizing Top Level Design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0590 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 60 ref cells (12 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      6990.4         1300        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1300
number of references:                60
number of site rows:                 34
number of locations attempted:    11939
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         821 (8907 total sites)
avg row height over cells:        2.000 um
rms cell displacement:            0.014 um ( 0.01 row height)
rms weighted cell displacement:   0.014 um ( 0.01 row height)
max cell displacement:            0.200 um ( 0.10 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_2619 (NR2D0HPBWP)
  Input location: (102,16)
  Legal location: (102.2,16)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_2704 (NR2D0HPBWP)
  Input location: (32.8,42)
  Legal location: (33,42)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_2485 (IOA22D0HPBWP)
  Input location: (86.8,38)
  Legal location: (86.6,38)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_2200 (MUX2ND0HPBWP)
  Input location: (36.2,20)
  Legal location: (36.4,20)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_2527 (IOA22D0HPBWP)
  Input location: (58.4,40)
  Legal location: (58.6,40)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_2518 (OAI22D0HPBWP)
  Input location: (60.2,40)
  Legal location: (60.4,40)
  Displacement:   0.200 um ( 0.10 row height)
Cell: ctmi_2714 (AO22D0HPBWP)
  Input location: (22,74)
  Legal location: (22,74)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_2719 (AO22D0HPBWP)
  Input location: (30,62)
  Legal location: (30,62)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_2720 (AO22D0HPBWP)
  Input location: (42.6,60)
  Legal location: (42.6,60)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_2721 (AO22D0HPBWP)
  Input location: (45.6,66)
  Legal location: (45.6,66)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.364
Total Legalizer Wall Time: 0.366
----------------------------------------------------------------

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt legalization complete           CPU:    55 s (  0.02 hr )  ELAPSE:    59 s (  0.02 hr )  MEM-PEAK:   725 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   18  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   22  Proc 7703 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   18  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   22  Proc 7703 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   23  Alloctr   23  Proc 7703 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   20  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   23  Proc 7703 
Num of eco nets = 970
Num of open eco nets = 160
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   23  Proc 7703 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   27  Alloctr   28  Proc 7703 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 true                

Begin global routing.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,122.80um,88.00um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.09um, min space = 0.09um pitch = 0.2um
layer M2, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M3, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M4, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M5, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M6, dir Ver, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M7, dir Hor, min width = 0.1um, min space = 0.1um pitch = 0.2um
layer M8, dir Ver, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer M9, dir Hor, min width = 0.4um, min space = 0.4um pitch = 0.8um
layer AP, dir Ver, min width = 3um, min space = 2um pitch = 6.5um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 7703 
Net statistics:
Total number of nets     = 970
Number of nets to route  = 160
Number of nets with max-layer-mode hard = 5
160 nets are partially connected,
 of which 160 are detail routed and 0 are global routed.
810 nets are fully connected,
 of which 809 are detail routed and 0 are global routed.
5 nets have non-default rule CLK_NDR
	 5 non-user-specified nets, 5 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 160, Total Half Perimeter Wire Length (HPWL) 2579 microns
HPWL   0 ~   50 microns: Net Count      149	Total HPWL         1745 microns
HPWL  50 ~  100 microns: Net Count       10	Total HPWL          724 microns
HPWL 100 ~  200 microns: Net Count        1	Total HPWL          110 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   34  Proc 7703 
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
Average gCell capacity  3.68	 on layer (1)	 M1
Average gCell capacity  6.33	 on layer (2)	 M2
Average gCell capacity  7.10	 on layer (3)	 M3
Average gCell capacity  9.47	 on layer (4)	 M4
Average gCell capacity  9.98	 on layer (5)	 M5
Average gCell capacity  10.05	 on layer (6)	 M6
Average gCell capacity  9.98	 on layer (7)	 M7
Average gCell capacity  0.00	 on layer (8)	 M8
Average gCell capacity  0.00	 on layer (9)	 M9
Average gCell capacity  0.00	 on layer (10)	 AP
Average number of tracks per gCell 10.02	 on layer (1)	 M1
Average number of tracks per gCell 10.08	 on layer (2)	 M2
Average number of tracks per gCell 10.02	 on layer (3)	 M3
Average number of tracks per gCell 10.08	 on layer (4)	 M4
Average number of tracks per gCell 10.02	 on layer (5)	 M5
Average number of tracks per gCell 10.08	 on layer (6)	 M6
Average number of tracks per gCell 10.02	 on layer (7)	 M7
Average number of tracks per gCell 2.54	 on layer (8)	 M8
Average number of tracks per gCell 2.52	 on layer (9)	 M9
Average number of tracks per gCell 0.33	 on layer (10)	 AP
Number of gCells = 26840
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   34  Alloctr   34  Proc 7703 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   34  Alloctr   34  Proc 7703 
Number of user frozen nets = 0
Timing criticality report: total 1 (0.10)% critical nets.
   Number of criticality 3 nets = 1 (0.10)%
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   34  Alloctr   34  Proc 7703 
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  128 
[End of Blocked Pin Detection] Total (MB): Used  210  Alloctr  210  Proc 7831 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~1417.0000um (708 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  210  Alloctr  210  Proc 7831 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   647 Max = 11 GRCs =   304 (5.66%)
Initial. H routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.11%)
Initial. V routing: Overflow =   644 Max = 11 (GRCs =  1) GRCs =   301 (11.21%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   625 Max = 11 (GRCs =  1) GRCs =   285 (10.62%)
Initial. M3         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.11%)
Initial. M4         Overflow =    19 Max =  3 (GRCs =  1) GRCs =    16 (0.60%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.5 0.30 0.00 0.00 0.00 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       51.6 4.14 3.32 4.99 1.90 4.66 5.22 4.25 3.02 0.00 6.37 0.22 3.46 6.82
M3       64.2 22.1 1.12 9.31 0.60 1.56 0.71 0.11 0.07 0.00 0.04 0.00 0.00 0.11
M4       38.3 27.2 4.43 14.3 1.79 4.92 3.09 2.38 1.04 0.75 1.12 0.19 0.04 0.37
M5       19.0 44.0 0.00 24.7 0.00 6.15 3.87 1.75 0.34 0.07 0.00 0.00 0.00 0.00
M6       82.7 15.1 0.00 1.83 0.00 0.11 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    69.5 14.0 1.11 6.88 0.53 2.18 1.62 1.06 0.56 0.10 0.94 0.05 0.44 0.91


Initial. Total Wire Length = 22.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.38
Initial. Layer M3 wire length = 8.73
Initial. Layer M4 wire length = 3.19
Initial. Layer M5 wire length = 1.15
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer AP wire length = 0.00
Initial. Total Number of Contacts = 45
Initial. Via VIA12 count = 20
Initial. Via VIA23 count = 15
Initial. Via VIA34 count = 5
Initial. Via VIA45 count = 5
Initial. Via VIA56 count = 0
Initial. Via VIA67 count = 0
Initial. Via VIA78 count = 0
Initial. Via VIA89 count = 0
Initial. Via VIA910 count = 0
Initial. completed.

Start GR phase 1
Sun May 25 01:43:35 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  210  Alloctr  210  Proc 7831 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   647 Max = 11 GRCs =   304 (5.66%)
phase1. H routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.11%)
phase1. V routing: Overflow =   644 Max = 11 (GRCs =  1) GRCs =   301 (11.21%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   625 Max = 11 (GRCs =  1) GRCs =   285 (10.62%)
phase1. M3         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.11%)
phase1. M4         Overflow =    19 Max =  3 (GRCs =  1) GRCs =    16 (0.60%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.5 0.30 0.00 0.00 0.00 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       51.6 4.14 3.32 4.99 1.90 4.66 5.22 4.25 3.02 0.00 6.37 0.22 3.46 6.82
M3       64.2 22.1 1.12 9.31 0.60 1.56 0.71 0.11 0.07 0.00 0.04 0.00 0.00 0.11
M4       38.3 27.2 4.43 14.3 1.79 4.92 3.09 2.38 1.04 0.75 1.12 0.19 0.04 0.37
M5       19.0 44.0 0.00 24.7 0.00 6.15 3.87 1.75 0.34 0.07 0.00 0.00 0.00 0.00
M6       82.7 15.1 0.00 1.83 0.00 0.11 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    69.5 14.0 1.11 6.88 0.53 2.18 1.62 1.06 0.56 0.10 0.94 0.05 0.44 0.91


phase1. Total Wire Length = 22.45
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 9.38
phase1. Layer M3 wire length = 8.73
phase1. Layer M4 wire length = 3.19
phase1. Layer M5 wire length = 1.15
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer AP wire length = 0.00
phase1. Total Number of Contacts = 45
phase1. Via VIA12 count = 20
phase1. Via VIA23 count = 15
phase1. Via VIA34 count = 5
phase1. Via VIA45 count = 5
phase1. Via VIA56 count = 0
phase1. Via VIA67 count = 0
phase1. Via VIA78 count = 0
phase1. Via VIA89 count = 0
phase1. Via VIA910 count = 0
phase1. completed.

Start GR phase 2
Sun May 25 01:43:35 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 61 gCells x 44 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  210  Alloctr  210  Proc 7831 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   647 Max = 11 GRCs =   304 (5.66%)
phase2. H routing: Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.11%)
phase2. V routing: Overflow =   644 Max = 11 (GRCs =  1) GRCs =   301 (11.21%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =   625 Max = 11 (GRCs =  1) GRCs =   285 (10.62%)
phase2. M3         Overflow =     3 Max =  1 (GRCs =  3) GRCs =     3 (0.11%)
phase2. M4         Overflow =    19 Max =  3 (GRCs =  1) GRCs =    16 (0.60%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. AP         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.5 0.30 0.00 0.00 0.00 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       51.6 4.14 3.32 4.99 1.90 4.66 5.22 4.25 3.02 0.00 6.37 0.22 3.46 6.82
M3       64.2 22.1 1.12 9.31 0.60 1.56 0.71 0.11 0.07 0.00 0.04 0.00 0.00 0.11
M4       38.3 27.2 4.43 14.3 1.79 4.92 3.09 2.38 1.04 0.75 1.12 0.19 0.04 0.37
M5       19.0 44.0 0.00 24.7 0.00 6.15 3.87 1.75 0.34 0.07 0.00 0.00 0.00 0.00
M6       82.7 15.1 0.00 1.83 0.00 0.11 0.11 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
AP       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    69.5 14.0 1.11 6.88 0.53 2.18 1.62 1.06 0.56 0.10 0.94 0.05 0.44 0.91


phase2. Total Wire Length = 22.45
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 9.38
phase2. Layer M3 wire length = 8.73
phase2. Layer M4 wire length = 3.19
phase2. Layer M5 wire length = 1.15
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer AP wire length = 0.00
phase2. Total Number of Contacts = 45
phase2. Via VIA12 count = 20
phase2. Via VIA23 count = 15
phase2. Via VIA34 count = 5
phase2. Via VIA45 count = 5
phase2. Via VIA56 count = 0
phase2. Via VIA67 count = 0
phase2. Via VIA78 count = 0
phase2. Via VIA89 count = 0
phase2. Via VIA910 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc  128 
[End of Whole Chip Routing] Total (MB): Used  210  Alloctr  210  Proc 7831 

Congestion utilization per direction:
Average vertical track utilization   = 15.77 %
Peak    vertical track utilization   = 96.15 %
Average horizontal track utilization =  9.58 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc  128 
[End of Global Routing] Total (MB): Used  209  Alloctr  210  Proc 7831 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   59  Alloctr   60  Proc 7831 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   37  Alloctr   37  Proc  128 
[ECO: GR] Total (MB): Used   59  Alloctr   60  Proc 7831 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.deterministic                                     :	 false               
track.timing_driven                                     :	 true                

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   24  Alloctr   25  Proc 7831 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 863 of 1087


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   24  Alloctr   25  Proc 7831 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   24  Alloctr   25  Proc 7831 

Number of wires with overlap after iteration 1 = 497 of 689


Wire length and via report:
---------------------------
Number of M1 wires: 304 		 CONT1: 0
Number of M2 wires: 241 		 VIA12: 309
Number of M3 wires: 109 		 VIA23: 220
Number of M4 wires: 16 		 VIA34: 42
Number of M5 wires: 19 		 VIA45: 35
Number of M6 wires: 0 		 VIA56: 0
Number of M7 wires: 0 		 VIA67: 0
Number of M8 wires: 0 		 VIA78: 0
Number of M9 wires: 0 		 VIA89: 0
Number of AP wires: 0 		 VIA910: 0
Total number of wires: 689 		 vias: 606

Total M1 wire length: 57.6
Total M2 wire length: 73.2
Total M3 wire length: 63.5
Total M4 wire length: 11.4
Total M5 wire length: 19.2
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total AP wire length: 0.0
Total wire length: 224.9

Longest M1 wire length: 1.1
Longest M2 wire length: 2.6
Longest M3 wire length: 1.4
Longest M4 wire length: 2.4
Longest M5 wire length: 2.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest AP wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   23  Alloctr   24  Proc 7831 
[ECO: CDR] Elapsed real time: 0:00:01 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: CDR] Stage (MB): Used   20  Alloctr   20  Proc  128 
[ECO: CDR] Total (MB): Used   23  Alloctr   24  Proc 7831 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 false               
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 970, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 71 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed	1/30 Partitions, Violations =	0
Routed	2/30 Partitions, Violations =	0
Routed	3/30 Partitions, Violations =	2
Routed	4/30 Partitions, Violations =	6
Routed	5/30 Partitions, Violations =	7
Routed	6/30 Partitions, Violations =	7
Routed	7/30 Partitions, Violations =	42
Routed	8/30 Partitions, Violations =	42
Routed	9/30 Partitions, Violations =	43
Routed	10/30 Partitions, Violations =	43
Routed	11/30 Partitions, Violations =	43
Routed	12/30 Partitions, Violations =	59
Routed	13/30 Partitions, Violations =	59
Routed	14/30 Partitions, Violations =	62
Routed	15/30 Partitions, Violations =	62
Routed	16/30 Partitions, Violations =	62
Routed	17/30 Partitions, Violations =	61
Routed	18/30 Partitions, Violations =	33
Routed	19/30 Partitions, Violations =	33
Routed	20/30 Partitions, Violations =	24
Routed	21/30 Partitions, Violations =	24
Routed	22/30 Partitions, Violations =	24
Routed	23/30 Partitions, Violations =	23
Routed	24/30 Partitions, Violations =	23
Routed	25/30 Partitions, Violations =	23
Routed	26/30 Partitions, Violations =	24
Routed	27/30 Partitions, Violations =	24
Routed	28/30 Partitions, Violations =	23
Routed	29/30 Partitions, Violations =	23
Routed	30/30 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	0

	End of line spacing : 3
	Less than minimum area : 1
	Less than minimum edge length : 3
	Off-grid : 4
	Short : 5

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   72  Alloctr   72  Proc   44 
[Iter 0] Total (MB): Used   95  Alloctr   96  Proc 7876 

End DR iteration 0 with 30 parts

Start DR iteration 1: non-uniform partition
Routed	1/5 Partitions, Violations =	14
Routed	2/5 Partitions, Violations =	10
Routed	3/5 Partitions, Violations =	7
Routed	4/5 Partitions, Violations =	3
Routed	5/5 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   72  Alloctr   72  Proc   44 
[Iter 1] Total (MB): Used   95  Alloctr   96  Proc 7876 

End DR iteration 1 with 5 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net var rule spacing : 2
	Less than minimum edge length : 2
	Short : 4

[Iter 2] Elapsed real time: 0:00:05 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 2] Stage (MB): Used   72  Alloctr   72  Proc   44 
[Iter 2] Total (MB): Used   95  Alloctr   96  Proc 7876 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0
	@@@@ Total number of instance ports with antenna violations =	0


[Iter 3] Elapsed real time: 0:00:05 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Iter 3] Stage (MB): Used   72  Alloctr   72  Proc   44 
[Iter 3] Total (MB): Used   95  Alloctr   96  Proc 7876 

End DR iteration 3 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = parallel_in[42]
Net 2 = parallel_out[63]
Net 3 = parallel_out[51]
Net 4 = parallel_out[45]
Net 5 = parallel_out[39]
Net 6 = parallel_out[38]
Net 7 = parallel_out[21]
Net 8 = parallel_out[19]
Net 9 = parallel_out[17]
Net 10 = parallel_out[1]
Net 11 = rst
Net 12 = enable
Net 13 = ctmn_2315
Net 14 = p3[14]
Net 15 = p3[13]
Net 16 = p3[10]
Net 17 = p3[9]
Net 18 = N17
Net 19 = p3[5]
Net 20 = N20
Net 21 = p3[3]
Net 22 = N22
Net 23 = p3[1]
Net 24 = p3[0]
Net 25 = N24
Net 26 = reg_data[51]
Net 27 = reg_data[43]
Net 28 = N48
Net 29 = reg_data[39]
Net 30 = reg_data[36]
Net 31 = N62
Net 32 = N64
Net 33 = reg_data[21]
Net 34 = ctmn_1942
Net 35 = reg_data[1]
Net 36 = p1[15]
Net 37 = p1[13]
Net 38 = p1[2]
Net 39 = p1[1]
Net 40 = p1[0]
Net 41 = p2[15]
Net 42 = p2[12]
Net 43 = p2[11]
Net 44 = p2[8]
Net 45 = p2[7]
Net 46 = p2[6]
Net 47 = p2[4]
Net 48 = p2[0]
Net 49 = ctmn_2229
Net 50 = ctmn_2218
Net 51 = ctmn_2342
Net 52 = ctmn_2343
Net 53 = ctmn_2338
Net 54 = ctmn_2339
Net 55 = ctmn_2340
Net 56 = ctmn_2324
Net 57 = ctmn_2249
Net 58 = ctmn_2250
Net 59 = ctmn_2321
Net 60 = ctmn_2322
Net 61 = ctmn_2018
Net 62 = ctmn_2295
Net 63 = ctmn_2177
Net 64 = ctmn_2283
Net 65 = ctmn_2284
Net 66 = ctmn_2316
Net 67 = ctmn_2219
Net 68 = ctmn_2310
Net 69 = ctmn_2311
Net 70 = ctmn_2209
Net 71 = ctmn_2305
Net 72 = ctmn_2306
Net 73 = ctmn_2199
Net 74 = ctmn_1970
Net 75 = ctmn_2188
Net 76 = ctmn_1973
Net 77 = ctmn_2189
Net 78 = ctmn_2296
Net 79 = ctmn_2178
Net 80 = ctmn_2289
Net 81 = ctmn_2290
Net 82 = ctmn_2167
Net 83 = ctmn_2157
Net 84 = ctmn_2279
Net 85 = phfnn_115
Net 86 = ctmn_2147
Net 87 = ctmn_2274
Net 88 = ctmn_2127
Net 89 = ctmn_2022
Net 90 = ctmn_2023
Net 91 = ctmn_2116
Net 92 = ctmn_2257
Net 93 = ctmn_2033
Net 94 = ctmn_2107
Net 95 = ctmn_2096
Net 96 = ctmn_2244
Net 97 = ctmn_2245
Net 98 = ctmn_2086
Net 99 = ctmn_2240
Net 100 = ctmn_2075
.... and 142 other nets
Total number of changed nets = 242 (out of 970)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   44 
[DR: Done] Total (MB): Used   23  Alloctr   24  Proc 7876 
[ECO: DR] Elapsed real time: 0:00:07 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: DR] Stage (MB): Used   20  Alloctr   20  Proc  172 
[ECO: DR] Total (MB): Used   23  Alloctr   24  Proc 7876 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    26003 micron
Total Number of Contacts =             11917
Total Number of Wires =                12387
Total Number of PtConns =              3455
Total Number of Routed Wires =       11742
Total Routed Wire Length =           23753 micron
Total Number of Routed Contacts =       11694
	Layer                M1 :         39 micron
	Layer                M2 :       5203 micron
	Layer                M3 :       1961 micron
	Layer                M4 :       5705 micron
	Layer                M5 :       9626 micron
	Layer                M6 :       1220 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        251
	Via               VIA45 :       2077
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :       2417
	Via          VIA34(rot) :          3
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       3150
	Via          VIA23(rot) :          4
	Via               VIA12 :       3472
	Via          VIA12(rot) :        314
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.72% (86 / 11917 vias)
 
    Layer VIA1       =  0.21% (8      / 3794    vias)
        Weight 1     =  0.21% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (3786    vias)
    Layer VIA2       =  0.00% (0      / 3157    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3157    vias)
    Layer VIA3       =  2.91% (74     / 2544    vias)
        Weight 1     =  2.91% (74      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.09% (2470    vias)
    Layer VIA4       =  0.18% (4      / 2169    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2165    vias)
    Layer VIA5       =  0.00% (0      / 253     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (253     vias)
 
  Total double via conversion rate    =  0.72% (86 / 11917 vias)
 
    Layer VIA1       =  0.21% (8      / 3794    vias)
    Layer VIA2       =  0.00% (0      / 3157    vias)
    Layer VIA3       =  2.91% (74     / 2544    vias)
    Layer VIA4       =  0.18% (4      / 2169    vias)
    Layer VIA5       =  0.00% (0      / 253     vias)
 
  The optimized via conversion rate based on total routed via count =  0.72% (86 / 11917 vias)
 
    Layer VIA1       =  0.21% (8      / 3794    vias)
        Weight 1     =  0.21% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (3786    vias)
    Layer VIA2       =  0.00% (0      / 3157    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3157    vias)
    Layer VIA3       =  2.91% (74     / 2544    vias)
        Weight 1     =  2.91% (74      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.09% (2470    vias)
    Layer VIA4       =  0.18% (4      / 2169    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2165    vias)
    Layer VIA5       =  0.00% (0      / 253     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (253     vias)
 

Total number of nets = 970
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    26003 micron
Total Number of Contacts =             11917
Total Number of Wires =                12387
Total Number of PtConns =              3455
Total Number of Routed Wires =       11742
Total Routed Wire Length =           23753 micron
Total Number of Routed Contacts =       11694
	Layer                M1 :         39 micron
	Layer                M2 :       5203 micron
	Layer                M3 :       1961 micron
	Layer                M4 :       5705 micron
	Layer                M5 :       9626 micron
	Layer                M6 :       1220 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :        251
	Via               VIA45 :       2077
	Via        FATVIA45_2x1 :          0
	Via               VIA34 :       2417
	Via          VIA34(rot) :          3
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via               VIA23 :       3150
	Via          VIA23(rot) :          4
	Via               VIA12 :       3472
	Via          VIA12(rot) :        314
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.72% (86 / 11917 vias)
 
    Layer VIA1       =  0.21% (8      / 3794    vias)
        Weight 1     =  0.21% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (3786    vias)
    Layer VIA2       =  0.00% (0      / 3157    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3157    vias)
    Layer VIA3       =  2.91% (74     / 2544    vias)
        Weight 1     =  2.91% (74      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.09% (2470    vias)
    Layer VIA4       =  0.18% (4      / 2169    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2165    vias)
    Layer VIA5       =  0.00% (0      / 253     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (253     vias)
 
  Total double via conversion rate    =  0.72% (86 / 11917 vias)
 
    Layer VIA1       =  0.21% (8      / 3794    vias)
    Layer VIA2       =  0.00% (0      / 3157    vias)
    Layer VIA3       =  2.91% (74     / 2544    vias)
    Layer VIA4       =  0.18% (4      / 2169    vias)
    Layer VIA5       =  0.00% (0      / 253     vias)
 
  The optimized via conversion rate based on total routed via count =  0.72% (86 / 11917 vias)
 
    Layer VIA1       =  0.21% (8      / 3794    vias)
        Weight 1     =  0.21% (8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (3786    vias)
    Layer VIA2       =  0.00% (0      / 3157    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (3157    vias)
    Layer VIA3       =  2.91% (74     / 2544    vias)
        Weight 1     =  2.91% (74      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 97.09% (2470    vias)
    Layer VIA4       =  0.18% (4      / 2169    vias)
        Weight 1     =  0.18% (4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.82% (2165    vias)
    Layer VIA5       =  0.00% (0      / 253     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (253     vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 242 nets with eco mode
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc  172 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7876 
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 970 nets, 0 global routed, 968 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/top_3236466_602650880.timdat

Route-opt ECO routing complete            CPU:    63 s (  0.02 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:   898 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.102905257964  9.863786789856  6.078105564085
2.744208341123  8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.874683365143  2.191482383691  0.963716741094
2.700148443881  3.840450064440  3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.709512743823  7.205482792164  8.278333998268
1.183725190997  3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.238247140560  1.226527946211  7.050432094780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.624317335605  6.381923561804  9.187456622495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.470623709430  3.368731203889  4.897193149020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.680981819819  7.173780627405  9.939544308373
3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.015206840544  5.811866575154  5.826712483342
4.349383292435  0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.405738258232  2.804470386403  1.265382652200
0.417760313533  1.833872465081  6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.512918447454  2.764923888329  9.324298538770
1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.465622531078  3.171521630316  9.815902340044
4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.942411773681  5.239812830972  4.802161247382
3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.215915108505  7.505122870477  0.800915586343
9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.721330079272  8.793572187635  8.918194719113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.093933614236  1.512629870128  7.396874220513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.286776742405  5.817276723007  2.343511622627
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 970 nets, 0 global routed, 968 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 968 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 968, routed nets = 968, across physical hierarchy nets = 0, parasitics cached nets = 968, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: scenarioFF
2: scenarioSS

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: SYS_CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0  81466.656
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0    901.042
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  81466.656      3584.00        825
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  81466.656      3584.00        825

Route-opt optimization complete                 0.00        0.00      0.00         0       3584.00    81466.66         825              0.02       898

Route-opt command complete                CPU:    64 s (  0.02 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:   898 MB
Route-opt command statistics  CPU=18 sec (0.00 hr) ELAPSED=18 sec (0.00 hr) MEM-PEAK=0.877 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2025-05-25 01:43:42 / Session: 0.02 hr / Command: 0.01 hr / Memory: 898 MB (FLW-8100)
1
# Add redundant VIAs
add_redundant_vias 
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   34  Alloctr   35  Proc 7876 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA12(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA67    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

       VIA67(r) ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

       VIA78    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

       VIA78(r) ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

       VIA89    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

       VIA89(r) ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA12_OPTI    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA12_OPTI(r) ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA23_OPTI    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA23_OPTI(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA34_OPTI    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA34_OPTI(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA45_OPTI    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA45_OPTI(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA56_OPTI    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA56_OPTI(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA67_OPTI    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA67_OPTI(r) ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA78_OPTI    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA78_OPTI(r) ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA89_OPTI    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA89_OPTI(r) ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

  VIA12_OPTI_SQ    ->  VIA12_2x1(r)  VIA12_2x1     VIA12_1x2(r)  VIA12_1x2   

  VIA23_OPTI_SQ    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

  VIA34_OPTI_SQ    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

  VIA45_OPTI_SQ    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

  VIA56_OPTI_SQ    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

  VIA67_OPTI_SQ    ->  VIA67_1x2     VIA67_1x2(r)  VIA67_2x1     VIA67_2x1(r)

  VIA78_OPTI_SQ    ->  VIA78_2x1     VIA78_1x2(r)  VIA78_2x1(r)  VIA78_1x2   

  VIA89_OPTI_SQ    ->  VIA89_1x2     VIA89_1x2(r)  VIA89_2x1     VIA89_2x1(r)

      VIA910    -> VIA910_2x1    VIA910_1x2   



	There were 0 out of 3780 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Technology Processing] Total (MB): Used   34  Alloctr   35  Proc 7876 

Begin Redundant via insertion ...

Routed	1/4 Partitions, Violations =	0
Routed	2/4 Partitions, Violations =	26
Routed	3/4 Partitions, Violations =	26
Routed	4/4 Partitions, Violations =	53

RedundantVia finished with 53 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	53
	Diff net spacing : 16
	Diff net var rule spacing : 2
	Less than minimum edge length : 15
	Less than minimum enclosed area : 3
	Less than minimum width : 4
	Less than NDR width : 2
	Off-grid : 6
	Same net spacing : 5


Total Wire Length =                    25213 micron
Total Number of Contacts =             11909
Total Number of Wires =                11586
Total Number of PtConns =              1418
Total Number of Routed Wires =       10833
Total Routed Wire Length =           23536 micron
Total Number of Routed Contacts =       11687
	Layer                M1 :         37 micron
	Layer                M2 :       5123 micron
	Layer                M3 :       1886 micron
	Layer                M4 :       5652 micron
	Layer                M5 :       9619 micron
	Layer                M6 :       1219 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          3
	Via           VIA56_1x2 :         24
	Via      VIA56(rot)_2x1 :          1
	Via           VIA56_2x1 :        223
	Via               VIA45 :         90
	Via        FATVIA45_2x1 :          0
	Via           VIA45_1x2 :       1425
	Via      VIA45(rot)_2x1 :          1
	Via      VIA45(rot)_1x2 :          2
	Via           VIA45_2x1 :        558
	Via               VIA34 :        115
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_1x2 :       1124
	Via      VIA34(rot)_2x1 :         20
	Via      VIA34(rot)_1x2 :         20
	Via           VIA34_2x1 :       1140
	Via               VIA23 :        233
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       2169
	Via      VIA23(rot)_2x1 :         59
	Via      VIA23(rot)_1x2 :         84
	Via           VIA23_2x1 :        605
	Via               VIA12 :        865
	Via          VIA12(rot) :        120
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0
	Via           VIA12_1x2 :       1725
	Via      VIA12(rot)_2x1 :        418
	Via      VIA12(rot)_1x2 :        185
	Via           VIA12_2x1 :        471

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 87.34% (10401 / 11909 vias)
 
    Layer VIA1       = 74.02% (2807   / 3792    vias)
        Weight 1     = 74.02% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.98% (985     vias)
    Layer VIA2       = 92.58% (2920   / 3154    vias)
        Weight 1     = 92.58% (2920    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.42% (234     vias)
    Layer VIA3       = 94.06% (2392   / 2543    vias)
        Weight 1     = 94.06% (2392    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.94% (151     vias)
    Layer VIA4       = 93.77% (2032   / 2167    vias)
        Weight 1     = 93.77% (2032    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.23% (135     vias)
    Layer VIA5       = 98.81% (250    / 253     vias)
        Weight 1     = 98.81% (250     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.19% (3       vias)
 
  Total double via conversion rate    = 87.34% (10401 / 11909 vias)
 
    Layer VIA1       = 74.02% (2807   / 3792    vias)
    Layer VIA2       = 92.58% (2920   / 3154    vias)
    Layer VIA3       = 94.06% (2392   / 2543    vias)
    Layer VIA4       = 93.77% (2032   / 2167    vias)
    Layer VIA5       = 98.81% (250    / 253     vias)
 
  The optimized via conversion rate based on total routed via count = 87.34% (10401 / 11909 vias)
 
    Layer VIA1       = 74.02% (2807   / 3792    vias)
        Weight 1     = 74.02% (2807    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 25.98% (985     vias)
    Layer VIA2       = 92.58% (2920   / 3154    vias)
        Weight 1     = 92.58% (2920    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.42% (234     vias)
    Layer VIA3       = 94.06% (2392   / 2543    vias)
        Weight 1     = 94.06% (2392    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  5.94% (151     vias)
    Layer VIA4       = 93.77% (2032   / 2167    vias)
        Weight 1     = 93.77% (2032    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  6.23% (135     vias)
    Layer VIA5       = 98.81% (250    / 253     vias)
        Weight 1     = 98.81% (250     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.19% (3       vias)
 

[RedundantVia] Elapsed real time: 0:00:08 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[RedundantVia] Stage (MB): Used   73  Alloctr   73  Proc    0 
[RedundantVia] Total (MB): Used   96  Alloctr   97  Proc 7876 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:08 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Dr init] Total (MB): Used   96  Alloctr   97  Proc 7876 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 970, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 71 nets as they don't have enough gate area info.
Start DR iteration 1: non-uniform partition
Routed	1/17 Partitions, Violations =	52
Routed	2/17 Partitions, Violations =	48
Routed	3/17 Partitions, Violations =	47
Routed	4/17 Partitions, Violations =	45
Routed	5/17 Partitions, Violations =	43
Routed	6/17 Partitions, Violations =	41
Routed	7/17 Partitions, Violations =	39
Routed	8/17 Partitions, Violations =	37
Routed	9/17 Partitions, Violations =	34
Routed	10/17 Partitions, Violations =	32
Routed	11/17 Partitions, Violations =	30
Routed	12/17 Partitions, Violations =	29
Routed	13/17 Partitions, Violations =	27
Routed	14/17 Partitions, Violations =	24
Routed	15/17 Partitions, Violations =	18
Routed	16/17 Partitions, Violations =	15
Routed	17/17 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 1
	Less than minimum area : 1
	Less than minimum edge length : 1
	Off-grid : 5
	Same net spacing : 2

[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 1] Stage (MB): Used  133  Alloctr  134  Proc    0 
[Iter 1] Total (MB): Used  156  Alloctr  158  Proc 7876 

End DR iteration 1 with 17 parts

Start DR iteration 2: non-uniform partition
Routed	1/4 Partitions, Violations =	12
Routed	2/4 Partitions, Violations =	13
Routed	3/4 Partitions, Violations =	15
Routed	4/4 Partitions, Violations =	14

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	14
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 5
	End of line spacing : 1
	Less than minimum edge length : 2
	Off-grid : 6

[Iter 2] Elapsed real time: 0:00:10 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 2] Stage (MB): Used  133  Alloctr  134  Proc    0 
[Iter 2] Total (MB): Used  156  Alloctr  158  Proc 7876 

End DR iteration 2 with 4 parts

Start DR iteration 3: non-uniform partition
Routed	1/4 Partitions, Violations =	12
Routed	2/4 Partitions, Violations =	17
Routed	3/4 Partitions, Violations =	15
Routed	4/4 Partitions, Violations =	13

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	13
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 6
	Less than minimum area : 1
	Off-grid : 5
	Same net spacing : 1

[Iter 3] Elapsed real time: 0:00:11 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 3] Stage (MB): Used  133  Alloctr  134  Proc    0 
[Iter 3] Total (MB): Used  156  Alloctr  158  Proc 7876 

End DR iteration 3 with 4 parts

Start DR iteration 4: non-uniform partition
Routed	1/2 Partitions, Violations =	17
Routed	2/2 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 2
	Short : 3

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 4] Stage (MB): Used  133  Alloctr  134  Proc    0 
[Iter 4] Total (MB): Used  156  Alloctr  158  Proc 7876 

End DR iteration 4 with 2 parts

Start DR iteration 5: non-uniform partition
Routed	1/1 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 2
	Short : 3

[Iter 5] Elapsed real time: 0:00:12 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 5] Stage (MB): Used  133  Alloctr  134  Proc    0 
[Iter 5] Total (MB): Used  156  Alloctr  158  Proc 7876 

End DR iteration 5 with 1 parts

Incremental DRC patching:
Routed	1/1 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 2
	Short : 3

	@@@@ Total nets not meeting constraints =	0

Stop DR since reached max number of iterations

[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used   61  Alloctr   62  Proc    0 
[DR] Total (MB): Used   84  Alloctr   85  Proc 7876 

Redundant via insertion finished with 0 open nets, of which 0 are frozen
Information: Merged away 2 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 3 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Off-grid : 2
	Short : 1



Total Wire Length =                    25228 micron
Total Number of Contacts =             11909
Total Number of Wires =                11599
Total Number of PtConns =              1447
Total Number of Routed Wires =       10849
Total Routed Wire Length =           23543 micron
Total Number of Routed Contacts =       11689
	Layer                M1 :         39 micron
	Layer                M2 :       5129 micron
	Layer                M3 :       1891 micron
	Layer                M4 :       5625 micron
	Layer                M5 :       9620 micron
	Layer                M6 :       1239 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_1x2 :         24
	Via      VIA56(rot)_2x1 :          1
	Via           VIA56_2x1 :        221
	Via               VIA45 :        110
	Via        FATVIA45_2x1 :          0
	Via           VIA45_1x2 :       1411
	Via      VIA45(rot)_2x1 :          1
	Via      VIA45(rot)_1x2 :          2
	Via           VIA45_2x1 :        548
	Via               VIA34 :        157
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_1x2 :       1092
	Via      VIA34(rot)_2x1 :         20
	Via      VIA34(rot)_1x2 :         19
	Via           VIA34_2x1 :       1131
	Via               VIA23 :        295
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       2125
	Via      VIA23(rot)_2x1 :         57
	Via      VIA23(rot)_1x2 :         81
	Via           VIA23_2x1 :        592
	Via               VIA12 :        912
	Via          VIA12(rot) :        121
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0
	Via           VIA12_1x2 :       1695
	Via      VIA12(rot)_2x1 :        413
	Via      VIA12(rot)_1x2 :        183
	Via           VIA12_2x1 :        461

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 85.83% (10221 / 11909 vias)
 
    Layer VIA1       = 72.77% (2760   / 3793    vias)
        Weight 1     = 72.77% (2760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.23% (1033    vias)
    Layer VIA2       = 90.62% (2858   / 3154    vias)
        Weight 1     = 90.62% (2858    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.38% (296     vias)
    Layer VIA3       = 92.37% (2350   / 2544    vias)
        Weight 1     = 92.37% (2350    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.63% (194     vias)
    Layer VIA4       = 92.78% (2005   / 2161    vias)
        Weight 1     = 92.78% (2005    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.22% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
  Total double via conversion rate    = 85.83% (10221 / 11909 vias)
 
    Layer VIA1       = 72.77% (2760   / 3793    vias)
    Layer VIA2       = 90.62% (2858   / 3154    vias)
    Layer VIA3       = 92.37% (2350   / 2544    vias)
    Layer VIA4       = 92.78% (2005   / 2161    vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
 
  The optimized via conversion rate based on total routed via count = 85.83% (10221 / 11909 vias)
 
    Layer VIA1       = 72.77% (2760   / 3793    vias)
        Weight 1     = 72.77% (2760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.23% (1033    vias)
    Layer VIA2       = 90.62% (2858   / 3154    vias)
        Weight 1     = 90.62% (2858    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.38% (296     vias)
    Layer VIA3       = 92.37% (2350   / 2544    vias)
        Weight 1     = 92.37% (2350    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.63% (194     vias)
    Layer VIA4       = 92.78% (2005   / 2161    vias)
        Weight 1     = 92.78% (2005    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.22% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 

Total number of nets = 970
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 3
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block top are cleared. (TIM-123)
# ECO routing fix
route_eco
Generating Timing information  
Information: The stitching and editing of coupling caps is turned OFF for design 'top_lib:top/route_opt.design'. (TIM-125)
Information: Design top has 970 nets, 0 global routed, 968 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'top'. (NEX-022)
---extraction options---
Corner: cornerSS
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Corner: cornerFF
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: top 
NEX: virtual shield is applied in extraction.
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 968 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 968, routed nets = 968, across physical hierarchy nets = 0, parasitics cached nets = 968, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario scenarioSS (Mode mode1 Corner cornerSS)
Generating Timing information  ... Done
Information: Serialized np data
INFO: timer data saved to /tmp/top_3236466_602650880.timdat
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.35 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin ANTENNAHPBWP/I has no valid via regions. (ZRT-044)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   18  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   22  Proc 7876 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   18  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   22  Proc 7876 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   23  Alloctr   24  Proc 7876 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: Analysis] Total (MB): Used   23  Alloctr   24  Proc 7876 
Num of eco nets = 970
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   20  Alloctr   20  Proc    0 
[ECO: Init] Total (MB): Used   23  Alloctr   24  Proc 7876 
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 71 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked	1/4 Partitions, Violations =	0
Checked	2/4 Partitions, Violations =	6
Checked	3/4 Partitions, Violations =	6
Checked	4/4 Partitions, Violations =	6

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	6

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   29 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 7931 

Total Wire Length =                    25238 micron
Total Number of Contacts =             11909
Total Number of Wires =                11537
Total Number of PtConns =              1491
Total Number of Routed Wires =       10844
Total Routed Wire Length =           23553 micron
Total Number of Routed Contacts =       11689
	Layer                M1 :         39 micron
	Layer                M2 :       5135 micron
	Layer                M3 :       1891 micron
	Layer                M4 :       5628 micron
	Layer                M5 :       9620 micron
	Layer                M6 :       1239 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        221
	Via      VIA56(rot)_2x1 :          1
	Via           VIA56_1x2 :         24
	Via               VIA45 :        110
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :        548
	Via      VIA45(rot)_1x2 :          2
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       1411
	Via               VIA34 :        157
	Via          VIA34(rot) :          1
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       1131
	Via      VIA34(rot)_1x2 :         19
	Via      VIA34(rot)_2x1 :         20
	Via           VIA34_1x2 :       1092
	Via               VIA23 :        295
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       2125
	Via      VIA23(rot)_2x1 :         57
	Via      VIA23(rot)_1x2 :         81
	Via           VIA23_2x1 :        592
	Via               VIA12 :        912
	Via          VIA12(rot) :        121
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0
	Via           VIA12_1x2 :       1695
	Via      VIA12(rot)_2x1 :        413
	Via      VIA12(rot)_1x2 :        183
	Via           VIA12_2x1 :        461

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 85.83% (10221 / 11909 vias)
 
    Layer VIA1       = 72.77% (2760   / 3793    vias)
        Weight 1     = 72.77% (2760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.23% (1033    vias)
    Layer VIA2       = 90.62% (2858   / 3154    vias)
        Weight 1     = 90.62% (2858    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.38% (296     vias)
    Layer VIA3       = 92.37% (2350   / 2544    vias)
        Weight 1     = 92.37% (2350    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.63% (194     vias)
    Layer VIA4       = 92.78% (2005   / 2161    vias)
        Weight 1     = 92.78% (2005    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.22% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
  Total double via conversion rate    = 85.83% (10221 / 11909 vias)
 
    Layer VIA1       = 72.77% (2760   / 3793    vias)
    Layer VIA2       = 90.62% (2858   / 3154    vias)
    Layer VIA3       = 92.37% (2350   / 2544    vias)
    Layer VIA4       = 92.78% (2005   / 2161    vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
 
  The optimized via conversion rate based on total routed via count = 85.83% (10221 / 11909 vias)
 
    Layer VIA1       = 72.77% (2760   / 3793    vias)
        Weight 1     = 72.77% (2760    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.23% (1033    vias)
    Layer VIA2       = 90.62% (2858   / 3154    vias)
        Weight 1     = 90.62% (2858    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.38% (296     vias)
    Layer VIA3       = 92.37% (2350   / 2544    vias)
        Weight 1     = 92.37% (2350    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.63% (194     vias)
    Layer VIA4       = 92.78% (2005   / 2161    vias)
        Weight 1     = 92.78% (2005    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.22% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   96  Alloctr   97  Proc 7931 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 970, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 71 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed	1/2 Partitions, Violations =	5
Routed	2/2 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 0 with 2 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 1] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 2] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 2] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 3] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 2
	Short : 3

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 4] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 4 with 1 parts

Start DR iteration 5: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 5] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 5] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed	1/1 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 2
	Short : 3

[Iter 6] Elapsed real time: 0:00:03 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 6] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 6] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 7] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 7] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 7 with 1 parts

Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 8] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 8] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 8 with 1 parts

Start DR iteration 9: non-uniform partition
Routed	1/1 Partitions, Violations =	5

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	5
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 2
	Short : 3

[Iter 9] Elapsed real time: 0:00:04 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 9] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 9] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 9 with 1 parts

Start DR iteration 10: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	@@@@ Total number of instance ports with antenna violations =	0

	Off-grid : 1

[Iter 10] Elapsed real time: 0:00:04 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 10] Stage (MB): Used   72  Alloctr   72  Proc   55 
[Iter 10] Total (MB): Used   96  Alloctr   97  Proc 7931 

End DR iteration 10 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Finish DR since reached 0 fixable DRC


DR finished with 1 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Off-grid : 1


Total Wire Length =                    25235 micron
Total Number of Contacts =             11899
Total Number of Wires =                11523
Total Number of PtConns =              1492
Total Number of Routed Wires =       10832
Total Routed Wire Length =           23548 micron
Total Number of Routed Contacts =       11678
	Layer                M1 :         39 micron
	Layer                M2 :       5140 micron
	Layer                M3 :       1887 micron
	Layer                M4 :       5625 micron
	Layer                M5 :       9618 micron
	Layer                M6 :       1239 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        221
	Via      VIA56(rot)_2x1 :          1
	Via           VIA56_1x2 :         24
	Via               VIA45 :        110
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :        547
	Via      VIA45(rot)_1x2 :          2
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       1409
	Via               VIA34 :        162
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       1130
	Via      VIA34(rot)_1x2 :         19
	Via      VIA34(rot)_2x1 :         20
	Via           VIA34_1x2 :       1089
	Via               VIA23 :        297
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       2118
	Via      VIA23(rot)_2x1 :         57
	Via      VIA23(rot)_1x2 :         80
	Via           VIA23_2x1 :        590
	Via               VIA12 :        915
	Via          VIA12(rot) :        121
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0
	Via           VIA12_1x2 :       1693
	Via      VIA12(rot)_2x1 :        412
	Via      VIA12(rot)_1x2 :        183
	Via           VIA12_2x1 :        461

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
  Total double via conversion rate    = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
 
  The optimized via conversion rate based on total routed via count = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 



Begin timing optimization in DR ...

Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:04 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc   55 
[Dr init] Total (MB): Used   35  Alloctr   36  Proc 7931 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   35  Alloctr   36  Proc 7931 
[DR] Elapsed real time: 0:00:04 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR] Stage (MB): Used    0  Alloctr    0  Proc   55 
[DR] Total (MB): Used   24  Alloctr   24  Proc 7931 
[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   55 
[DR: Done] Total (MB): Used   24  Alloctr   24  Proc 7931 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = N64
Net 2 = reg_data[23]
Net 3 = reg_data[22]
Net 4 = ctmn_2273
Net 5 = place_optHFSNET_7
Net 6 = ctmn_1830
Net 7 = clock_optZCTSNET_7
Net 8 = VSS
Total number of changed nets = 8 (out of 970)

[DR: Done] Elapsed real time: 0:00:04 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc   55 
[DR: Done] Total (MB): Used   24  Alloctr   24  Proc 7931 
[ECO: DR] Elapsed real time: 0:00:05 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: DR] Stage (MB): Used   21  Alloctr   21  Proc   55 
[ECO: DR] Total (MB): Used   24  Alloctr   24  Proc 7931 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 1 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Off-grid : 1



Total Wire Length =                    25235 micron
Total Number of Contacts =             11899
Total Number of Wires =                11523
Total Number of PtConns =              1492
Total Number of Routed Wires =       10832
Total Routed Wire Length =           23548 micron
Total Number of Routed Contacts =       11678
	Layer                M1 :         39 micron
	Layer                M2 :       5140 micron
	Layer                M3 :       1887 micron
	Layer                M4 :       5625 micron
	Layer                M5 :       9618 micron
	Layer                M6 :       1239 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        221
	Via      VIA56(rot)_2x1 :          1
	Via           VIA56_1x2 :         24
	Via               VIA45 :        110
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :        547
	Via      VIA45(rot)_1x2 :          2
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       1409
	Via               VIA34 :        162
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       1130
	Via      VIA34(rot)_1x2 :         19
	Via      VIA34(rot)_2x1 :         20
	Via           VIA34_1x2 :       1089
	Via               VIA23 :        297
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       2118
	Via      VIA23(rot)_2x1 :         57
	Via      VIA23(rot)_1x2 :         80
	Via           VIA23_2x1 :        590
	Via               VIA12 :        915
	Via          VIA12(rot) :        121
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0
	Via           VIA12_1x2 :       1693
	Via      VIA12(rot)_2x1 :        412
	Via      VIA12(rot)_1x2 :        183
	Via           VIA12_2x1 :        461

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
  Total double via conversion rate    = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
 
  The optimized via conversion rate based on total routed via count = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 

Total number of nets = 970
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    25235 micron
Total Number of Contacts =             11899
Total Number of Wires =                11523
Total Number of PtConns =              1492
Total Number of Routed Wires =       10832
Total Routed Wire Length =           23548 micron
Total Number of Routed Contacts =       11678
	Layer                M1 :         39 micron
	Layer                M2 :       5140 micron
	Layer                M3 :       1887 micron
	Layer                M4 :       5625 micron
	Layer                M5 :       9618 micron
	Layer                M6 :       1239 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via           VIA56_2x1 :        221
	Via      VIA56(rot)_2x1 :          1
	Via           VIA56_1x2 :         24
	Via               VIA45 :        110
	Via        FATVIA45_2x1 :          0
	Via           VIA45_2x1 :        547
	Via      VIA45(rot)_1x2 :          2
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       1409
	Via               VIA34 :        162
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via           VIA34_2x1 :       1130
	Via      VIA34(rot)_1x2 :         19
	Via      VIA34(rot)_2x1 :         20
	Via           VIA34_1x2 :       1089
	Via               VIA23 :        297
	Via          VIA23(rot) :          1
	Via           VIA23_1x2 :       2118
	Via      VIA23(rot)_2x1 :         57
	Via      VIA23(rot)_1x2 :         80
	Via           VIA23_2x1 :        590
	Via               VIA12 :        915
	Via          VIA12(rot) :        121
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0
	Via           VIA12_1x2 :       1693
	Via      VIA12(rot)_2x1 :        412
	Via      VIA12(rot)_1x2 :        183
	Via           VIA12_2x1 :        461

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
  Total double via conversion rate    = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
 
  The optimized via conversion rate based on total routed via count = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 8 nets with eco mode
[ECO: End] Elapsed real time: 0:00:05 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc   55 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 7931 
# Check the routing
check_routes
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M6
Error: The 'VIA1_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Error: The 'VIA2_C' value specified for the 'common.via_on_grid_by_layer_name' option is invalid. (ZRT-476)
Found antenna rule mode 1, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9:  max ratio 5000, diode ratio {0.06 0 8000 50000} 
	layer AP: , diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA2:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA3:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA4:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA5:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA6:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA7:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer VIA8:  max ratio 20, diode ratio {0 0 1 0 0} 
	layer RV:  max ratio 200, diode ratio {0.06 0 83 400} 
Found antenna rule mode 2, diode mode 4:
	layer M1:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M2:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M3:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M4:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M5:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M6:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M7:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M8:  max ratio 5000 metal scale 1, diode ratio {0.06 0 456 43000} 
	layer M9:  max ratio 5000 metal scale 1, diode ratio {0 1 0 0} 
	layer AP:  metal scale 1, diode ratio {0 0 1 0 0} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA2:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA3:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA4:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA5:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA6:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA7:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer VIA8:  max ratio 900 cut scale 1, diode ratio {0.06 0 210 900} 
	layer RV:  cut scale 1, diode ratio {0 0 1 0 0} 
Found antenna rule mode 4, diode mode 4:
	layer M1: , diode ratio {0 0 1 0 0} 
	layer M2: , diode ratio {0 0 1 0 0} 
	layer M3: , diode ratio {0 0 1 0 0} 
	layer M4: , diode ratio {0 0 1 0 0} 
	layer M5: , diode ratio {0 0 1 0 0} 
	layer M6: , diode ratio {0 0 1 0 0} 
	layer M7: , diode ratio {0 0 1 0 0} 
	layer M8: , diode ratio {0 0 1 0 0} 
	layer M9: , diode ratio {0 0 1 0 0} 
	layer AP:  max ratio 2000, diode ratio {0.06 0 8000 30000} 
	layer CO: , diode ratio {0 0 1 0 0} 
	layer VIA1: , diode ratio {0 0 1 0 0} 
	layer VIA2: , diode ratio {0 0 1 0 0} 
	layer VIA3: , diode ratio {0 0 1 0 0} 
	layer VIA4: , diode ratio {0 0 1 0 0} 
	layer VIA5: , diode ratio {0 0 1 0 0} 
	layer VIA6: , diode ratio {0 0 1 0 0} 
	layer VIA7: , diode ratio {0 0 1 0 0} 
	layer VIA8: , diode ratio {0 0 1 0 0} 
	layer RV: , diode ratio {0 0 1 0 0} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.200 may be too small: wire/via-down 0.180, wire/via-up 0.225. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.200 may be too small: wire/via-down 0.200, wire/via-up 0.350. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M9 pitch 0.800 may be too small: wire/via-down 0.800, wire/via-up 3.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.03 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.03 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 970, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 970 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   23  Alloctr   24  Proc 7931 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :	 true                
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1_C false} {VIA2_C true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.antenna_fixing_preference                        :	 use_diodes          
detail.diode_libcell_names                              :	 */ANTENNAHPBWP      
detail.eco_route_use_soft_spacing_for_timing_optimization:	 true                
detail.insert_diodes_during_routing                     :	 true                
detail.timing_driven                                    :	 true                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (RV)9; maxRatio 200.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 83.000 400.000 0.000)
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
    Antenna mode 2; diode mode 4
      Metal lay (M1)0; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA1)1; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M2)1; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA2)2; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M3)2; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA3)3; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M4)3; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA4)4; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M5)4; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA5)5; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M6)5; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA6)6; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M7)6; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA7)7; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M8)7; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000); protectedMetalScale 1.000
      Cut lay (VIA8)8; maxRatio 900.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000); protectedCutScale 1.000
      Metal lay (M9)8; maxRatio 5000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 1.000 0.000 0.000 0.000); protectedMetalScale 1.000
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedCutScale 1.000
      Metal lay (AP)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000); protectedMetalScale 1.000
    Antenna mode 4; diode mode 4
      Metal lay (M1)0; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA1)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M2)1; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA2)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M3)2; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA3)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M4)3; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA4)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M5)4; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA5)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M6)5; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA6)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M7)6; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA7)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M8)7; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (VIA8)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (M9)8; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Cut lay (RV)9; maxRatio 2147483648.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.000 0.000 1.000 0.000 0.000)
      Metal lay (AP)9; maxRatio 2000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 30000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net mode[1]. The pin mode[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net mode[0]. The pin mode[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[63]. The pin parallel_in[63] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[62]. The pin parallel_in[62] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[61]. The pin parallel_in[61] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[60]. The pin parallel_in[60] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[59]. The pin parallel_in[59] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[58]. The pin parallel_in[58] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[57]. The pin parallel_in[57] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[56]. The pin parallel_in[56] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[55]. The pin parallel_in[55] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[54]. The pin parallel_in[54] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[53]. The pin parallel_in[53] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[52]. The pin parallel_in[52] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[51]. The pin parallel_in[51] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[50]. The pin parallel_in[50] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[49]. The pin parallel_in[49] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[48]. The pin parallel_in[48] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[47]. The pin parallel_in[47] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[46]. The pin parallel_in[46] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[45]. The pin parallel_in[45] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[44]. The pin parallel_in[44] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[43]. The pin parallel_in[43] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[42]. The pin parallel_in[42] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[41]. The pin parallel_in[41] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[40]. The pin parallel_in[40] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[39]. The pin parallel_in[39] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[38]. The pin parallel_in[38] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[37]. The pin parallel_in[37] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[36]. The pin parallel_in[36] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[35]. The pin parallel_in[35] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[34]. The pin parallel_in[34] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[33]. The pin parallel_in[33] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[32]. The pin parallel_in[32] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[31]. The pin parallel_in[31] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[30]. The pin parallel_in[30] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[29]. The pin parallel_in[29] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[28]. The pin parallel_in[28] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[27]. The pin parallel_in[27] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[26]. The pin parallel_in[26] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[25]. The pin parallel_in[25] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[24]. The pin parallel_in[24] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[23]. The pin parallel_in[23] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[22]. The pin parallel_in[22] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[21]. The pin parallel_in[21] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[20]. The pin parallel_in[20] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[19]. The pin parallel_in[19] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[18]. The pin parallel_in[18] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[17]. The pin parallel_in[17] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[16]. The pin parallel_in[16] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[15]. The pin parallel_in[15] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[14]. The pin parallel_in[14] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[13]. The pin parallel_in[13] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[12]. The pin parallel_in[12] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[11]. The pin parallel_in[11] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[10]. The pin parallel_in[10] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[9]. The pin parallel_in[9] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[8]. The pin parallel_in[8] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[7]. The pin parallel_in[7] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[6]. The pin parallel_in[6] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[5]. The pin parallel_in[5] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[4]. The pin parallel_in[4] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[3]. The pin parallel_in[3] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[2]. The pin parallel_in[2] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[1]. The pin parallel_in[1] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net parallel_in[0]. The pin parallel_in[0] on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net clk. The pin clk on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net enable. The pin enable on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net load. The pin load on cell top does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net serial_in. The pin serial_in on cell top does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 71 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	1/4 Partitions, Violations =	0
Checked	2/4 Partitions, Violations =	1
Checked	3/4 Partitions, Violations =	1
Checked	4/4 Partitions, Violations =	1
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   96  Proc 7931 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   95  Alloctr   96  Proc 7931 

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Off-grid : 1


Total Wire Length =                    25232 micron
Total Number of Contacts =             11899
Total Number of Wires =                11549
Total Number of PtConns =              1490
Total Number of Routed Wires =       10853
Total Routed Wire Length =           23545 micron
Total Number of Routed Contacts =       11678
	Layer                M1 :         39 micron
	Layer                M2 :       5140 micron
	Layer                M3 :       1887 micron
	Layer                M4 :       5623 micron
	Layer                M5 :       9618 micron
	Layer                M6 :       1239 micron
	Layer                M7 :          0 micron
	Layer                M8 :          0 micron
	Layer                M9 :          0 micron
	Layer                AP :          0 micron
	Via               VIA56 :          9
	Via      VIA56(rot)_2x1 :          1
	Via           VIA56_1x2 :         24
	Via           VIA56_2x1 :        221
	Via               VIA45 :        110
	Via        FATVIA45_2x1 :          0
	Via      VIA45(rot)_1x2 :          2
	Via      VIA45(rot)_2x1 :          1
	Via           VIA45_1x2 :       1409
	Via           VIA45_2x1 :        547
	Via               VIA34 :        162
	Via   FATVIA34(rot)_1x2 :          1
	Via        FATVIA34_1x2 :          0
	Via        FATVIA34_2x2 :          0
	Via   FATVIA34_2x2(rot) :          0
	Via   FATVIA34(rot)_1x4 :          0
	Via   FATVIA34(rot)_4x1 :          0
	Via        FATVIA34_1x4 :          0
	Via      VIA34(rot)_1x2 :         19
	Via      VIA34(rot)_2x1 :         20
	Via           VIA34_1x2 :       1089
	Via           VIA34_2x1 :       1130
	Via               VIA23 :        297
	Via          VIA23(rot) :          1
	Via      VIA23(rot)_1x2 :         80
	Via      VIA23(rot)_2x1 :         57
	Via           VIA23_1x2 :       2118
	Via           VIA23_2x1 :        590
	Via               VIA12 :        915
	Via          VIA12(rot) :        121
	Via   FATVIA12(rot)_1x2 :          5
	Via        FATVIA12_1x2 :          0
	Via      VIA12(rot)_1x2 :        183
	Via      VIA12(rot)_2x1 :        412
	Via           VIA12_1x2 :       1693
	Via           VIA12_2x1 :        461

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 
  Total double via conversion rate    = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
 
  The optimized via conversion rate based on total routed via count = 85.73% (10201 / 11899 vias)
 
    Layer VIA1       = 72.69% (2757   / 3793    vias)
        Weight 1     = 72.69% (2757    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 27.31% (1036    vias)
    Layer VIA2       = 90.53% (2848   / 3146    vias)
        Weight 1     = 90.53% (2848    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  9.47% (298     vias)
    Layer VIA3       = 92.18% (2346   / 2545    vias)
        Weight 1     = 92.18% (2346    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.82% (199     vias)
    Layer VIA4       = 92.77% (2002   / 2158    vias)
        Weight 1     = 92.77% (2002    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.23% (156     vias)
    Layer VIA5       = 96.50% (248    / 257     vias)
        Weight 1     = 96.50% (248     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  3.50% (9       vias)
 


Verify Summary:

Total number of nets = 970, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 1
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3	Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 10% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90% 	Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100% 	Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 100%	Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 970.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
1
# Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
#### ----- Analyze the design and generate reports ----- ####
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 333 total shapes.
Layer M2: cached 0 shapes out of 5857 total shapes.
Cached 1190 vias out of 13233 total vias.

check_legality for block design top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0555 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 60 ref cells (12 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design top succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:44:03 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |     649 |    11 |     304  ( 5.66%) |       1
H routing |       3 |     1 |       3  ( 0.11%) |       3
V routing |     646 |    11 |     301  (11.21%) |       1

1
report_utilization
****************************************
Report : report_utilization
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:44:03 2025
****************************************
Utilization Ratio:			0.5127
Utilization options:
 - Area calculation based on:		site_row of block top/route_opt
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				6990.4000
Total Capacity Area:			6990.4000
Total Area of cells:			3584.0000
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.5127

0.5127
collect_reports route_opt 
Collecting reports for route_opt stage...
Reports are generated for route_opt stage.
#### ---- Save and exit ----- ####
get_blocks -all
{top_lib:top.design top_lib:top/rtl_read.design top_lib:top/inital_syn.design top_lib:top/auto_floorplan.design top_lib:top/manual_floorplan.design top_lib:top/final_floorplan.design top_lib:top/place_opt.design top_lib:top/clock_opt.design top_lib:top/route_opt.design}
list_blocks
Lib top_lib /mnt/vol_NFS_rh003/estudiantes/DANIELA_VARGAS/Version_final/0516/versiones_finales/semana14/Registro_Hamming/Hamming_64/FLOW/fc_flow/flow/work/top_lib tech current
  -   0 top.design May-25-01:34
  -   0 top/auto_floorplan.design May-25-01:36
  -   0 top/clock_opt.design May-25-01:42
  -   0 top/final_floorplan.design May-25-01:36
  -   0 top/inital_syn.design May-25-01:34
  -   0 top/manual_floorplan.design May-25-01:36
  -   0 top/place_opt.design May-25-01:40
  *>  0 top/route_opt.design May-25-01:44 current
  -   0 top/rtl_read.design May-25-01:34
9
save_block
Information: Saving block 'top_lib:top/route_opt.design'
1
save_lib
Saving library 'top_lib'
1
if {[info exists ::env(NO_GUI)]} {
    exit
} else {
	gui_start
}
Maximum memory usage for this session: 953.43 MB
Maximum memory usage for this session including child processes: 953.43 MB
CPU usage for this session:     85 seconds (  0.02 hours)
Elapsed time for this session:     89 seconds (  0.02 hours)
Thank you for using Fusion Compiler.
