Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May  3 21:40:21 2021
| Host         : PAVLOSHELEMDBA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: driver/cm_o_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: switch/echo_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.901        0.000                      0                  255        0.202        0.000                      0                  255        4.500        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.901        0.000                      0                  255        0.202        0.000                      0                  255        4.500        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.578ns (34.212%)  route 3.034ns (65.788%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.826     9.931    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.599    15.022    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[10]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    14.832    pwm/p_enable.cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.578ns (34.212%)  route 3.034ns (65.788%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.826     9.931    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.599    15.022    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[11]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    14.832    pwm/p_enable.cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.578ns (34.212%)  route 3.034ns (65.788%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.826     9.931    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.599    15.022    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[8]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    14.832    pwm/p_enable.cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.578ns (34.212%)  route 3.034ns (65.788%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.826     9.931    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.599    15.022    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y80         FDRE                                         r  pwm/p_enable.cnt_reg[9]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X85Y80         FDRE (Setup_fdre_C_R)       -0.429    14.832    pwm/p_enable.cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.578ns (34.909%)  route 2.942ns (65.091%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.734     9.839    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.600    15.023    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X85Y81         FDRE (Setup_fdre_C_R)       -0.429    14.833    pwm/p_enable.cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.578ns (34.909%)  route 2.942ns (65.091%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.734     9.839    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.600    15.023    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X85Y81         FDRE (Setup_fdre_C_R)       -0.429    14.833    pwm/p_enable.cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.578ns (34.909%)  route 2.942ns (65.091%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.734     9.839    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.600    15.023    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[14]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X85Y81         FDRE (Setup_fdre_C_R)       -0.429    14.833    pwm/p_enable.cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 1.578ns (34.909%)  route 2.942ns (65.091%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.716     5.319    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_fdre_C_Q)         0.456     5.775 r  pwm/p_enable.cnt_reg[0]/Q
                         net (fo=5, routed)           0.956     6.730    pwm/p_enable.cnt_reg[0]
    SLICE_X82Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.854 r  pwm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.854    pwm/i__carry_i_8_n_0
    SLICE_X82Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.386 r  pwm/cnt1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.386    pwm/cnt1_inferred__0/i__carry_n_0
    SLICE_X82Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.500 r  pwm/cnt1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.500    pwm/cnt1_inferred__0/i__carry__0_n_0
    SLICE_X82Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.614 r  pwm/cnt1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    pwm/cnt1_inferred__0/i__carry__1_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.728 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.981    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.105 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.734     9.839    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.600    15.023    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y81         FDRE                                         r  pwm/p_enable.cnt_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X85Y81         FDRE (Setup_fdre_C_R)       -0.429    14.833    pwm/p_enable.cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                          -9.839    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.236ns (27.562%)  route 3.248ns (72.438%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.723     5.326    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y84         FDRE                                         r  pwm/p_enable.cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pwm/p_enable.cnt_reg[24]/Q
                         net (fo=5, routed)           1.277     7.059    pwm/p_enable.cnt_reg[24]
    SLICE_X82Y83         LUT3 (Prop_lut3_I2_O)        0.124     7.183 r  pwm/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.183    pwm/i__carry__2_i_8_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.715 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.968    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.718     9.810    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.598    15.021    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[0]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X85Y78         FDRE (Setup_fdre_C_R)       -0.429    14.831    pwm/p_enable.cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 pwm/p_enable.cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_enable.cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 1.236ns (27.562%)  route 3.248ns (72.438%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.723     5.326    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y84         FDRE                                         r  pwm/p_enable.cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.456     5.782 r  pwm/p_enable.cnt_reg[24]/Q
                         net (fo=5, routed)           1.277     7.059    pwm/p_enable.cnt_reg[24]
    SLICE_X82Y83         LUT3 (Prop_lut3_I2_O)        0.124     7.183 r  pwm/i__carry__2_i_8/O
                         net (fo=1, routed)           0.000     7.183    pwm/i__carry__2_i_8_n_0
    SLICE_X82Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.715 r  pwm/cnt1_inferred__0/i__carry__2/CO[3]
                         net (fo=2, routed)           1.253     8.968    pwm/cnt1
    SLICE_X84Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.092 r  pwm/p_enable.cnt[0]_i_1/O
                         net (fo=31, routed)          0.718     9.810    pwm/p_enable.cnt[0]_i_1_n_0
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.598    15.021    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X85Y78         FDRE                                         r  pwm/p_enable.cnt_reg[1]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X85Y78         FDRE (Setup_fdre_C_R)       -0.429    14.831    pwm/p_enable.cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 driver/trigger/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/trigger/s_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.189ns (54.332%)  route 0.159ns (45.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.595     1.514    driver/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y83         FDRE                                         r  driver/trigger/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_fdre_C_Q)         0.141     1.655 f  driver/trigger/s_cnt_local_reg[22]/Q
                         net (fo=3, routed)           0.159     1.814    driver/trigger/s_cnt_local_reg[22]
    SLICE_X78Y83         LUT5 (Prop_lut5_I2_O)        0.048     1.862 r  driver/trigger/s_trig_i_1/O
                         net (fo=1, routed)           0.000     1.862    driver/trigger/s_trig_i_1_n_0
    SLICE_X78Y83         FDRE                                         r  driver/trigger/s_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.865     2.030    driver/trigger/CLK100MHZ_IBUF_BUFG
    SLICE_X78Y83         FDRE                                         r  driver/trigger/s_trig_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X78Y83         FDRE (Hold_fdre_C_D)         0.133     1.660    driver/trigger/s_trig_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 pwm/p_vaweform.cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.632%)  route 0.161ns (46.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.601     1.520    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y82         FDRE                                         r  pwm/p_vaweform.cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  pwm/p_vaweform.cnt_reg[16]/Q
                         net (fo=5, routed)           0.161     1.822    pwm/p_vaweform.cnt_reg[16]
    SLICE_X88Y81         LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  pwm/pwm_o_i_3/O
                         net (fo=1, routed)           0.000     1.867    pwm/pwm_o_i_3_n_0
    SLICE_X88Y81         FDRE                                         r  pwm/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.870     2.035    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  pwm/pwm_o_reg/C
                         clock pessimism             -0.501     1.533    
    SLICE_X88Y81         FDRE (Hold_fdre_C_D)         0.120     1.653    pwm/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 pwm/p_vaweform.cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_vaweform.cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.603     1.522    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  pwm/p_vaweform.cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  pwm/p_vaweform.cnt_reg[27]/Q
                         net (fo=2, routed)           0.117     1.781    pwm/p_vaweform.cnt_reg[27]
    SLICE_X87Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  pwm/p_vaweform.cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    pwm/p_vaweform.cnt_reg[24]_i_1_n_4
    SLICE_X87Y84         FDRE                                         r  pwm/p_vaweform.cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.873     2.038    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y84         FDRE                                         r  pwm/p_vaweform.cnt_reg[27]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X87Y84         FDRE (Hold_fdre_C_D)         0.105     1.627    pwm/p_vaweform.cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm/p_vaweform.cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_vaweform.cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.599     1.518    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  pwm/p_vaweform.cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  pwm/p_vaweform.cnt_reg[11]/Q
                         net (fo=3, routed)           0.118     1.777    pwm/p_vaweform.cnt_reg[11]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  pwm/p_vaweform.cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    pwm/p_vaweform.cnt_reg[8]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  pwm/p_vaweform.cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.869     2.034    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  pwm/p_vaweform.cnt_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.623    pwm/p_vaweform.cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm/p_vaweform.cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_vaweform.cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.600     1.519    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  pwm/p_vaweform.cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  pwm/p_vaweform.cnt_reg[15]/Q
                         net (fo=4, routed)           0.118     1.778    pwm/p_vaweform.cnt_reg[15]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  pwm/p_vaweform.cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    pwm/p_vaweform.cnt_reg[12]_i_1_n_4
    SLICE_X87Y81         FDRE                                         r  pwm/p_vaweform.cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.870     2.035    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y81         FDRE                                         r  pwm/p_vaweform.cnt_reg[15]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.624    pwm/p_vaweform.cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pwm/p_vaweform.cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm/p_vaweform.cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.602     1.521    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  pwm/p_vaweform.cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  pwm/p_vaweform.cnt_reg[23]/Q
                         net (fo=2, routed)           0.118     1.780    pwm/p_vaweform.cnt_reg[23]
    SLICE_X87Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  pwm/p_vaweform.cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    pwm/p_vaweform.cnt_reg[20]_i_1_n_4
    SLICE_X87Y83         FDRE                                         r  pwm/p_vaweform.cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.872     2.037    pwm/CLK100MHZ_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  pwm/p_vaweform.cnt_reg[23]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.105     1.626    pwm/p_vaweform.cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver/counter/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.589     1.508    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  driver/counter/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  driver/counter/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.119     1.768    driver/counter/s_cnt_local_reg[3]
    SLICE_X77Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  driver/counter/s_cnt_local_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    driver/counter/s_cnt_local_reg[0]_i_1_n_4
    SLICE_X77Y80         FDRE                                         r  driver/counter/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.860     2.025    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y80         FDRE                                         r  driver/counter/s_cnt_local_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X77Y80         FDRE (Hold_fdre_C_D)         0.105     1.613    driver/counter/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver/counter/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.591     1.510    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  driver/counter/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y82         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver/counter/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.119     1.770    driver/counter/s_cnt_local_reg[11]
    SLICE_X77Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  driver/counter/s_cnt_local_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.878    driver/counter/s_cnt_local_reg[8]_i_1__0_n_4
    SLICE_X77Y82         FDRE                                         r  driver/counter/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.027    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y82         FDRE                                         r  driver/counter/s_cnt_local_reg[11]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X77Y82         FDRE (Hold_fdre_C_D)         0.105     1.615    driver/counter/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver/counter/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.512    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y84         FDRE                                         r  driver/counter/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  driver/counter/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.119     1.772    driver/counter/s_cnt_local_reg[19]
    SLICE_X77Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  driver/counter/s_cnt_local_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.880    driver/counter/s_cnt_local_reg[16]_i_1__0_n_4
    SLICE_X77Y84         FDRE                                         r  driver/counter/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.029    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y84         FDRE                                         r  driver/counter/s_cnt_local_reg[19]/C
                         clock pessimism             -0.516     1.512    
    SLICE_X77Y84         FDRE (Hold_fdre_C_D)         0.105     1.617    driver/counter/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 driver/counter/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver/counter/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.592     1.511    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y83         FDRE                                         r  driver/counter/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y83         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  driver/counter/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.771    driver/counter/s_cnt_local_reg[15]
    SLICE_X77Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  driver/counter/s_cnt_local_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.879    driver/counter/s_cnt_local_reg[12]_i_1__0_n_4
    SLICE_X77Y83         FDRE                                         r  driver/counter/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.028    driver/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y83         FDRE                                         r  driver/counter/s_cnt_local_reg[15]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X77Y83         FDRE (Hold_fdre_C_D)         0.105     1.616    driver/counter/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y80    driver/counter/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y82    driver/counter/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y82    driver/counter/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y83    driver/counter/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y83    driver/counter/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y83    driver/counter/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y83    driver/counter/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y84    driver/counter/s_cnt_local_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X77Y84    driver/counter/s_cnt_local_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    pwm/p_vaweform.cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    pwm/p_vaweform.cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y85    pwm/p_vaweform.cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y80    driver/counter/s_cnt_local_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y80    driver/counter/s_cnt_local_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y80    driver/counter/s_cnt_local_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y80    driver/counter/s_cnt_local_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y80    pwm/p_enable.cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y80    pwm/p_enable.cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y83    pwm/p_enable.cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    driver/counter/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    driver/counter/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    driver/counter/s_cnt_local_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y82    driver/counter/s_cnt_local_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    driver/trigger/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    driver/trigger/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y85    driver/trigger/s_cnt_local_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y85    driver/trigger/s_cnt_local_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y78    driver/trigger/s_cnt_local_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y85    driver/trigger/s_cnt_local_reg[30]/C



