{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761920920641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761920920642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 11:28:40 2025 " "Processing started: Fri Oct 31 11:28:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761920920642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920920642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Versao1 -c Versao1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920920642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761920920988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761920920988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp8bits " "Found entity 1: SomComp8bits" {  } { { "SomComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp1bit " "Found entity 1: SomComp1bit" {  } { { "SomComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or8Bits " "Found entity 1: Or8Bits" {  } { { "Or8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Or8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 And8Bits " "Found entity 1: And8Bits" {  } { { "And8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/And8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file xor8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor8Bits " "Found entity 1: Xor8Bits" {  } { { "Xor8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Xor8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not8Bits " "Found entity 1: Not8Bits" {  } { { "Not8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Not8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registrador8Bits " "Found entity 1: Registrador8Bits" {  } { { "Registrador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Registrador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Soma soma Multiplicador.v(19) " "Verilog HDL Declaration information at Multiplicador.v(19): object \"Soma\" differs only in case from object \"soma\" in the same scope" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp1bit " "Found entity 1: SubComp1bit" {  } { { "SubComp1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subcomp8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file subcomp8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SubComp8bits " "Found entity 1: SubComp8bits" {  } { { "SubComp8bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult8por1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mult8por1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult8por1bit " "Found entity 1: Mult8por1bit" {  } { { "Mult8por1bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult8por1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "Contador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1por1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1por1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1por1 " "Found entity 1: Mux1por1" {  } { { "Mux1por1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mux1por1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/FlipFlopD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleffd.v 1 1 " "Found 1 design units, including 1 entities, in source file controleffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleFFD " "Found entity 1: ControleFFD" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp2Bits " "Found entity 1: SomComp2Bits" {  } { { "SomComp2Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp2Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador8Bits " "Found entity 1: Contador8Bits" {  } { { "Contador8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpninput.v 1 1 " "Found 1 design units, including 1 entities, in source file rpninput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RPNInput " "Found entity 1: RPNInput" {  } { { "RPNInput.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/RPNInput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp16Bits " "Found entity 1: SomComp16Bits" {  } { { "SomComp16Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp16Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult1por8.v 1 1 " "Found 1 design units, including 1 entities, in source file mult1por8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult1Por8 " "Found entity 1: Mult1Por8" {  } { { "Mult1Por8.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Mult1Por8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp3Bits " "Found entity 1: SomComp3Bits" {  } { { "SomComp3Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp3Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlemultiplicacao.v 1 1 " "Found 1 design units, including 1 entities, in source file controlemultiplicacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleMultiplicacao " "Found entity 1: ControleMultiplicacao" {  } { { "ControleMultiplicacao.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleMultiplicacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlereg8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file controlereg8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleReg8Bits " "Found entity 1: ControleReg8Bits" {  } { { "ControleReg8Bits.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleReg8Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub0 sub0 Divisor.v(9) " "Verilog HDL Declaration information at Divisor.v(9): object \"Sub0\" differs only in case from object \"sub0\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub1 sub1 Divisor.v(10) " "Verilog HDL Declaration information at Divisor.v(10): object \"Sub1\" differs only in case from object \"sub1\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub2 sub2 Divisor.v(11) " "Verilog HDL Declaration information at Divisor.v(11): object \"Sub2\" differs only in case from object \"sub2\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub3 sub3 Divisor.v(12) " "Verilog HDL Declaration information at Divisor.v(12): object \"Sub3\" differs only in case from object \"sub3\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub4 sub4 Divisor.v(13) " "Verilog HDL Declaration information at Divisor.v(13): object \"Sub4\" differs only in case from object \"sub4\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub5 sub5 Divisor.v(14) " "Verilog HDL Declaration information at Divisor.v(14): object \"Sub5\" differs only in case from object \"sub5\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub6 sub6 Divisor.v(15) " "Verilog HDL Declaration information at Divisor.v(15): object \"Sub6\" differs only in case from object \"sub6\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub7 sub7 Divisor.v(16) " "Verilog HDL Declaration information at Divisor.v(16): object \"Sub7\" differs only in case from object \"sub7\" in the same scope" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1761920929855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8para8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8para8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8para8 " "Found entity 1: MUX8para8" {  } { { "MUX8para8.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX8para8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doubledabble.v 1 1 " "Found 1 design units, including 1 entities, in source file doubledabble.v" { { "Info" "ISGN_ENTITY_NAME" "1 DoubleDabble " "Found entity 1: DoubleDabble" {  } { { "DoubleDabble.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/DoubleDabble.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversoroctal.v 1 1 " "Found 1 design units, including 1 entities, in source file conversoroctal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorOctal " "Found entity 1: ConversorOctal" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_octal_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_octal_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_octal_hex " "Found entity 1: mux_octal_hex" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhexa.v 1 1 " "Found 1 design units, including 1 entities, in source file conversorhexa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexa " "Found entity 1: ConversorHexa" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_if_gte5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_if_gte5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add3_if_gte5 " "Found entity 1: Add3_if_gte5" {  } { { "Add3_if_gte5.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Add3_if_gte5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Seg " "Found entity 1: BCD_to_7Seg" {  } { { "BCD_to_7Seg.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/BCD_to_7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit_2para1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1bit_2para1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1bit_2para1 " "Found entity 1: MUX_1bit_2para1" {  } { { "MUX_1bit_2para1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_1bit_2para1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_2para1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_2para1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8bit_2para1 " "Found entity 1: MUX_8bit_2para1" {  } { { "MUX_8bit_2para1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_8bit_2para1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_4para1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_4para1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8bit_4para1 " "Found entity 1: MUX_8bit_4para1" {  } { { "MUX_8bit_4para1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_8bit_4para1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3para8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3para8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3para8 " "Found entity 1: Decoder_3para8" {  } { { "Decoder_3para8.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Decoder_3para8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1bit_8para1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1bit_8para1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1bit_8para1 " "Found entity 1: MUX_1bit_8para1" {  } { { "MUX_1bit_8para1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_1bit_8para1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_8para1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_8para1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_8bit_8para1 " "Found entity 1: MUX_8bit_8para1" {  } { { "MUX_8bit_8para1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_8bit_8para1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16bit_8para1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16bit_8para1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_16bit_8para1 " "Found entity 1: MUX_16bit_8para1" {  } { { "MUX_16bit_8para1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_16bit_8para1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3bit_2para1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3bit_2para1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3bit_2para1 " "Found entity 1: MUX_3bit_2para1" {  } { { "MUX_3bit_2para1.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_3bit_2para1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somcomp4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file somcomp4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 SomComp4bit " "Found entity 1: SomComp4bit" {  } { { "SomComp4bit.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761920929890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg0 Multiplicador.v(106) " "Verilog HDL Implicit Net warning at Multiplicador.v(106): created implicit net for \"InpReg0\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InpReg1 Multiplicador.v(112) " "Verilog HDL Implicit Net warning at Multiplicador.v(112): created implicit net for \"InpReg1\"" {  } { { "Multiplicador.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 ControleFFD.v(14) " "Verilog HDL Implicit Net warning at ControleFFD.v(14): created implicit net for \"T1\"" {  } { { "ControleFFD.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ControleFFD.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "gnd_gate DoubleDabble.v(24) " "Verilog HDL Implicit Net warning at DoubleDabble.v(24): created implicit net for \"gnd_gate\"" {  } { { "DoubleDabble.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/DoubleDabble.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0_2 ConversorOctal.v(31) " "Verilog HDL Implicit Net warning at ConversorOctal.v(31): created implicit net for \"n0_2\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0_1 ConversorOctal.v(32) " "Verilog HDL Implicit Net warning at ConversorOctal.v(32): created implicit net for \"n0_1\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0_0 ConversorOctal.v(33) " "Verilog HDL Implicit Net warning at ConversorOctal.v(33): created implicit net for \"n0_0\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1_2 ConversorOctal.v(56) " "Verilog HDL Implicit Net warning at ConversorOctal.v(56): created implicit net for \"n1_2\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1_1 ConversorOctal.v(57) " "Verilog HDL Implicit Net warning at ConversorOctal.v(57): created implicit net for \"n1_1\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1_0 ConversorOctal.v(58) " "Verilog HDL Implicit Net warning at ConversorOctal.v(58): created implicit net for \"n1_0\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2_2 ConversorOctal.v(81) " "Verilog HDL Implicit Net warning at ConversorOctal.v(81): created implicit net for \"n2_2\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2_1 ConversorOctal.v(82) " "Verilog HDL Implicit Net warning at ConversorOctal.v(82): created implicit net for \"n2_1\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2_0 ConversorOctal.v(83) " "Verilog HDL Implicit Net warning at ConversorOctal.v(83): created implicit net for \"n2_0\"" {  } { { "ConversorOctal.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorOctal.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nsel mux_octal_hex.v(55) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(55): created implicit net for \"nsel\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andA0 mux_octal_hex.v(61) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(61): created implicit net for \"andA0\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andA1 mux_octal_hex.v(62) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(62): created implicit net for \"andA1\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andA2 mux_octal_hex.v(65) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(65): created implicit net for \"andA2\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andA3 mux_octal_hex.v(66) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(66): created implicit net for \"andA3\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andA4 mux_octal_hex.v(69) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(69): created implicit net for \"andA4\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andA5 mux_octal_hex.v(70) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(70): created implicit net for \"andA5\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andB0 mux_octal_hex.v(74) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(74): created implicit net for \"andB0\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andB1 mux_octal_hex.v(75) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(75): created implicit net for \"andB1\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andB2 mux_octal_hex.v(78) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(78): created implicit net for \"andB2\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andB3 mux_octal_hex.v(79) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(79): created implicit net for \"andB3\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andB4 mux_octal_hex.v(82) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(82): created implicit net for \"andB4\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andB5 mux_octal_hex.v(83) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(83): created implicit net for \"andB5\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andC0 mux_octal_hex.v(87) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(87): created implicit net for \"andC0\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andC1 mux_octal_hex.v(88) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(88): created implicit net for \"andC1\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andC2 mux_octal_hex.v(91) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(91): created implicit net for \"andC2\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andC3 mux_octal_hex.v(92) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(92): created implicit net for \"andC3\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andC4 mux_octal_hex.v(95) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(95): created implicit net for \"andC4\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andC5 mux_octal_hex.v(96) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(96): created implicit net for \"andC5\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andD0 mux_octal_hex.v(100) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(100): created implicit net for \"andD0\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andD1 mux_octal_hex.v(101) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(101): created implicit net for \"andD1\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 101 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andD2 mux_octal_hex.v(104) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(104): created implicit net for \"andD2\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andD3 mux_octal_hex.v(105) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(105): created implicit net for \"andD3\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 105 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andD4 mux_octal_hex.v(108) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(108): created implicit net for \"andD4\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andD5 mux_octal_hex.v(109) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(109): created implicit net for \"andD5\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andE0 mux_octal_hex.v(113) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(113): created implicit net for \"andE0\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andE1 mux_octal_hex.v(114) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(114): created implicit net for \"andE1\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 114 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andE2 mux_octal_hex.v(117) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(117): created implicit net for \"andE2\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andE3 mux_octal_hex.v(118) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(118): created implicit net for \"andE3\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andE4 mux_octal_hex.v(121) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(121): created implicit net for \"andE4\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andE5 mux_octal_hex.v(122) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(122): created implicit net for \"andE5\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 122 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andF0 mux_octal_hex.v(126) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(126): created implicit net for \"andF0\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andF1 mux_octal_hex.v(127) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(127): created implicit net for \"andF1\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andF2 mux_octal_hex.v(130) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(130): created implicit net for \"andF2\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andF3 mux_octal_hex.v(131) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(131): created implicit net for \"andF3\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andF4 mux_octal_hex.v(134) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(134): created implicit net for \"andF4\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andF5 mux_octal_hex.v(135) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(135): created implicit net for \"andF5\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andG0 mux_octal_hex.v(139) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(139): created implicit net for \"andG0\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andG1 mux_octal_hex.v(140) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(140): created implicit net for \"andG1\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andG2 mux_octal_hex.v(143) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(143): created implicit net for \"andG2\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andG3 mux_octal_hex.v(144) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(144): created implicit net for \"andG3\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andG4 mux_octal_hex.v(147) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(147): created implicit net for \"andG4\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andG5 mux_octal_hex.v(148) " "Verilog HDL Implicit Net warning at mux_octal_hex.v(148): created implicit net for \"andG5\"" {  } { { "mux_octal_hex.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0_3 ConversorHexa.v(18) " "Verilog HDL Implicit Net warning at ConversorHexa.v(18): created implicit net for \"n0_3\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0_2 ConversorHexa.v(19) " "Verilog HDL Implicit Net warning at ConversorHexa.v(19): created implicit net for \"n0_2\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0_1 ConversorHexa.v(20) " "Verilog HDL Implicit Net warning at ConversorHexa.v(20): created implicit net for \"n0_1\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0_0 ConversorHexa.v(21) " "Verilog HDL Implicit Net warning at ConversorHexa.v(21): created implicit net for \"n0_0\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1_3 ConversorHexa.v(60) " "Verilog HDL Implicit Net warning at ConversorHexa.v(60): created implicit net for \"n1_3\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1_2 ConversorHexa.v(61) " "Verilog HDL Implicit Net warning at ConversorHexa.v(61): created implicit net for \"n1_2\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1_1 ConversorHexa.v(62) " "Verilog HDL Implicit Net warning at ConversorHexa.v(62): created implicit net for \"n1_1\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1_0 ConversorHexa.v(63) " "Verilog HDL Implicit Net warning at ConversorHexa.v(63): created implicit net for \"n1_0\"" {  } { { "ConversorHexa.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/ConversorHexa.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761920929924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:U_Debounce " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:U_Debounce\"" {  } { { "main.v" "U_Debounce" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Debounce:U_Debounce\|FlipFlopD:ff_sync0 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Debounce:U_Debounce\|FlipFlopD:ff_sync0\"" {  } { { "Debounce.v" "ff_sync0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:U_Cont " "Elaborating entity \"Contador\" for hierarchy \"Contador:U_Cont\"" {  } { { "main.v" "U_Cont" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleFFD Contador:U_Cont\|ControleFFD:Controle0 " "Elaborating entity \"ControleFFD\" for hierarchy \"Contador:U_Cont\|ControleFFD:Controle0\"" {  } { { "Contador.v" "Controle0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp2Bits Contador:U_Cont\|SomComp2Bits:somador " "Elaborating entity \"SomComp2Bits\" for hierarchy \"Contador:U_Cont\|SomComp2Bits:somador\"" {  } { { "Contador.v" "somador" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp1bit Contador:U_Cont\|SomComp2Bits:somador\|SomComp1bit:b0 " "Elaborating entity \"SomComp1bit\" for hierarchy \"Contador:U_Cont\|SomComp2Bits:somador\|SomComp1bit:b0\"" {  } { { "SomComp2Bits.v" "b0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SomComp2Bits.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8bit_2para1 MUX_8bit_2para1:MUX_T0_Data_In " "Elaborating entity \"MUX_8bit_2para1\" for hierarchy \"MUX_8bit_2para1:MUX_T0_Data_In\"" {  } { { "main.v" "MUX_T0_Data_In" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1bit_2para1 MUX_8bit_2para1:MUX_T0_Data_In\|MUX_1bit_2para1:m0 " "Elaborating entity \"MUX_1bit_2para1\" for hierarchy \"MUX_8bit_2para1:MUX_T0_Data_In\|MUX_1bit_2para1:m0\"" {  } { { "MUX_8bit_2para1.v" "m0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_8bit_2para1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleReg8Bits ControleReg8Bits:MUX_Reg_T0 " "Elaborating entity \"ControleReg8Bits\" for hierarchy \"ControleReg8Bits:MUX_Reg_T0\"" {  } { { "main.v" "MUX_Reg_T0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador8Bits Registrador8Bits:Reg_T0 " "Elaborating entity \"Registrador8Bits\" for hierarchy \"Registrador8Bits:Reg_T0\"" {  } { { "main.v" "Reg_T0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp8bits SomComp8bits:U_SOMA " "Elaborating entity \"SomComp8bits\" for hierarchy \"SomComp8bits:U_SOMA\"" {  } { { "main.v" "U_SOMA" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubComp8bits SubComp8bits:U_SUB " "Elaborating entity \"SubComp8bits\" for hierarchy \"SubComp8bits:U_SUB\"" {  } { { "main.v" "U_SUB" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SubComp1bit SubComp8bits:U_SUB\|SubComp1bit:U0 " "Elaborating entity \"SubComp1bit\" for hierarchy \"SubComp8bits:U_SUB\|SubComp1bit:U0\"" {  } { { "SubComp8bits.v" "U0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/SubComp8bits.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And8Bits And8Bits:U_AND " "Elaborating entity \"And8Bits\" for hierarchy \"And8Bits:U_AND\"" {  } { { "main.v" "U_AND" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or8Bits Or8Bits:U_OR " "Elaborating entity \"Or8Bits\" for hierarchy \"Or8Bits:U_OR\"" {  } { { "main.v" "U_OR" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor8Bits Xor8Bits:U_XOR " "Elaborating entity \"Xor8Bits\" for hierarchy \"Xor8Bits:U_XOR\"" {  } { { "main.v" "U_XOR" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not8Bits Not8Bits:U_NOT " "Elaborating entity \"Not8Bits\" for hierarchy \"Not8Bits:U_NOT\"" {  } { { "main.v" "U_NOT" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_3para8 Decoder_3para8:U_OpDec " "Elaborating entity \"Decoder_3para8\" for hierarchy \"Decoder_3para8:U_OpDec\"" {  } { { "main.v" "U_OpDec" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:U_MULT " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:U_MULT\"" {  } { { "main.v" "U_MULT" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult1Por8 Multiplicador:U_MULT\|Mult1Por8:mult0 " "Elaborating entity \"Mult1Por8\" for hierarchy \"Multiplicador:U_MULT\|Mult1Por8:mult0\"" {  } { { "Multiplicador.v" "mult0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador8Bits Multiplicador:U_MULT\|Contador8Bits:cont " "Elaborating entity \"Contador8Bits\" for hierarchy \"Multiplicador:U_MULT\|Contador8Bits:cont\"" {  } { { "Multiplicador.v" "cont" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp3Bits Multiplicador:U_MULT\|Contador8Bits:cont\|SomComp3Bits:somador " "Elaborating entity \"SomComp3Bits\" for hierarchy \"Multiplicador:U_MULT\|Contador8Bits:cont\|SomComp3Bits:somador\"" {  } { { "Contador8Bits.v" "somador" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Contador8Bits.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Multiplicador:U_MULT\|Shifter:sift " "Elaborating entity \"Shifter\" for hierarchy \"Multiplicador:U_MULT\|Shifter:sift\"" {  } { { "Multiplicador.v" "sift" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920929999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleMultiplicacao Multiplicador:U_MULT\|ControleMultiplicacao:control " "Elaborating entity \"ControleMultiplicacao\" for hierarchy \"Multiplicador:U_MULT\|ControleMultiplicacao:control\"" {  } { { "Multiplicador.v" "control" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp16Bits Multiplicador:U_MULT\|SomComp16Bits:soma " "Elaborating entity \"SomComp16Bits\" for hierarchy \"Multiplicador:U_MULT\|SomComp16Bits:soma\"" {  } { { "Multiplicador.v" "soma" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Multiplicador.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:U_DIV " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:U_DIV\"" {  } { { "main.v" "U_DIV" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930014 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 Divisor.v(163) " "Verilog HDL warning at Divisor.v(163): actual bit length 8 differs from formal bit length 1" {  } { { "Divisor.v" "" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 163 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1761920930016 "|Divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8para8 Divisor:U_DIV\|MUX8para8:Decisao0 " "Elaborating entity \"MUX8para8\" for hierarchy \"Divisor:U_DIV\|MUX8para8:Decisao0\"" {  } { { "Divisor.v" "Decisao0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Divisor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1por1 Divisor:U_DIV\|MUX8para8:Decisao0\|Mux1por1:mux_bit0 " "Elaborating entity \"Mux1por1\" for hierarchy \"Divisor:U_DIV\|MUX8para8:Decisao0\|Mux1por1:mux_bit0\"" {  } { { "MUX8para8.v" "mux_bit0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX8para8.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8bit_8para1 MUX_8bit_8para1:U_ALU_MUX " "Elaborating entity \"MUX_8bit_8para1\" for hierarchy \"MUX_8bit_8para1:U_ALU_MUX\"" {  } { { "main.v" "U_ALU_MUX" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_1bit_8para1 MUX_8bit_8para1:U_ALU_MUX\|MUX_1bit_8para1:m0 " "Elaborating entity \"MUX_1bit_8para1\" for hierarchy \"MUX_8bit_8para1:U_ALU_MUX\|MUX_1bit_8para1:m0\"" {  } { { "MUX_8bit_8para1.v" "m0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/MUX_8bit_8para1.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16bit_8para1 MUX_16bit_8para1:U_Final_Mux " "Elaborating entity \"MUX_16bit_8para1\" for hierarchy \"MUX_16bit_8para1:U_Final_Mux\"" {  } { { "main.v" "U_Final_Mux" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8bit_4para1 MUX_8bit_4para1:U_Disp_Mux " "Elaborating entity \"MUX_8bit_4para1\" for hierarchy \"MUX_8bit_4para1:U_Disp_Mux\"" {  } { { "main.v" "U_Disp_Mux" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_octal_hex mux_octal_hex:U_OctHex " "Elaborating entity \"mux_octal_hex\" for hierarchy \"mux_octal_hex:U_OctHex\"" {  } { { "main.v" "U_OctHex" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorOctal mux_octal_hex:U_OctHex\|ConversorOctal:octal_conv " "Elaborating entity \"ConversorOctal\" for hierarchy \"mux_octal_hex:U_OctHex\|ConversorOctal:octal_conv\"" {  } { { "mux_octal_hex.v" "octal_conv" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexa mux_octal_hex:U_OctHex\|ConversorHexa:hex_conv " "Elaborating entity \"ConversorHexa\" for hierarchy \"mux_octal_hex:U_OctHex\|ConversorHexa:hex_conv\"" {  } { { "mux_octal_hex.v" "hex_conv" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/mux_octal_hex.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DoubleDabble DoubleDabble:U_Dab " "Elaborating entity \"DoubleDabble\" for hierarchy \"DoubleDabble:U_Dab\"" {  } { { "main.v" "U_Dab" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add3_if_gte5 DoubleDabble:U_Dab\|Add3_if_gte5:adj_h1 " "Elaborating entity \"Add3_if_gte5\" for hierarchy \"DoubleDabble:U_Dab\|Add3_if_gte5:adj_h1\"" {  } { { "DoubleDabble.v" "adj_h1" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/DoubleDabble.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomComp4bit DoubleDabble:U_Dab\|Add3_if_gte5:adj_h1\|SomComp4bit:ADD3 " "Elaborating entity \"SomComp4bit\" for hierarchy \"DoubleDabble:U_Dab\|Add3_if_gte5:adj_h1\|SomComp4bit:ADD3\"" {  } { { "Add3_if_gte5.v" "ADD3" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Add3_if_gte5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Seg BCD_to_7Seg:U_Dec_H " "Elaborating entity \"BCD_to_7Seg\" for hierarchy \"BCD_to_7Seg:U_Dec_H\"" {  } { { "main.v" "U_Dec_H" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3bit_2para1 MUX_3bit_2para1:MUX_SegA " "Elaborating entity \"MUX_3bit_2para1\" for hierarchy \"MUX_3bit_2para1:MUX_SegA\"" {  } { { "main.v" "MUX_SegA" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/main.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930123 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DoubleDabble:U_Dab\|gnd " "Net \"DoubleDabble:U_Dab\|gnd\" is missing source, defaulting to GND" {  } { { "DoubleDabble.v" "gnd" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/DoubleDabble.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1761920930226 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1761920930226 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock ff_prev " "Port \"clock\" does not exist in macrofunction \"ff_prev\"" {  } { { "Debounce.v" "ff_prev" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "entrada ff_prev " "Port \"entrada\" does not exist in macrofunction \"ff_prev\"" {  } { { "Debounce.v" "ff_prev" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "saida ff_prev " "Port \"saida\" does not exist in macrofunction \"ff_prev\"" {  } { { "Debounce.v" "ff_prev" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 13 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock ff_sync1 " "Port \"clock\" does not exist in macrofunction \"ff_sync1\"" {  } { { "Debounce.v" "ff_sync1" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 9 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "entrada ff_sync1 " "Port \"entrada\" does not exist in macrofunction \"ff_sync1\"" {  } { { "Debounce.v" "ff_sync1" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 9 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "saida ff_sync1 " "Port \"saida\" does not exist in macrofunction \"ff_sync1\"" {  } { { "Debounce.v" "ff_sync1" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 9 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clock ff_sync0 " "Port \"clock\" does not exist in macrofunction \"ff_sync0\"" {  } { { "Debounce.v" "ff_sync0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 8 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "entrada ff_sync0 " "Port \"entrada\" does not exist in macrofunction \"ff_sync0\"" {  } { { "Debounce.v" "ff_sync0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 8 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "saida ff_sync0 " "Port \"saida\" does not exist in macrofunction \"ff_sync0\"" {  } { { "Debounce.v" "ff_sync0" { Text "D:/Estudos/UEFS/PBLs/CD - Problema 2/Debounce.v" 8 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761920930249 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1761920930289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg " "Generated suppressed messages file D:/Estudos/UEFS/PBLs/CD - Problema 2/output_files/Versao1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920930322 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 69 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761920930437 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 31 11:28:50 2025 " "Processing ended: Fri Oct 31 11:28:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761920930437 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761920930437 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761920930437 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920930437 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 69 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 69 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761920931082 ""}
