============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sat Mar  4 17:34:15 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 498/2 useful/useless nets, 394/2 useful/useless insts
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 395 instances
RUN-0007 : 188 luts, 140 seqs, 28 mslices, 16 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 499 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 311 nets have 2 pins
RUN-1001 : 133 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 4 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     96      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     39      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   4   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 7
PHY-3001 : Initial placement ...
PHY-3001 : design contains 393 instances, 188 luts, 140 seqs, 44 slices, 6 macros(44 instances: 28 mslices 16 lslices)
PHY-0007 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 115330
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 393.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 63401.6, overlap = 0
PHY-3002 : Step(2): len = 41607.7, overlap = 0
PHY-3002 : Step(3): len = 27566.6, overlap = 0
PHY-3002 : Step(4): len = 20779.8, overlap = 0
PHY-3002 : Step(5): len = 16727.8, overlap = 0
PHY-3002 : Step(6): len = 15312.3, overlap = 0
PHY-3002 : Step(7): len = 12996.1, overlap = 0
PHY-3002 : Step(8): len = 11857.6, overlap = 0
PHY-3002 : Step(9): len = 9466.8, overlap = 0
PHY-3002 : Step(10): len = 9347.6, overlap = 0
PHY-3002 : Step(11): len = 8610, overlap = 0
PHY-3002 : Step(12): len = 7481.8, overlap = 0
PHY-3002 : Step(13): len = 7880.4, overlap = 0
PHY-3002 : Step(14): len = 7880.4, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(15): len = 7097, overlap = 1.40625
PHY-3002 : Step(16): len = 7246.1, overlap = 1.40625
PHY-3002 : Step(17): len = 7364, overlap = 1.40625
PHY-3002 : Step(18): len = 7771, overlap = 1.65625
PHY-3002 : Step(19): len = 8158, overlap = 1.90625
PHY-3002 : Step(20): len = 7671.2, overlap = 2.34375
PHY-3002 : Step(21): len = 7834.7, overlap = 2.4375
PHY-3002 : Step(22): len = 6810.2, overlap = 2.375
PHY-3002 : Step(23): len = 7018, overlap = 2.9375
PHY-3002 : Step(24): len = 7208.1, overlap = 3.65625
PHY-3002 : Step(25): len = 6933.6, overlap = 3.5
PHY-3002 : Step(26): len = 6634.9, overlap = 3.5
PHY-3002 : Step(27): len = 6772.8, overlap = 3.5
PHY-3002 : Step(28): len = 7055.7, overlap = 3.28125
PHY-3002 : Step(29): len = 7279.9, overlap = 2.15625
PHY-3002 : Step(30): len = 6752.4, overlap = 1.21875
PHY-3002 : Step(31): len = 6699.2, overlap = 0.375
PHY-3002 : Step(32): len = 6836.1, overlap = 0.125
PHY-3002 : Step(33): len = 6315.2, overlap = 0.75
PHY-3002 : Step(34): len = 6380.4, overlap = 0.5
PHY-3002 : Step(35): len = 6329, overlap = 0.5
PHY-3002 : Step(36): len = 6203.3, overlap = 0.5
PHY-3002 : Step(37): len = 6132.4, overlap = 0.625
PHY-3002 : Step(38): len = 6124.5, overlap = 1.625
PHY-3002 : Step(39): len = 5877.6, overlap = 1.5625
PHY-3002 : Step(40): len = 5888.6, overlap = 1.78125
PHY-3002 : Step(41): len = 5845.6, overlap = 2.15625
PHY-3002 : Step(42): len = 5765.5, overlap = 3.28125
PHY-3002 : Step(43): len = 5881.3, overlap = 3.28125
PHY-3002 : Step(44): len = 5713.1, overlap = 3.21875
PHY-3002 : Step(45): len = 5596.1, overlap = 3.21875
PHY-3002 : Step(46): len = 5679.3, overlap = 2.59375
PHY-3002 : Step(47): len = 5672.6, overlap = 2.25
PHY-3002 : Step(48): len = 5400.7, overlap = 1.375
PHY-3002 : Step(49): len = 5419, overlap = 0.96875
PHY-3002 : Step(50): len = 5187.4, overlap = 0
PHY-3002 : Step(51): len = 5276.4, overlap = 0
PHY-3002 : Step(52): len = 5339.3, overlap = 0.1875
PHY-3002 : Step(53): len = 5183.5, overlap = 0.3125
PHY-3002 : Step(54): len = 5217.8, overlap = 0
PHY-3002 : Step(55): len = 5085.7, overlap = 0
PHY-3002 : Step(56): len = 5135.9, overlap = 0
PHY-3002 : Step(57): len = 5130.9, overlap = 0
PHY-3002 : Step(58): len = 5001.6, overlap = 0.1875
PHY-3002 : Step(59): len = 5024.7, overlap = 0.6875
PHY-3002 : Step(60): len = 4855.1, overlap = 1.09375
PHY-3002 : Step(61): len = 4862.2, overlap = 1.09375
PHY-3002 : Step(62): len = 4888.9, overlap = 1.09375
PHY-3002 : Step(63): len = 4922, overlap = 1.09375
PHY-3002 : Step(64): len = 4773.7, overlap = 1.46875
PHY-3002 : Step(65): len = 4762.1, overlap = 1.90625
PHY-3002 : Step(66): len = 4792.7, overlap = 1.78125
PHY-3002 : Step(67): len = 4815.2, overlap = 2.34375
PHY-3002 : Step(68): len = 4820.4, overlap = 2.34375
PHY-3002 : Step(69): len = 4609.8, overlap = 2.34375
PHY-3002 : Step(70): len = 4609.8, overlap = 2.34375
PHY-3002 : Step(71): len = 4554.6, overlap = 2.21875
PHY-3002 : Step(72): len = 4554.6, overlap = 2.21875
PHY-3002 : Step(73): len = 4524.8, overlap = 2.21875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.65088e-05
PHY-3002 : Step(74): len = 4667.2, overlap = 5.875
PHY-3002 : Step(75): len = 4667.2, overlap = 5.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000173018
PHY-3002 : Step(76): len = 4669.5, overlap = 5.9375
PHY-3002 : Step(77): len = 4669.5, overlap = 5.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000346035
PHY-3002 : Step(78): len = 4696.6, overlap = 5.9375
PHY-3002 : Step(79): len = 4755.6, overlap = 5.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 21.97 peak overflow 3.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/499.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 5072, over cnt = 15(0%), over = 60, worst = 11
PHY-1001 : End global iterations;  0.020471s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.3%)

PHY-1001 : Congestion index: top1 = 10.67, top5 = 3.60, top10 = 1.80, top15 = 1.20.
PHY-1001 : End incremental global routing;  0.080041s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (39.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1841, tnet num: 497, tinst num: 393, tnode num: 2385, tedge num: 2976.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.244807s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (63.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.330690s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (56.7%)

OPT-1001 : Current memory(MB): used = 175, reserve = 144, peak = 175.
OPT-1001 : End physical optimization;  0.337780s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (64.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 188 LUT to BLE ...
SYN-4008 : Packed 188 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 42 remaining SEQ's ...
SYN-4005 : Packed 23 SEQ with LUT/SLICE
SYN-4006 : 71 single LUT's are left
SYN-4006 : 19 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 207/370 primitive instances ...
PHY-3001 : End packing;  0.015529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 186 instances
RUN-1001 : 82 mslices, 81 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 401 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 204 nets have 2 pins
RUN-1001 : 138 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 184 instances, 163 slices, 6 macros(44 instances: 28 mslices 16 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : After packing: Len = 4978, Over = 12
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75791e-05
PHY-3002 : Step(80): len = 4844.5, overlap = 12.25
PHY-3002 : Step(81): len = 4848, overlap = 12
PHY-3002 : Step(82): len = 4813.3, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51583e-05
PHY-3002 : Step(83): len = 4922.8, overlap = 10.25
PHY-3002 : Step(84): len = 4922.8, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000150317
PHY-3002 : Step(85): len = 5058.7, overlap = 7
PHY-3002 : Step(86): len = 5058.7, overlap = 7
PHY-3002 : Step(87): len = 5000.8, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.075019s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (62.5%)

PHY-3001 : Trial Legalized: Len = 9507
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(88): len = 6811.9, overlap = 3.25
PHY-3002 : Step(89): len = 5894.9, overlap = 5
PHY-3002 : Step(90): len = 5453.2, overlap = 7.5
PHY-3002 : Step(91): len = 5392.2, overlap = 8
PHY-3002 : Step(92): len = 5326.9, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000143079
PHY-3002 : Step(93): len = 5240.4, overlap = 7.25
PHY-3002 : Step(94): len = 5261, overlap = 7.25
PHY-3002 : Step(95): len = 5270.6, overlap = 7.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000286159
PHY-3002 : Step(96): len = 5244.5, overlap = 7.5
PHY-3002 : Step(97): len = 5244.5, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004608s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 7825, Over = 0
PHY-3001 : End spreading;  0.002843s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (549.6%)

PHY-3001 : Final: Len = 7825, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7/401.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8992, over cnt = 33(0%), over = 51, worst = 5
PHY-1002 : len = 9360, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 9440, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 9528, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 9528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.20, top5 = 7.02, top10 = 3.61, top15 = 2.41.
PHY-1001 : End incremental global routing;  0.122392s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (25.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1575, tnet num: 399, tinst num: 184, tnode num: 2009, tedge num: 2688.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.139007s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (112.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.267565s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (70.1%)

OPT-1001 : Current memory(MB): used = 176, reserve = 146, peak = 176.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000532s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 300/401.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 9528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003892s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.20, top5 = 7.02, top10 = 3.61, top15 = 2.41.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.000710s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 16.689655
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.332554s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (75.2%)

RUN-1003 : finish command "place" in  3.785904s wall, 1.171875s user + 0.953125s system = 2.125000s CPU (56.1%)

RUN-1004 : used memory is 161 MB, reserved memory is 131 MB, peak memory is 176 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 186 instances
RUN-1001 : 82 mslices, 81 lslices, 19 pads, 0 brams, 0 dsps
RUN-1001 : There are total 401 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 204 nets have 2 pins
RUN-1001 : 138 nets have [3 - 5] pins
RUN-1001 : 35 nets have [6 - 10] pins
RUN-1001 : 6 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 1575, tnet num: 399, tinst num: 184, tnode num: 2009, tedge num: 2688.
TMR-2508 : Levelizing timing graph completed, there are 19 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 82 mslices, 81 lslices, 19 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 399 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 226 clock pins, and constraint 434 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8856, over cnt = 35(0%), over = 50, worst = 5
PHY-1002 : len = 9096, over cnt = 19(0%), over = 24, worst = 2
PHY-1002 : len = 9312, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 9400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.058418s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 17.31, top5 = 7.03, top10 = 3.56, top15 = 2.38.
PHY-1001 : End global routing;  0.109596s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 207, reserve = 177, peak = 214.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 467, reserve = 441, peak = 467.
PHY-1001 : End build detailed router design. 3.992783s wall, 3.281250s user + 0.093750s system = 3.375000s CPU (84.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 8488, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.900768s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (97.1%)

PHY-1001 : Current memory(MB): used = 497, reserve = 473, peak = 497.
PHY-1001 : End phase 1; 0.913285s wall, 0.843750s user + 0.046875s system = 0.890625s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 66% nets.
PHY-1001 : Routed 82% nets.
PHY-1022 : len = 39360, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 497, reserve = 473, peak = 497.
PHY-1001 : End initial routed; 0.361628s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.6%)

PHY-1001 : Current memory(MB): used = 497, reserve = 473, peak = 497.
PHY-1001 : End phase 2; 0.361691s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (34.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 39392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.020592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.047335s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (132.0%)

PHY-1001 : Current memory(MB): used = 507, reserve = 482, peak = 507.
PHY-1001 : End phase 3; 0.181442s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (68.9%)

PHY-1003 : Routed, final wirelength = 39392
PHY-1001 : Current memory(MB): used = 507, reserve = 482, peak = 507.
PHY-1001 : End export database. 0.012520s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (124.8%)

PHY-1001 : End detail routing;  5.723417s wall, 4.609375s user + 0.140625s system = 4.750000s CPU (83.0%)

RUN-1003 : finish command "route" in  6.051290s wall, 4.781250s user + 0.140625s system = 4.921875s CPU (81.3%)

RUN-1004 : used memory is 457 MB, reserved memory is 431 MB, peak memory is 507 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      286   out of  19600    1.46%
#reg                      169   out of  19600    0.86%
#le                       305
  #lut only               136   out of    305   44.59%
  #reg only                19   out of    305    6.23%
  #lut&reg                150   out of    305   49.18%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     1
  #oreg                     2
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet         Type               DriverType         Driver                       Fanout
#1        clk_dup_3        GCLK               io                 clk_syn_4.di                 102
#2        adc_clk_dup_3    GCLK               mslice             type/adc_clk_reg_syn_8.q0    11


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+--------------------------------------------------------------------------------+
|Instance      |Module      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------+
|top           |top         |305    |242     |44      |172     |0       |0       |
|  adc         |adc_ctrl    |25     |19      |6       |14      |0       |0       |
|  fifo_list   |fifo_ctrl   |50     |25      |16      |34      |0       |0       |
|    fifo_list |fifo        |47     |22      |16      |31      |0       |0       |
|  rx          |uart_rx     |45     |38      |6       |26      |0       |0       |
|  tx          |uart_tx     |57     |40      |8       |37      |0       |0       |
|  type        |type_choice |128    |120     |8       |58      |0       |0       |
+--------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       185   
    #2         2        70   
    #3         3        49   
    #4         4        19   
    #5        5-10      36   
    #6       11-50      8    
    #7       51-100     1    
  Average     2.76           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 184
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 401, pip num: 3250
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 509 valid insts, and 9478 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.422958s wall, 3.593750s user + 0.031250s system = 3.625000s CPU (254.8%)

RUN-1004 : used memory is 467 MB, reserved memory is 443 MB, peak memory is 650 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_173415.log"
