Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 17 09:47:14 2024
| Host         : Cornelia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file buildup_wrapper_timing_summary_routed.rpt -pb buildup_wrapper_timing_summary_routed.pb -rpx buildup_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : buildup_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       68          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      18          
TIMING-20  Warning           Non-clocked latch                                                 25          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (168)
5. checking no_input_delay (6)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (166)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: CS (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: buildup_i/SPI_0/U0/Prescaler/U0/out_temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: buildup_i/clock_divider_0/U0/cnt_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: buildup_i/synchronizer_0/U0/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (168)
--------------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  171          inf        0.000                      0                  171           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           171 Endpoints
Min Delay           171 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            led_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 5.033ns (60.610%)  route 3.271ns (39.390%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          3.271     4.774    led_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     8.304 r  led_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.304    led_0
    R14                                                               r  led_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/latch_0/U0/data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            pwm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 5.026ns (61.217%)  route 3.184ns (38.783%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y69        LDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[4]/G
    SLICE_X108Y69        LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[4]/Q
                         net (fo=2, routed)           1.002     1.829    buildup_i/pwm_gen_0/U0/duty[4]
    SLICE_X108Y71        LUT4 (Prop_lut4_I0_O)        0.124     1.953 r  buildup_i/pwm_gen_0/U0/pwm_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.953    buildup_i/pwm_gen_0/U0/pwm_INST_0_i_15_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.333 r  buildup_i/pwm_gen_0/U0/pwm_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.333    buildup_i/pwm_gen_0/U0/pwm_INST_0_i_1_n_0
    SLICE_X108Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.450 r  buildup_i/pwm_gen_0/U0/pwm_INST_0/CO[3]
                         net (fo=1, routed)           2.183     4.632    pwm_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.578     8.211 r  pwm_OBUF_inst/O
                         net (fo=0)                   0.000     8.211    pwm
    Y18                                                               r  pwm (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 2.675ns (38.695%)  route 4.238ns (61.305%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          2.253     3.756    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.124     3.880 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.359     4.239    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC_i_2_n_0
    SLICE_X108Y67        LDCE (SetClr_ldce_CLR_Q)     0.898     5.137 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC/Q
                         net (fo=2, routed)           0.962     6.099    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC_n_0
    SLICE_X108Y68        LUT3 (Prop_lut3_I1_O)        0.150     6.249 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data[4]_C_i_1/O
                         net (fo=2, routed)           0.664     6.914    buildup_i/SPI_0/U0/shift_register_input/U0/p_2_in[4]
    SLICE_X107Y69        FDPE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[8]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 2.664ns (38.757%)  route 4.210ns (61.243%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          1.989     3.492    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X111Y72        LUT2 (Prop_lut2_I0_O)        0.124     3.616 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.629     4.245    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_i_2_n_0
    SLICE_X111Y74        LDCE (SetClr_ldce_CLR_Q)     0.885     5.130 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC/Q
                         net (fo=2, routed)           0.968     6.098    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I1_O)        0.152     6.250 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data[8]_C_i_1/O
                         net (fo=2, routed)           0.624     6.874    buildup_i/SPI_0/U0/shift_register_input/U0/p_2_in[8]
    SLICE_X107Y74        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 2.675ns (39.448%)  route 4.106ns (60.552%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          2.253     3.756    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X109Y68        LUT2 (Prop_lut2_I0_O)        0.124     3.880 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.359     4.239    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC_i_2_n_0
    SLICE_X108Y67        LDCE (SetClr_ldce_CLR_Q)     0.898     5.137 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC/Q
                         net (fo=2, routed)           0.962     6.099    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_LDC_n_0
    SLICE_X108Y68        LUT3 (Prop_lut3_I1_O)        0.150     6.249 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data[4]_C_i_1/O
                         net (fo=2, routed)           0.533     6.782    buildup_i/SPI_0/U0/shift_register_input/U0/p_2_in[4]
    SLICE_X109Y69        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.751ns  (logic 2.677ns (39.659%)  route 4.073ns (60.341%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          2.062     3.565    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X111Y68        LUT2 (Prop_lut2_I0_O)        0.124     3.689 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.500     4.190    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC_i_2_n_0
    SLICE_X112Y68        LDCE (SetClr_ldce_CLR_Q)     0.898     5.088 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC/Q
                         net (fo=2, routed)           0.790     5.878    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC_n_0
    SLICE_X111Y68        LUT3 (Prop_lut3_I1_O)        0.152     6.030 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data[3]_C_i_1/O
                         net (fo=2, routed)           0.721     6.751    buildup_i/SPI_0/U0/shift_register_input/U0/p_2_in[3]
    SLICE_X108Y68        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[8]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.735ns  (logic 2.664ns (39.556%)  route 4.071ns (60.444%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          1.989     3.492    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X111Y72        LUT2 (Prop_lut2_I0_O)        0.124     3.616 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.629     4.245    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_i_2_n_0
    SLICE_X111Y74        LDCE (SetClr_ldce_CLR_Q)     0.885     5.130 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC/Q
                         net (fo=2, routed)           0.968     6.098    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_n_0
    SLICE_X111Y73        LUT3 (Prop_lut3_I1_O)        0.152     6.250 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data[8]_C_i_1/O
                         net (fo=2, routed)           0.485     6.735    buildup_i/SPI_0/U0/shift_register_input/U0/p_2_in[8]
    SLICE_X107Y73        FDPE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/latch_0/U0/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.706ns  (logic 2.636ns (39.309%)  route 4.070ns (60.691%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          1.989     3.492    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X111Y72        LUT2 (Prop_lut2_I0_O)        0.124     3.616 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.629     4.245    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_i_2_n_0
    SLICE_X111Y74        LDCE (SetClr_ldce_CLR_Q)     0.885     5.130 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC/Q
                         net (fo=2, routed)           0.968     6.098    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_LDC_n_0
    SLICE_X111Y73        LUT4 (Prop_lut4_I2_O)        0.124     6.222 r  buildup_i/SPI_0/U0/shift_register_input/U0/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.484     6.706    buildup_i/SPI_0/U0/latch_0/U0/D[7]
    SLICE_X110Y71        LDCE                                         r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/latch_0/U0/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.616ns  (logic 2.649ns (40.042%)  route 3.967ns (59.958%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          2.062     3.565    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X111Y68        LUT2 (Prop_lut2_I0_O)        0.124     3.689 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.500     4.190    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC_i_2_n_0
    SLICE_X112Y68        LDCE (SetClr_ldce_CLR_Q)     0.898     5.088 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC/Q
                         net (fo=2, routed)           0.790     5.878    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[2]_LDC_n_0
    SLICE_X111Y68        LUT4 (Prop_lut4_I2_O)        0.124     6.002 r  buildup_i/SPI_0/U0/shift_register_input/U0/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.614     6.616    buildup_i/SPI_0/U0/latch_0/U0/D[2]
    SLICE_X110Y71        LDCE                                         r  buildup_i/SPI_0/U0/latch_0/U0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS
                            (input port)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.580ns  (logic 2.673ns (40.625%)  route 3.907ns (59.375%))
  Logic Levels:           4  (IBUF=1 LDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  CS (IN)
                         net (fo=0)                   0.000     0.000    CS
    U19                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  CS_IBUF_inst/O
                         net (fo=30, routed)          1.894     3.398    buildup_i/SPI_0/U0/shift_register_input/U0/SPI_chip_select
    SLICE_X108Y70        LUT2 (Prop_lut2_I0_O)        0.124     3.522 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.795     4.316    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[6]_LDC_i_2_n_0
    SLICE_X108Y70        LDCE (SetClr_ldce_CLR_Q)     0.898     5.214 f  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[6]_LDC/Q
                         net (fo=2, routed)           0.521     5.736    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[6]_LDC_n_0
    SLICE_X108Y70        LUT3 (Prop_lut3_I1_O)        0.148     5.884 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data[7]_C_i_1/O
                         net (fo=2, routed)           0.697     6.580    buildup_i/SPI_0/U0/shift_register_input/U0/p_2_in[7]
    SLICE_X111Y72        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[7]_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/C
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  buildup_i/block_encoder_0/U0/edge_detector_a/U0/latch_1_reg/Q
                         net (fo=3, routed)           0.110     0.251    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/latch_1
    SLICE_X112Y69        LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/p_0_in[0]
    SLICE_X112Y69        FDCE                                         r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.499%)  route 0.132ns (41.501%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y69        FDCE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[2]/C
    SLICE_X110Y69        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[2]/Q
                         net (fo=14, routed)          0.132     0.273    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/Q[2]
    SLICE_X111Y69        LUT6 (Prop_lut6_I4_O)        0.045     0.318 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/p_0_in[3]
    SLICE_X111Y69        FDCE                                         r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[14]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[15]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[14]_C/C
    SLICE_X110Y73        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[14]_C/Q
                         net (fo=2, routed)           0.185     0.326    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[14]_C_n_0
    SLICE_X110Y73        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[11]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[12]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[11]_C/C
    SLICE_X109Y74        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[11]_C/Q
                         net (fo=2, routed)           0.188     0.329    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[11]_C_n_0
    SLICE_X108Y74        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.166%)  route 0.145ns (43.834%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/C
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/Q
                         net (fo=7, routed)           0.145     0.286    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/Q[7]
    SLICE_X111Y70        LUT6 (Prop_lut6_I1_O)        0.045     0.331 r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.331    buildup_i/block_encoder_0/U0/up_down_counter_0/U0/p_0_in[7]
    SLICE_X111Y70        FDCE                                         r  buildup_i/block_encoder_0/U0/up_down_counter_0/U0/int_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/clock_divider_0/U0/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/clock_divider_0/U0/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDCE                         0.000     0.000 r  buildup_i/clock_divider_0/U0/cnt_reg[3]/C
    SLICE_X113Y73        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/clock_divider_0/U0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.156     0.297    buildup_i/clock_divider_0/U0/cnt_reg[3]
    SLICE_X113Y73        LUT4 (Prop_lut4_I3_O)        0.042     0.339 r  buildup_i/clock_divider_0/U0/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    buildup_i/clock_divider_0/U0/plusOp[3]
    SLICE_X113Y73        FDCE                                         r  buildup_i/clock_divider_0/U0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[10]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[11]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.141ns (40.187%)  route 0.210ns (59.813%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[10]_C/C
    SLICE_X109Y74        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[10]_C/Q
                         net (fo=2, routed)           0.210     0.351    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[10]_C_n_0
    SLICE_X109Y74        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y69        FDRE                         0.000     0.000 r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/C
    SLICE_X113Y69        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1_reg/Q
                         net (fo=2, routed)           0.213     0.354    buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_1
    SLICE_X113Y69        FDRE                                         r  buildup_i/block_encoder_0/U0/edge_detector_b/U0/latch_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[13]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[14]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.164ns (46.037%)  route 0.192ns (53.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y74        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[13]_C/C
    SLICE_X108Y74        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[13]_C/Q
                         net (fo=2, routed)           0.192     0.356    buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[13]_C_n_0
    SLICE_X110Y73        FDCE                                         r  buildup_i/SPI_0/U0/shift_register_input/U0/register_data_reg[14]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.145%)  route 0.150ns (41.855%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDCE                         0.000     0.000 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/C
    SLICE_X112Y71        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[5]/Q
                         net (fo=4, routed)           0.150     0.314    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[5]
    SLICE_X112Y71        LUT6 (Prop_lut6_I4_O)        0.045     0.359 r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.359    buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_0[4]
    SLICE_X112Y71        FDCE                                         r  buildup_i/SPI_0/U0/Prescaler/U0/cnt_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------





