Analysis & Synthesis report for DE2_D5M
Mon Jul 13 12:56:33 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |main|DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2
 17. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 19. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 20. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 21. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 22. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 23. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 24. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 25. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 26. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 27. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 28. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 29. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 30. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 31. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 32. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 33. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 34. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 35. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 36. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 37. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 38. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 39. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 40. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 41. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 42. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 43. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 44. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 45. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 46. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 47. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 48. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 49. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
 50. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 51. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 52. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 53. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 54. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 55. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 56. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 57. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 58. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 59. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 60. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 61. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 62. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 63. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 64. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 65. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
 66. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 67. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 68. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 69. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 70. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 71. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 72. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 73. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 74. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 75. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 76. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 77. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 78. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 79. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 80. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 81. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 82. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 83. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
 84. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
 85. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
 86. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
 87. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 88. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
 89. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
 90. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
 91. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 92. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 93. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
 94. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
 95. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 96. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 97. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 98. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
 99. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
100. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
101. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
102. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
103. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
104. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
105. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
106. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
107. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
108. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
109. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
110. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
111. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
112. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
113. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
114. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
115. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
116. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
117. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
118. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
119. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
120. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
121. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
122. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
123. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
124. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
125. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
126. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
127. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
128. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
129. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
130. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated
131. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p
132. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p
133. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp
134. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram
135. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
136. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr
137. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp
138. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp
139. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
140. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
141. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp
142. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp
143. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
144. Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
145. Source assignments for red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component
146. Parameter Settings for User Entity Instance: DE2_D5M:inst1|VGA_Controller:u1
147. Parameter Settings for User Entity Instance: DE2_D5M:inst1|CCD_Capture:u3
148. Parameter Settings for User Entity Instance: DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
149. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7
150. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component
151. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1
152. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1
153. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|sdr_data_path:data_path1
154. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
155. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
156. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
157. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
158. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
159. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
160. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
161. Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
162. Parameter Settings for User Entity Instance: DE2_D5M:inst1|I2C_CCD_Config:u8
163. Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component
164. Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst15|lpm_mux:lpm_mux_component
165. Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst12|lpm_mux:lpm_mux_component
166. Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst11|lpm_mux:lpm_mux_component
167. Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst10|lpm_mux:lpm_mux_component
168. Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst9|lpm_mux:lpm_mux_component
169. Parameter Settings for User Entity Instance: red_boundary:inst5|lpm_mux1:inst7|lpm_mux:lpm_mux_component
170. Parameter Settings for User Entity Instance: red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component
171. Parameter Settings for User Entity Instance: red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component
172. Parameter Settings for User Entity Instance: lpm_compare1:inst3|lpm_compare:lpm_compare_component
173. Parameter Settings for Inferred Entity Instance: rgb2gray:inst|lpm_divide:Div0
174. altshift_taps Parameter Settings by Entity Instance
175. altpll Parameter Settings by Entity Instance
176. dcfifo Parameter Settings by Entity Instance
177. Port Connectivity Checks: "DE2_D5M:inst1|I2C_CCD_Config:u8"
178. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4"
179. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3"
180. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2"
181. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1"
182. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4"
183. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3"
184. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2"
185. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1"
186. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdr_data_path:data_path1"
187. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1"
188. Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7"
189. Port Connectivity Checks: "DE2_D5M:inst1|SEG7_LUT_8:u5"
190. Port Connectivity Checks: "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0"
191. Port Connectivity Checks: "DE2_D5M:inst1|RAW2RGB:u4"
192. Port Connectivity Checks: "DE2_D5M:inst1|CCD_Capture:u3"
193. Port Connectivity Checks: "DE2_D5M:inst1|VGA_Controller:u1"
194. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 13 12:56:33 2015        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; DE2_D5M                                      ;
; Top-level Entity Name              ; main                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2,553                                        ;
;     Total combinational functions  ; 1,945                                        ;
;     Dedicated logic registers      ; 1,577                                        ;
; Total registers                    ; 1577                                         ;
; Total pins                         ; 238                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 94,160                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; main               ; DE2_D5M            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+
; V/VGA_Param.h                    ; yes             ; User File                          ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Param.h              ;
; V/CCD_Capture.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/CCD_Capture.v            ;
; V/I2C_CCD_Config.v               ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_CCD_Config.v         ;
; V/I2C_Controller.v               ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/I2C_Controller.v         ;
; V/Line_Buffer.v                  ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Line_Buffer.v            ;
; V/Reset_Delay.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/Reset_Delay.v            ;
; V/RAW2RGB.v                      ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/RAW2RGB.v                ;
; V/sdram_pll.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/sdram_pll.v              ;
; V/SEG7_LUT.v                     ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/SEG7_LUT.v               ;
; V/SEG7_LUT_8.v                   ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/SEG7_LUT_8.v             ;
; V/VGA_Controller.v               ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/V/VGA_Controller.v         ;
; DE2_D5M.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/DE2_D5M.v                  ;
; rgb2gray.vhd                     ; yes             ; User VHDL File                     ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/rgb2gray.vhd               ;
; main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/main.bdf                   ;
; Sdram_Control_8Port.v            ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Control_8Port.v      ;
; Sdram_Params.h                   ; yes             ; User File                          ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_Params.h             ;
; control_interface.v              ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/control_interface.v        ;
; command.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/command.v                  ;
; sdr_data_path.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/sdr_data_path.v            ;
; Sdram_RD_FIFO.v                  ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_RD_FIFO.v            ;
; Sdram_WR_FIFO.v                  ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/Sdram_WR_FIFO.v            ;
; lpm_compare1.v                   ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare1.v             ;
; dec_7seg_b-2.vhd                 ; yes             ; User VHDL File                     ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/dec_7seg_b-2.vhd           ;
; lpm_mux1.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux1.vhd               ;
; red_boundary.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/red_boundary.bdf           ;
; lpm_counter1.v                   ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_counter1.v             ;
; lpm_compare2.v                   ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_compare2.v             ;
; lpm_mux2.v                       ; yes             ; User Wizard-Generated File         ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/lpm_mux2.v                 ;
; colorChooser.bdf                 ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/colorChooser.bdf           ;
; altshift_taps.tdf                ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift_taps.tdf         ;
; db/shift_taps_ikn.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/shift_taps_ikn.tdf      ;
; db/altsyncram_cm81.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_cm81.tdf     ;
; db/cntr_3rf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_3rf.tdf            ;
; db/cmpr_mdc.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_mdc.tdf            ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/dcfifo.tdf                ;
; db/dcfifo_21m1.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dcfifo_21m1.tdf         ;
; db/a_gray2bin_kdb.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_gray2bin_kdb.tdf      ;
; db/a_graycounter_o96.tdf         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_o96.tdf   ;
; db/a_graycounter_fgc.tdf         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_fgc.tdf   ;
; db/a_graycounter_egc.tdf         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/a_graycounter_egc.tdf   ;
; db/altsyncram_1l81.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_1l81.tdf     ;
; db/altsyncram_drg1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/altsyncram_drg1.tdf     ;
; db/dffpipe_ngh.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_ngh.tdf         ;
; db/dffpipe_kec.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_kec.tdf         ;
; db/alt_synch_pipe_rdb.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_synch_pipe_rdb.tdf  ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_pe9.tdf         ;
; db/dffpipe_oe9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_oe9.tdf         ;
; db/alt_synch_pipe_vd8.tdf        ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_synch_pipe_vd8.tdf  ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/dffpipe_qe9.tdf         ;
; db/cmpr_536.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_536.tdf            ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf               ;
; db/mux_5oc.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_5oc.tdf             ;
; db/mux_23e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/mux_23e.tdf             ;
; lpm_compare.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_compare.tdf           ;
; db/cmpr_l7j.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_l7j.tdf            ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf           ;
; db/cntr_a3i.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cntr_a3i.tdf            ;
; db/cmpr_oig.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/cmpr_oig.tdf            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf            ;
; db/lpm_divide_aem.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/lpm_divide_aem.tdf      ;
; db/sign_div_unsign_klh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/sign_div_unsign_klh.tdf ;
; db/alt_u_div_a2f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/alt_u_div_a2f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Users/Ricardo Mendes/Desktop/DE2_CAMERALast/db/add_sub_mkc.tdf         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,553                                                                                   ;
;                                             ;                                                                                         ;
; Total combinational functions               ; 1945                                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                                         ;
;     -- 4 input functions                    ; 852                                                                                     ;
;     -- 3 input functions                    ; 466                                                                                     ;
;     -- <=2 input functions                  ; 627                                                                                     ;
;                                             ;                                                                                         ;
; Logic elements by mode                      ;                                                                                         ;
;     -- normal mode                          ; 1442                                                                                    ;
;     -- arithmetic mode                      ; 503                                                                                     ;
;                                             ;                                                                                         ;
; Total registers                             ; 1577                                                                                    ;
;     -- Dedicated logic registers            ; 1577                                                                                    ;
;     -- I/O registers                        ; 0                                                                                       ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 238                                                                                     ;
; Total memory bits                           ; 94160                                                                                   ;
; Total PLLs                                  ; 1                                                                                       ;
; Maximum fan-out node                        ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 934                                                                                     ;
; Total fan-out                               ; 14873                                                                                   ;
; Average fan-out                             ; 3.80                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                           ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |main                                               ; 1945 (1)          ; 1577 (0)     ; 94160       ; 0            ; 0       ; 0         ; 238  ; 0            ; |main                                                                                                                                                                         ; work         ;
;    |DE2_D5M:inst1|                                  ; 1783 (1)          ; 1574 (15)    ; 94160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1                                                                                                                                                           ;              ;
;       |CCD_Capture:u3|                              ; 73 (73)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|CCD_Capture:u3                                                                                                                                            ;              ;
;       |I2C_CCD_Config:u8|                           ; 207 (150)         ; 132 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|I2C_CCD_Config:u8                                                                                                                                         ;              ;
;          |I2C_Controller:u0|                        ; 57 (57)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                       ;              ;
;       |RAW2RGB:u4|                                  ; 94 (78)           ; 66 (55)      ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|RAW2RGB:u4                                                                                                                                                ;              ;
;          |Line_Buffer:u0|                           ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0                                                                                                                                 ;              ;
;             |altshift_taps:altshift_taps_component| ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                           ;              ;
;                |shift_taps_ikn:auto_generated|      ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated                                                             ;              ;
;                   |altsyncram_cm81:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2                                 ;              ;
;                   |cntr_3rf:cntr1|                  ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1                                              ;              ;
;                      |cmpr_mdc:cmpr5|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                               ;              ;
;       |Reset_Delay:u2|                              ; 48 (48)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Reset_Delay:u2                                                                                                                                            ;              ;
;       |SEG7_LUT_8:u5|                               ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|SEG7_LUT_8:u5                                                                                                                                             ;              ;
;          |SEG7_LUT:u0|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                 ;              ;
;          |SEG7_LUT:u1|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                 ;              ;
;          |SEG7_LUT:u2|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                 ;              ;
;          |SEG7_LUT:u3|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                 ;              ;
;          |SEG7_LUT:u4|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                 ;              ;
;          |SEG7_LUT:u5|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                 ;              ;
;       |Sdram_Control_8Port:u7|                      ; 1115 (352)        ; 1169 (202)   ; 63488       ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7                                                                                                                                    ;              ;
;          |Sdram_RD_FIFO:read_fifo1|                 ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1                                                                                                           ;              ;
;             |dcfifo:dcfifo_component|               ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                   ;              ;
;                |dcfifo_21m1:auto_generated|         ; 79 (14)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                        ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;          |Sdram_RD_FIFO:read_fifo2|                 ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2                                                                                                           ;              ;
;             |dcfifo:dcfifo_component|               ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                   ;              ;
;                |dcfifo_21m1:auto_generated|         ; 79 (14)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                        ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;          |Sdram_RD_FIFO:read_fifo3|                 ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3                                                                                                           ;              ;
;             |dcfifo:dcfifo_component|               ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component                                                                                   ;              ;
;                |dcfifo_21m1:auto_generated|         ; 79 (14)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                        ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;          |Sdram_RD_FIFO:read_fifo4|                 ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4                                                                                                           ;              ;
;             |dcfifo:dcfifo_component|               ; 79 (0)            ; 108 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component                                                                                   ;              ;
;                |dcfifo_21m1:auto_generated|         ; 79 (14)           ; 108 (21)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                        ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                             ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                            ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                               ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                               ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                                ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                     ;              ;
;                   |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp                                     ;              ;
;                   |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp                                     ;              ;
;          |Sdram_WR_FIFO:write_fifo1|                ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|               ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                  ;              ;
;                |dcfifo_21m1:auto_generated|         ; 81 (15)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                       ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                   |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                   |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;          |Sdram_WR_FIFO:write_fifo2|                ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|               ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                  ;              ;
;                |dcfifo_21m1:auto_generated|         ; 81 (15)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                       ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                   |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                   |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;          |Sdram_WR_FIFO:write_fifo3|                ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|               ; 81 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component                                                                                  ;              ;
;                |dcfifo_21m1:auto_generated|         ; 81 (15)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                       ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                   |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                   |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;          |Sdram_WR_FIFO:write_fifo4|                ; 82 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4                                                                                                          ;              ;
;             |dcfifo:dcfifo_component|               ; 82 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component                                                                                  ;              ;
;                |dcfifo_21m1:auto_generated|         ; 82 (16)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                                                       ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ;              ;
;                   |a_graycounter_egc:wrptr_gp|      ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp                            ;              ;
;                   |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p                           ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ;              ;
;                      |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ;              ;
;                      |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ;              ;
;                   |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram                              ;              ;
;                      |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;              ;
;                   |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp                              ;              ;
;                   |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:wrfull_eq_comp                               ;              ;
;                   |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp                                    ;              ;
;                   |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp                                    ;              ;
;                   |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr                                    ;              ;
;          |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1                                                                                                                   ;              ;
;          |control_interface:control1|               ; 62 (62)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1                                                                                                         ;              ;
;          |sdram_pll:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1                                                                                                               ;              ;
;             |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component                                                                                       ;              ;
;       |VGA_Controller:u1|                           ; 203 (203)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|DE2_D5M:inst1|VGA_Controller:u1                                                                                                                                         ;              ;
;    |colorChooser:inst6|                             ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6                                                                                                                                                      ;              ;
;       |lpm_mux2:inst10|                             ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst10                                                                                                                                      ;              ;
;          |lpm_mux:lpm_mux_component|                ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst10|lpm_mux:lpm_mux_component                                                                                                            ;              ;
;             |mux_5oc:auto_generated|                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst10|lpm_mux:lpm_mux_component|mux_5oc:auto_generated                                                                                     ;              ;
;       |lpm_mux2:inst12|                             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst12                                                                                                                                      ;              ;
;          |lpm_mux:lpm_mux_component|                ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst12|lpm_mux:lpm_mux_component                                                                                                            ;              ;
;             |mux_5oc:auto_generated|                ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst12|lpm_mux:lpm_mux_component|mux_5oc:auto_generated                                                                                     ;              ;
;       |lpm_mux2:inst16|                             ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst16                                                                                                                                      ;              ;
;          |lpm_mux:lpm_mux_component|                ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component                                                                                                            ;              ;
;             |mux_5oc:auto_generated|                ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated                                                                                     ;              ;
;    |dec_7seg_b:inst7|                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|dec_7seg_b:inst7                                                                                                                                                        ;              ;
;    |dec_7seg_b:inst8|                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|dec_7seg_b:inst8                                                                                                                                                        ;              ;
;    |lpm_compare1:inst3|                             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_compare1:inst3                                                                                                                                                      ;              ;
;       |lpm_compare:lpm_compare_component|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_compare1:inst3|lpm_compare:lpm_compare_component                                                                                                                    ;              ;
;          |cmpr_oig:auto_generated|                  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated                                                                                            ;              ;
;    |red_boundary:inst5|                             ; 4 (1)             ; 3 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|red_boundary:inst5                                                                                                                                                      ;              ;
;       |lpm_compare2:inst14|                         ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|red_boundary:inst5|lpm_compare2:inst14                                                                                                                                  ;              ;
;          |lpm_compare:lpm_compare_component|        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component                                                                                                ;              ;
;             |cmpr_l7j:auto_generated|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component|cmpr_l7j:auto_generated                                                                        ;              ;
;       |lpm_counter1:inst12|                         ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|red_boundary:inst5|lpm_counter1:inst12                                                                                                                                  ;              ;
;          |lpm_counter:lpm_counter_component|        ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component                                                                                                ;              ;
;             |cntr_a3i:auto_generated|               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated                                                                        ;              ;
;    |rgb2gray:inst|                                  ; 83 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|rgb2gray:inst                                                                                                                                                           ;              ;
;       |lpm_divide:Div0|                             ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|rgb2gray:inst|lpm_divide:Div0                                                                                                                                           ;              ;
;          |lpm_divide_aem:auto_generated|            ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated                                                                                                             ;              ;
;             |sign_div_unsign_klh:divider|           ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider                                                                                 ;              ;
;                |alt_u_div_a2f:divider|              ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|rgb2gray:inst|lpm_divide:Div0|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider                                                           ;              ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM  ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM ; M4K  ; True Dual Port   ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |main|DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST   ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[15]                                                                                               ; Lost fanout                                                                          ;
; DE2_D5M:inst1|state1                                                                                                                            ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_MAX_ADDR[19..22]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[21..22]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[20]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[19]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[22]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[21]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[19..20]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[22]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[20..21]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[19]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_MAX_ADDR[19..22]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[21..22]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[20]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[19]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[22]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[21]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[19..20]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[22]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[20..21]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[19]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[18]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[16..17]                                                                                      ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[15]                                                                                          ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[14]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[12..13]                                                                                      ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_MAX_ADDR[0..11]                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_LENGTH[8]                                                                                             ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_LENGTH[0..7]                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|CKE                                                                                       ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|VGA_Controller:u1|oVGA_SYNC                                                                                                       ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|CKE                                                                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                   ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                   ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                               ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                   ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                   ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                   ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                    ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                        ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]  ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9] ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[0..1,3..6]                                                                                       ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[1,3..4]                                                                                          ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[0,2,5]                                                                                           ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[6]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[0..6]                                                                                            ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[3,5]                                                                                             ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[0..2,4]                                                                                          ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[6]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_ADDR[0..6]                                                                                            ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[0,5]                                                                                             ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[1..4]                                                                                            ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[6]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[1,3,5]                                                                                           ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[0,2,4]                                                                                           ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[6]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[3,5]                                                                                             ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[0..2,4]                                                                                          ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[6]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|mLENGTH[0..6]                                                                                              ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|mLENGTH[7]                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[2]                                                                                               ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[6]                                                                                               ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[6]                                                                                               ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[6]                                                                                               ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[6]                                                                                               ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[6]                                                                                               ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[7]                        ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[0..6]                                                                                                ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[7]                            ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[0..6]                                                                     ; Merged with DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[7] ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[7]                                                                                               ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|mLENGTH[7]                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[7]                                                                                                   ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[7]                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[0]                                                                                              ; Merged with DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[1]                       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[1]                                                                                              ; Merged with DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[2]                       ;
; DE2_D5M:inst1|rClk[1]                                                                                                                           ; Lost fanout                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|mLENGTH[8]                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST~9                                                                                                     ; Lost fanout                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST~10                                                                                                    ; Lost fanout                                                                          ;
; DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[24..31]                                                                                                 ; Lost fanout                                                                          ;
; DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[9..15]                                                                                                      ; Lost fanout                                                                          ;
; Total Number of Removed Registers = 402                                                                                                         ;                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; Register name                                             ; Reason for Removal        ; Registers Removed due to This Register                                   ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_ADDR[7]         ; Stuck at GND              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[7],                           ;
;                                                           ; due to stuck port data_in ; DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|SADDR[7] ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_LENGTH[8]       ; Stuck at VCC              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|mLENGTH[8]                          ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|CKE ; Stuck at VCC              ; DE2_D5M:inst1|Sdram_Control_8Port:u7|CKE                                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[31]             ; Stuck at VCC              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[30]             ; Stuck at GND              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[29]             ; Stuck at VCC              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[28]             ; Stuck at VCC              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[27]             ; Stuck at VCC              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[26]             ; Stuck at GND              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[25]             ; Stuck at VCC              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[24]             ; Stuck at GND              ; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                 ;
;                                                           ; due to stuck port data_in ;                                                                          ;
+-----------------------------------------------------------+---------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1577  ;
; Number of registers using Synchronous Clear  ; 161   ;
; Number of registers using Synchronous Load   ; 154   ;
; Number of registers using Asynchronous Clear ; 1196  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 491   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                             ; 12      ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                             ; 21      ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                             ; 13      ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                             ; 18      ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                             ; 18      ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                             ; 19      ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                          ; 3       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                         ; 3       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                          ; 3       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                          ; 3       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                          ; 3       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                      ; 4       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                       ; 6       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0  ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0  ; 1       ;
; DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                       ; 5       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0 ; 1       ;
; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 30                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |main|DE2_D5M:inst1|RAW2RGB:u4|mCCD_B[9]                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[3]                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR3_ADDR[15]                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|SA[11]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|command_delay[2]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1|timer[2]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|DE2_D5M:inst1|CCD_Capture:u3|X_Cont[15]                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR4_ADDR[21]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR2_ADDR[12]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rWR1_ADDR[14]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD4_ADDR[16]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD3_ADDR[11]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD2_ADDR[16]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|rRD1_ADDR[17]                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1|rp_done                                      ;
; 64:1               ; 12 bits   ; 504 LEs       ; 192 LEs              ; 312 LEs                ; Yes        ; |main|DE2_D5M:inst1|I2C_CCD_Config:u8|mI2C_DATA[14]                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|CMD[0]                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|ST[9]                                                         ;
; 9:1                ; 15 bits   ; 90 LEs        ; 75 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|mADDR[8]                                                      ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|WR_MASK[1]                                                    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|RD_MASK[1]                                                    ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |main|colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|result_node[4] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |main|DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAIN[7]                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |main|DE2_D5M:inst1|RAW2RGB:u4|Add0                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                            ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                   ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                           ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                        ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                           ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                            ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                            ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                   ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                           ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                        ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                           ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                            ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                            ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                   ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                           ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                        ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                           ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                            ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                            ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                   ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                              ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                         ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                   ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                           ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                        ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                        ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                           ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                            ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                             ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                          ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                  ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                             ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                          ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                  ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                             ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                          ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                  ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated                             ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; Assignment                      ; Value                                                                               ; From            ; To                        ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                                                                                 ; -               ; -                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF                                                                                 ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d101                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; d102                                                                                ; -               ; -                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; s102                                                                                ; -               ; -                         ;
; POWER_UP_LEVEL                  ; LOW                                                                                 ; -               ; p0addr                    ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105                                                                                ; -               ; rdptr_g                   ;
; CUT                             ; ON                                                                                  ; rdptr_g         ; ws_dgrp|dffpipe22|dffe23a ;
; SDC_STATEMENT                   ; set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a*          ; -               ; -                         ;
; CUT                             ; ON                                                                                  ; delayed_wrptr_g ; rs_dgwp|dffpipe18|dffe19a ;
; SDC_STATEMENT                   ; set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a*  ; -               ; -                         ;
+---------------------------------+-------------------------------------------------------------------------------------+-----------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                       ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                        ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; parity9                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                       ;
; POWER_UP_LEVEL            ; HIGH  ; -    ; sub_parity12a0                                                                                                          ;
; POWER_UP_LEVEL            ; LOW   ; -    ; parity11                                                                                                                ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL       ; r105               ; -    ; -                                                                                                  ;
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; c106  ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL       ; r105  ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                      ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION     ; OFF   ; -    ; -                                                                                                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; r105  ; -    ; -                                                                                                                       ;
+---------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component ;
+---------------------------+-------+------+------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                   ;
+---------------------------+-------+------+------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                    ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                    ;
+---------------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|VGA_Controller:u1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                                      ;
; H_SYNC_BACK    ; 48    ; Signed Integer                                      ;
; H_SYNC_ACT     ; 640   ; Signed Integer                                      ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                                      ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                                      ;
; V_SYNC_CYC     ; 2     ; Signed Integer                                      ;
; V_SYNC_BACK    ; 33    ; Signed Integer                                      ;
; V_SYNC_ACT     ; 480   ; Signed Integer                                      ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                                      ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                                      ;
; X_START        ; 144   ; Signed Integer                                      ;
; Y_START        ; 35    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|CCD_Capture:u3 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                     ;
+----------------+----------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                  ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                           ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                           ;
; WIDTH          ; 12             ; Signed Integer                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                  ;
; CBXI_PARAMETER ; shift_taps_ikn ; Untyped                                                                                  ;
+----------------+----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; INIT_PER       ; 32000 ; Signed Integer                                           ;
; REF_PER        ; 1536  ; Signed Integer                                           ;
; SC_CL          ; 3     ; Signed Integer                                           ;
; SC_RCD         ; 3     ; Signed Integer                                           ;
; SC_RRD         ; 7     ; Signed Integer                                           ;
; SC_PM          ; 1     ; Signed Integer                                           ;
; SC_BL          ; 1     ; Signed Integer                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                          ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                       ;
+-------------------------------+-------------------+----------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                    ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                    ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                    ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                    ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                    ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 24000             ; Signed Integer                                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                    ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                    ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                    ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                    ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                    ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                    ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                    ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                    ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                    ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                    ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                    ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                    ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                    ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                    ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer                                                             ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                                                             ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                    ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                    ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                             ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                             ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                                    ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                    ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                    ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                    ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                             ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                    ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                    ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                    ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                    ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                    ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                    ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                    ;
; VCO_MIN                       ; 0                 ; Untyped                                                                    ;
; VCO_MAX                       ; 0                 ; Untyped                                                                    ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                    ;
; PFD_MIN                       ; 0                 ; Untyped                                                                    ;
; PFD_MAX                       ; 0                 ; Untyped                                                                    ;
; M_INITIAL                     ; 0                 ; Untyped                                                                    ;
; M                             ; 0                 ; Untyped                                                                    ;
; N                             ; 1                 ; Untyped                                                                    ;
; M2                            ; 1                 ; Untyped                                                                    ;
; N2                            ; 1                 ; Untyped                                                                    ;
; SS                            ; 1                 ; Untyped                                                                    ;
; C0_HIGH                       ; 0                 ; Untyped                                                                    ;
; C1_HIGH                       ; 0                 ; Untyped                                                                    ;
; C2_HIGH                       ; 0                 ; Untyped                                                                    ;
; C3_HIGH                       ; 0                 ; Untyped                                                                    ;
; C4_HIGH                       ; 0                 ; Untyped                                                                    ;
; C5_HIGH                       ; 0                 ; Untyped                                                                    ;
; C6_HIGH                       ; 0                 ; Untyped                                                                    ;
; C7_HIGH                       ; 0                 ; Untyped                                                                    ;
; C8_HIGH                       ; 0                 ; Untyped                                                                    ;
; C9_HIGH                       ; 0                 ; Untyped                                                                    ;
; C0_LOW                        ; 0                 ; Untyped                                                                    ;
; C1_LOW                        ; 0                 ; Untyped                                                                    ;
; C2_LOW                        ; 0                 ; Untyped                                                                    ;
; C3_LOW                        ; 0                 ; Untyped                                                                    ;
; C4_LOW                        ; 0                 ; Untyped                                                                    ;
; C5_LOW                        ; 0                 ; Untyped                                                                    ;
; C6_LOW                        ; 0                 ; Untyped                                                                    ;
; C7_LOW                        ; 0                 ; Untyped                                                                    ;
; C8_LOW                        ; 0                 ; Untyped                                                                    ;
; C9_LOW                        ; 0                 ; Untyped                                                                    ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                    ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                    ;
; C0_PH                         ; 0                 ; Untyped                                                                    ;
; C1_PH                         ; 0                 ; Untyped                                                                    ;
; C2_PH                         ; 0                 ; Untyped                                                                    ;
; C3_PH                         ; 0                 ; Untyped                                                                    ;
; C4_PH                         ; 0                 ; Untyped                                                                    ;
; C5_PH                         ; 0                 ; Untyped                                                                    ;
; C6_PH                         ; 0                 ; Untyped                                                                    ;
; C7_PH                         ; 0                 ; Untyped                                                                    ;
; C8_PH                         ; 0                 ; Untyped                                                                    ;
; C9_PH                         ; 0                 ; Untyped                                                                    ;
; L0_HIGH                       ; 1                 ; Untyped                                                                    ;
; L1_HIGH                       ; 1                 ; Untyped                                                                    ;
; G0_HIGH                       ; 1                 ; Untyped                                                                    ;
; G1_HIGH                       ; 1                 ; Untyped                                                                    ;
; G2_HIGH                       ; 1                 ; Untyped                                                                    ;
; G3_HIGH                       ; 1                 ; Untyped                                                                    ;
; E0_HIGH                       ; 1                 ; Untyped                                                                    ;
; E1_HIGH                       ; 1                 ; Untyped                                                                    ;
; E2_HIGH                       ; 1                 ; Untyped                                                                    ;
; E3_HIGH                       ; 1                 ; Untyped                                                                    ;
; L0_LOW                        ; 1                 ; Untyped                                                                    ;
; L1_LOW                        ; 1                 ; Untyped                                                                    ;
; G0_LOW                        ; 1                 ; Untyped                                                                    ;
; G1_LOW                        ; 1                 ; Untyped                                                                    ;
; G2_LOW                        ; 1                 ; Untyped                                                                    ;
; G3_LOW                        ; 1                 ; Untyped                                                                    ;
; E0_LOW                        ; 1                 ; Untyped                                                                    ;
; E1_LOW                        ; 1                 ; Untyped                                                                    ;
; E2_LOW                        ; 1                 ; Untyped                                                                    ;
; E3_LOW                        ; 1                 ; Untyped                                                                    ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                    ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                    ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                    ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                    ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                    ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                    ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                    ;
; L0_PH                         ; 0                 ; Untyped                                                                    ;
; L1_PH                         ; 0                 ; Untyped                                                                    ;
; G0_PH                         ; 0                 ; Untyped                                                                    ;
; G1_PH                         ; 0                 ; Untyped                                                                    ;
; G2_PH                         ; 0                 ; Untyped                                                                    ;
; G3_PH                         ; 0                 ; Untyped                                                                    ;
; E0_PH                         ; 0                 ; Untyped                                                                    ;
; E1_PH                         ; 0                 ; Untyped                                                                    ;
; E2_PH                         ; 0                 ; Untyped                                                                    ;
; E3_PH                         ; 0                 ; Untyped                                                                    ;
; M_PH                          ; 0                 ; Untyped                                                                    ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                    ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                    ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                    ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                    ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                    ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                    ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                    ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                    ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                    ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                    ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                    ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                    ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                    ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                    ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                    ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                    ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                    ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                    ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                    ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                    ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                    ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                    ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                    ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                    ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                    ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                    ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                    ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                             ;
+-------------------------------+-------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; INIT_PER       ; 32000 ; Signed Integer                                                                      ;
; REF_PER        ; 1536  ; Signed Integer                                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; INIT_PER       ; 32000 ; Signed Integer                                                            ;
; REF_PER        ; 1536  ; Signed Integer                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                            ;
; SC_RRD         ; 7     ; Signed Integer                                                            ;
; SC_PM          ; 1     ; Signed Integer                                                            ;
; SC_BL          ; 1     ; Signed Integer                                                            ;
; SDR_BL         ; 111   ; Unsigned Binary                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; INIT_PER       ; 32000 ; Signed Integer                                                                    ;
; REF_PER        ; 1536  ; Signed Integer                                                                    ;
; SC_CL          ; 3     ; Signed Integer                                                                    ;
; SC_RCD         ; 3     ; Signed Integer                                                                    ;
; SC_RRD         ; 7     ; Signed Integer                                                                    ;
; SC_PM          ; 1     ; Signed Integer                                                                    ;
; SC_BL          ; 1     ; Signed Integer                                                                    ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                   ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                   ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                              ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                              ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                     ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                     ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                     ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                     ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                     ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_21m1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE2_D5M:inst1|I2C_CCD_Config:u8 ;
+-----------------------+------------------+-----------------------------------+
; Parameter Name        ; Value            ; Type                              ;
+-----------------------+------------------+-----------------------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary                   ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary                   ;
; CLK_Freq              ; 50000000         ; Signed Integer                    ;
; I2C_Freq              ; 20000            ; Signed Integer                    ;
; LUT_SIZE              ; 25               ; Signed Integer                    ;
+-----------------------+------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                ;
+------------------------+------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 10         ; Signed Integer                                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_5oc    ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                             ;
+------------------------+------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst15|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                ;
+------------------------+------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 10         ; Signed Integer                                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_5oc    ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                             ;
+------------------------+------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst12|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                ;
+------------------------+------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 10         ; Signed Integer                                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_5oc    ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                             ;
+------------------------+------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst11|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                ;
+------------------------+------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 10         ; Signed Integer                                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_5oc    ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                             ;
+------------------------+------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst10|lpm_mux:lpm_mux_component ;
+------------------------+------------+---------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                ;
+------------------------+------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 10         ; Signed Integer                                                      ;
; LPM_SIZE               ; 2          ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0          ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_5oc    ; Untyped                                                             ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                             ;
+------------------------+------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: colorChooser:inst6|lpm_mux2:inst9|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                               ;
+------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 10         ; Signed Integer                                                     ;
; LPM_SIZE               ; 2          ; Signed Integer                                                     ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                     ;
; LPM_PIPELINE           ; 0          ; Untyped                                                            ;
; CBXI_PARAMETER         ; mux_5oc    ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                            ;
+------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_boundary:inst5|lpm_mux1:inst7|lpm_mux:lpm_mux_component ;
+------------------------+------------+--------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                               ;
+------------------------+------------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 3          ; Signed Integer                                                     ;
; LPM_SIZE               ; 2          ; Signed Integer                                                     ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                     ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                     ;
; CBXI_PARAMETER         ; mux_23e    ; Untyped                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                            ;
+------------------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component ;
+------------------------+------------+---------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                            ;
+------------------------+------------+---------------------------------------------------------------------------------+
; lpm_width              ; 2          ; Signed Integer                                                                  ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                                         ;
; LPM_PIPELINE           ; 0          ; Untyped                                                                         ;
; CHAIN_SIZE             ; 8          ; Untyped                                                                         ;
; ONE_INPUT_IS_CONSTANT  ; YES        ; Untyped                                                                         ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                                         ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                                              ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                                         ;
; CBXI_PARAMETER         ; cmpr_l7j   ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                  ;
+------------------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH              ; 2           ; Signed Integer                                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                        ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                        ;
; CBXI_PARAMETER         ; cntr_a3i    ; Untyped                                                                        ;
+------------------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_compare1:inst3|lpm_compare:lpm_compare_component ;
+------------------------+------------+-------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                        ;
+------------------------+------------+-------------------------------------------------------------+
; lpm_width              ; 10         ; Signed Integer                                              ;
; LPM_REPRESENTATION     ; UNSIGNED   ; Untyped                                                     ;
; LPM_PIPELINE           ; 0          ; Untyped                                                     ;
; CHAIN_SIZE             ; 8          ; Untyped                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO         ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL     ; Untyped                                                     ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48         ; CARRY_CHAIN_LENGTH                                          ;
; CASCADE_CHAIN_LENGTH   ; 2          ; CASCADE_CHAIN_LENGTH                                        ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                     ;
; CBXI_PARAMETER         ; cmpr_oig   ; Untyped                                                     ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                              ;
+------------------------+------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rgb2gray:inst|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                              ;
; LPM_WIDTHD             ; 2              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_aem ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                        ;
+----------------------------+-------------------------------------------------------------------------------+
; Name                       ; Value                                                                         ;
+----------------------------+-------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                             ;
; Entity Instance            ; DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                             ;
;     -- TAP_DISTANCE        ; 1280                                                                          ;
;     -- WIDTH               ; 12                                                                            ;
+----------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 24000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                      ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
; Entity Instance            ; DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                             ;
;     -- LPM_WIDTH           ; 16                                                                                     ;
;     -- LPM_NUMWORDS        ; 512                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                    ;
;     -- USE_EAB             ; ON                                                                                     ;
+----------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|I2C_CCD_Config:u8"                                                                                                                       ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                      ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; iUART_CTRL      ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iZOOM_MODE_SW   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; iEXPOSURE_DEC_p ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4"                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3"                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2"                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1"                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4"                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3"                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2"                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1"                                                                                                           ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdr_data_path:data_path1"                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1"                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|Sdram_Control_8Port:u7"                                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR3_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR3_ADDR[22..22]" will be connected to GND.                               ;
; WR3_ADDR[20..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_ADDR[22]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR3_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR3_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR3_MAX_ADDR[20..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_MAX_ADDR[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_MAX_ADDR[21]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR3_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR3_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR3_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR3_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR4_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR4_ADDR[22..22]" will be connected to GND.                               ;
; WR4_ADDR[21..20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR4_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR4_MAX_ADDR[21..20] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR4_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR4_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_MAX_ADDR[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR4_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR4_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR4_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD2_ADDR[22..22]" will be connected to GND.                               ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD3_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD3_ADDR[22..22]" will be connected to GND.                               ;
; RD3_ADDR[20..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_ADDR[22]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD3_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR[20..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_MAX_ADDR[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_MAX_ADDR[21]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD4_ADDR[22..22]" will be connected to GND.                               ;
; RD4_ADDR[21..20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD4_MAX_ADDR[21..20] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|SEG7_LUT_8:u5"                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oSEG6 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oSEG7 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0"                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|RAW2RGB:u4"                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iX_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont      ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|CCD_Capture:u3"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oX_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oY_Cont[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE2_D5M:inst1|VGA_Controller:u1"                                                                                                                                                         ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iRead_DATA1 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iRead_DATA2 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iRead_DATA3 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iRead_DATA4 ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jul 13 12:56:15 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M
Warning: Can't analyze file -- file V/async_receiver.v is missing
Info: Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info: Found entity 1: CCD_Capture
Info: Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info: Found entity 1: I2C_CCD_Config
Info: Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info: Found entity 1: Line_Buffer
Info: Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info: Found entity 1: RAW2RGB
Info: Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info: Found entity 1: sdram_pll
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info: Found entity 1: SEG7_LUT_8
Warning: Can't analyze file -- file V/uart_crtl.v is missing
Info: Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info: Found entity 1: VGA_Controller
Warning (10261): Verilog HDL Event Control warning at DE2_D5M.v(237): Event Control contains a complex event expression
Warning (10090): Verilog HDL syntax warning at DE2_D5M.v(455): extra block comment delimiter characters /* within block comment
Warning (10090): Verilog HDL syntax warning at DE2_D5M.v(484): extra block comment delimiter characters /* within block comment
Info: Found 1 design units, including 1 entities, in source file de2_d5m.v
    Info: Found entity 1: DE2_D5M
Info: Found 2 design units, including 1 entities, in source file rgb2gray.vhd
    Info: Found design unit 1: rgb2gray-behavior
    Info: Found entity 1: rgb2gray
Info: Found 1 design units, including 1 entities, in source file main.bdf
    Info: Found entity 1: main
Info: Found 2 design units, including 1 entities, in source file resizer.vhd
    Info: Found design unit 1: resizer-behavior
    Info: Found entity 1: resizer
Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Found 2 design units, including 1 entities, in source file lpm_compare0.vhd
    Info: Found design unit 1: lpm_compare0-SYN
    Info: Found entity 1: lpm_compare0
Info: Found 1 design units, including 1 entities, in source file sdram_control_8port.v
    Info: Found entity 1: Sdram_Control_8Port
Info: Found 1 design units, including 1 entities, in source file control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file command.v
    Info: Found entity 1: command
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info: Found 1 design units, including 1 entities, in source file sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file sdram_rd_fifo.v
    Info: Found entity 1: Sdram_RD_FIFO
Info: Found 1 design units, including 1 entities, in source file sdram_wr_fifo.v
    Info: Found entity 1: Sdram_WR_FIFO
Info: Found 1 design units, including 1 entities, in source file lpm_compare1.v
    Info: Found entity 1: lpm_compare1
Info: Found 1 design units, including 1 entities, in source file lpm_mux0.v
    Info: Found entity 1: lpm_mux0
Info: Found 2 design units, including 1 entities, in source file dec_7seg_b-2.vhd
    Info: Found design unit 1: dec_7seg_b-a
    Info: Found entity 1: dec_7seg_b
Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info: Found design unit 1: lpm_mux1-SYN
    Info: Found entity 1: lpm_mux1
Info: Found 1 design units, including 1 entities, in source file red_boundary.bdf
    Info: Found entity 1: red_boundary
Info: Found 1 design units, including 1 entities, in source file lpm_counter1.v
    Info: Found entity 1: lpm_counter1
Info: Found 1 design units, including 1 entities, in source file lpm_compare2.v
    Info: Found entity 1: lpm_compare2
Info: Found 1 design units, including 1 entities, in source file lpm_shiftreg0.v
    Info: Found entity 1: lpm_shiftreg0
Info: Found 1 design units, including 1 entities, in source file lpm_mux2.v
    Info: Found entity 1: lpm_mux2
Info: Found 1 design units, including 1 entities, in source file colorchooser.bdf
    Info: Found entity 1: colorChooser
Info: Elaborating entity "main" for the top level hierarchy
Warning: Primitive "VCC" of instance "inst2" not used
Info: Elaborating entity "DE2_D5M" for hierarchy "DE2_D5M:inst1"
Warning (10230): Verilog HDL assignment warning at DE2_D5M.v(222): truncated value with size 16 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_D5M.v(247): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "LEDR" at DE2_D5M.v(115) has no driver
Warning (10034): Output port "BKG_Gray" at DE2_D5M.v(145) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_D5M.v(132) has no driver
Info: Elaborating entity "VGA_Controller" for hierarchy "DE2_D5M:inst1|VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(148): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(151): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(154): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(217): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(243): truncated value with size 32 to match size of target (13)
Info: Elaborating entity "Reset_Delay" for hierarchy "DE2_D5M:inst1|Reset_Delay:u2"
Info: Elaborating entity "CCD_Capture" for hierarchy "DE2_D5M:inst1|CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(162): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(163): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "RAW2RGB" for hierarchy "DE2_D5M:inst1|RAW2RGB:u4"
Info: Elaborating entity "Line_Buffer" for hierarchy "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0"
Info: Elaborating entity "altshift_taps" for hierarchy "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Elaborated megafunction instantiation "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info: Instantiated megafunction "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info: Parameter "lpm_type" = "altshift_taps"
    Info: Parameter "number_of_taps" = "2"
    Info: Parameter "tap_distance" = "1280"
    Info: Parameter "width" = "12"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf
    Info: Found entity 1: shift_taps_ikn
Info: Elaborating entity "shift_taps_ikn" for hierarchy "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf
    Info: Found entity 1: altsyncram_cm81
Info: Elaborating entity "altsyncram_cm81" for hierarchy "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|altsyncram_cm81:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf
    Info: Found entity 1: cntr_3rf
Info: Elaborating entity "cntr_3rf" for hierarchy "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf
    Info: Found entity 1: cmpr_mdc
Info: Elaborating entity "cmpr_mdc" for hierarchy "DE2_D5M:inst1|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_ikn:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5"
Info: Elaborating entity "SEG7_LUT_8" for hierarchy "DE2_D5M:inst1|SEG7_LUT_8:u5"
Info: Elaborating entity "SEG7_LUT" for hierarchy "DE2_D5M:inst1|SEG7_LUT_8:u5|SEG7_LUT:u0"
Info: Elaborating entity "Sdram_Control_8Port" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_8Port.v(597): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "sdram_pll" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1"
Info: Elaborating entity "altpll" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component"
Info: Instantiated megafunction "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdram_pll:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "5"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "5"
    Info: Parameter "clk1_phase_shift" = "-3000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "24000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "control_interface" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "Sdram_WR_FIFO" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1"
Info: Elaborating entity "dcfifo" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info: Instantiated megafunction "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_21m1.tdf
    Info: Found entity 1: dcfifo_21m1
Info: Elaborating entity "dcfifo_21m1" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info: Found entity 1: a_gray2bin_kdb
Info: Elaborating entity "a_gray2bin_kdb" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info: Found entity 1: a_graycounter_o96
Info: Elaborating entity "a_graycounter_o96" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info: Found entity 1: a_graycounter_fgc
Info: Elaborating entity "a_graycounter_fgc" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info: Found entity 1: a_graycounter_egc
Info: Elaborating entity "a_graycounter_egc" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|a_graycounter_egc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info: Found entity 1: altsyncram_1l81
Info: Elaborating entity "altsyncram_1l81" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info: Found entity 1: altsyncram_drg1
Info: Elaborating entity "altsyncram_drg1" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info: Found entity 1: dffpipe_ngh
Info: Elaborating entity "dffpipe_ngh" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_ngh:rdaclr"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info: Found entity 1: dffpipe_kec
Info: Elaborating entity "dffpipe_kec" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info: Found entity 1: alt_synch_pipe_rdb
Info: Elaborating entity "alt_synch_pipe_rdb" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info: Found entity 1: cmpr_536
Info: Elaborating entity "cmpr_536" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|cmpr_536:rdempty_eq_comp"
Info: Elaborating entity "Sdram_RD_FIFO" for hierarchy "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1"
Info: Elaborating entity "I2C_CCD_Config" for hierarchy "DE2_D5M:inst1|I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "DE2_D5M:inst1|I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)
Info: Elaborating entity "dec_7seg_b" for hierarchy "dec_7seg_b:inst7"
Info: Elaborating entity "colorChooser" for hierarchy "colorChooser:inst6"
Info: Elaborating entity "lpm_mux2" for hierarchy "colorChooser:inst6|lpm_mux2:inst16"
Info: Elaborating entity "lpm_mux" for hierarchy "colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "2"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "10"
    Info: Parameter "lpm_widths" = "1"
Info: Found 1 design units, including 1 entities, in source file db/mux_5oc.tdf
    Info: Found entity 1: mux_5oc
Info: Elaborating entity "mux_5oc" for hierarchy "colorChooser:inst6|lpm_mux2:inst16|lpm_mux:lpm_mux_component|mux_5oc:auto_generated"
Info: Elaborating entity "red_boundary" for hierarchy "red_boundary:inst5"
Info: Elaborating entity "lpm_mux1" for hierarchy "red_boundary:inst5|lpm_mux1:inst7"
Info: Elaborating entity "lpm_mux" for hierarchy "red_boundary:inst5|lpm_mux1:inst7|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "red_boundary:inst5|lpm_mux1:inst7|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "red_boundary:inst5|lpm_mux1:inst7|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "3"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_23e.tdf
    Info: Found entity 1: mux_23e
Info: Elaborating entity "mux_23e" for hierarchy "red_boundary:inst5|lpm_mux1:inst7|lpm_mux:lpm_mux_component|mux_23e:auto_generated"
Info: Elaborating entity "lpm_compare2" for hierarchy "red_boundary:inst5|lpm_compare2:inst14"
Info: Elaborating entity "lpm_compare" for hierarchy "red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component"
Info: Elaborated megafunction instantiation "red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component"
Info: Instantiated megafunction "red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component" with the following parameter:
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=YES"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_COMPARE"
    Info: Parameter "lpm_width" = "2"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_l7j.tdf
    Info: Found entity 1: cmpr_l7j
Info: Elaborating entity "cmpr_l7j" for hierarchy "red_boundary:inst5|lpm_compare2:inst14|lpm_compare:lpm_compare_component|cmpr_l7j:auto_generated"
Info: Elaborating entity "lpm_counter1" for hierarchy "red_boundary:inst5|lpm_counter1:inst12"
Info: Elaborating entity "lpm_counter" for hierarchy "red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component"
Info: Elaborated megafunction instantiation "red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component"
Info: Instantiated megafunction "red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_a3i.tdf
    Info: Found entity 1: cntr_a3i
Info: Elaborating entity "cntr_a3i" for hierarchy "red_boundary:inst5|lpm_counter1:inst12|lpm_counter:lpm_counter_component|cntr_a3i:auto_generated"
Info: Elaborating entity "lpm_compare1" for hierarchy "lpm_compare1:inst3"
Info: Elaborating entity "lpm_compare" for hierarchy "lpm_compare1:inst3|lpm_compare:lpm_compare_component"
Info: Elaborated megafunction instantiation "lpm_compare1:inst3|lpm_compare:lpm_compare_component"
Info: Instantiated megafunction "lpm_compare1:inst3|lpm_compare:lpm_compare_component" with the following parameter:
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_COMPARE"
    Info: Parameter "lpm_width" = "10"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_oig.tdf
    Info: Found entity 1: cmpr_oig
Info: Elaborating entity "cmpr_oig" for hierarchy "lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_oig:auto_generated"
Info: Elaborating entity "rgb2gray" for hierarchy "rgb2gray:inst"
Warning (10492): VHDL Process Statement warning at rgb2gray.vhd(35): signal "Gray_12bit" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
        Warning (14320): Synthesized away node "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
        Warning (14320): Synthesized away node "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
        Warning (14320): Synthesized away node "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "rgb2gray:inst|Div0"
Info: Elaborated megafunction instantiation "rgb2gray:inst|lpm_divide:Div0"
Info: Instantiated megafunction "rgb2gray:inst|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "12"
    Info: Parameter "LPM_WIDTHD" = "2"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf
    Info: Found entity 1: lpm_divide_aem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info: Found entity 1: sign_div_unsign_klh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info: Found entity 1: alt_u_div_a2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Warning: 15 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: The following nodes have both tri-state and non-tri-state drivers
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver.
    Warning: Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver.
Warning: The following bidir pins have no drivers
    Warning: Bidir "I2C_SDAT" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_0" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
    Warning: Bidir "GPIO_1" has no driver
Warning: The following tri-state nodes are fed by constants
    Warning: The pin "GPIO_1[19]" is fed by VCC
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: TRI or OPNDRN buffers permanently enabled
    Warning: Node "GPIO_1~synth"
    Warning: Node "GPIO_1~synth"
    Warning: Node "GPIO_1~synth"
    Warning: Node "GPIO_1~synth"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info: 35 registers lost all their fanouts during netlist optimizations. The first 35 are displayed below.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|mDATAOUT[15]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|Sdram_Control_8Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_21m1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|rClk[1]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|I2C_CCD_Config:u8|mSetup_ST~10" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[24]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[25]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[26]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[27]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[28]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[29]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[30]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Frame_Cont[31]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[9]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[10]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[11]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[12]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[13]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[14]" lost all its fanouts during netlist optimizations.
    Info: Register "DE2_D5M:inst1|CCD_Capture:u3|Y_Cont[15]" lost all its fanouts during netlist optimizations.
Warning: Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[8]"
Info: Implemented 2994 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 124 output pins
    Info: Implemented 89 bidirectional pins
    Info: Implemented 2607 logic cells
    Info: Implemented 148 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Mon Jul 13 12:56:34 2015
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:14


