--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf -ucf Main.ucf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 25 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 215 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.245ns.
--------------------------------------------------------------------------------

Paths for end point kb/LED_8 (SLICE_X13Y34.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_3 (FF)
  Destination:          kb/LED_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.209ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.254 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_3 to kb/LED_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.DQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_3
    SLICE_X15Y38.D2      net (fanout=1)        0.594   kb/previous_word<3>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.CMUX    Tilo                  0.313   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>21
    SLICE_X13Y34.A2      net (fanout=4)        0.620   kb/received_data[7]_LED[13]_select_31_OUT<1>2
    SLICE_X13Y34.CLK     Tas                   0.322   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<5>1
                                                       kb/LED_8
    -------------------------------------------------  ---------------------------
    Total                                      4.209ns (1.913ns logic, 2.296ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_1 (FF)
  Destination:          kb/LED_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.254 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_1 to kb/LED_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_1
    SLICE_X15Y38.D6      net (fanout=1)        0.279   kb/previous_word<1>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.CMUX    Tilo                  0.313   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>21
    SLICE_X13Y34.A2      net (fanout=4)        0.620   kb/received_data[7]_LED[13]_select_31_OUT<1>2
    SLICE_X13Y34.CLK     Tas                   0.322   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<5>1
                                                       kb/LED_8
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (1.913ns logic, 1.981ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_2 (FF)
  Destination:          kb/LED_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.825ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.254 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_2 to kb/LED_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.CQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_2
    SLICE_X15Y38.D5      net (fanout=1)        0.210   kb/previous_word<2>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.CMUX    Tilo                  0.313   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>21
    SLICE_X13Y34.A2      net (fanout=4)        0.620   kb/received_data[7]_LED[13]_select_31_OUT<1>2
    SLICE_X13Y34.CLK     Tas                   0.322   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<5>1
                                                       kb/LED_8
    -------------------------------------------------  ---------------------------
    Total                                      3.825ns (1.913ns logic, 1.912ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point kb/LED_5 (SLICE_X13Y34.B1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_3 (FF)
  Destination:          kb/LED_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.126ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.254 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_3 to kb/LED_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.DQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_3
    SLICE_X15Y38.D2      net (fanout=1)        0.594   kb/previous_word<3>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.C       Tilo                  0.259   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>31
    SLICE_X13Y34.B1      net (fanout=4)        0.591   kb/received_data[7]_LED[13]_select_31_OUT<10>3
    SLICE_X13Y34.CLK     Tas                   0.322   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<8>1
                                                       kb/LED_5
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (1.859ns logic, 2.267ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_1 (FF)
  Destination:          kb/LED_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.254 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_1 to kb/LED_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_1
    SLICE_X15Y38.D6      net (fanout=1)        0.279   kb/previous_word<1>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.C       Tilo                  0.259   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>31
    SLICE_X13Y34.B1      net (fanout=4)        0.591   kb/received_data[7]_LED[13]_select_31_OUT<10>3
    SLICE_X13Y34.CLK     Tas                   0.322   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<8>1
                                                       kb/LED_5
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (1.859ns logic, 1.952ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_2 (FF)
  Destination:          kb/LED_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.742ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.254 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_2 to kb/LED_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.CQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_2
    SLICE_X15Y38.D5      net (fanout=1)        0.210   kb/previous_word<2>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.C       Tilo                  0.259   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>31
    SLICE_X13Y34.B1      net (fanout=4)        0.591   kb/received_data[7]_LED[13]_select_31_OUT<10>3
    SLICE_X13Y34.CLK     Tas                   0.322   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<8>1
                                                       kb/LED_5
    -------------------------------------------------  ---------------------------
    Total                                      3.742ns (1.859ns logic, 1.883ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point kb/LED_12 (SLICE_X13Y35.C3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_3 (FF)
  Destination:          kb/LED_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.056ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.252 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_3 to kb/LED_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.DQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_3
    SLICE_X15Y38.D2      net (fanout=1)        0.594   kb/previous_word<3>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.CMUX    Tilo                  0.313   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>21
    SLICE_X13Y35.C3      net (fanout=4)        0.467   kb/received_data[7]_LED[13]_select_31_OUT<1>2
    SLICE_X13Y35.CLK     Tas                   0.322   kb/LED_12
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>1
                                                       kb/LED_12
    -------------------------------------------------  ---------------------------
    Total                                      4.056ns (1.913ns logic, 2.143ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_1 (FF)
  Destination:          kb/LED_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.741ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.252 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_1 to kb/LED_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.BQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_1
    SLICE_X15Y38.D6      net (fanout=1)        0.279   kb/previous_word<1>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.CMUX    Tilo                  0.313   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>21
    SLICE_X13Y35.C3      net (fanout=4)        0.467   kb/received_data[7]_LED[13]_select_31_OUT<1>2
    SLICE_X13Y35.CLK     Tas                   0.322   kb/LED_12
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>1
                                                       kb/LED_12
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (1.913ns logic, 1.828ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               kb/previous_word_2 (FF)
  Destination:          kb/LED_12 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.672ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.252 - 0.255)
  Source Clock:         gen_clk_BUFGP rising at 0.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: kb/previous_word_2 to kb/LED_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.CQ      Tcko                  0.447   kb/previous_word<3>
                                                       kb/previous_word_2
    SLICE_X15Y38.D5      net (fanout=1)        0.210   kb/previous_word<2>
    SLICE_X15Y38.D       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>_SW0
    SLICE_X15Y38.C6      net (fanout=1)        0.118   N3
    SLICE_X15Y38.C       Tilo                  0.259   N3
                                                       kb/previous_word[7]_PWR_11_o_equal_2_o<7>
    SLICE_X15Y35.D5      net (fanout=3)        0.572   kb/previous_word[7]_PWR_11_o_equal_2_o
    SLICE_X15Y35.DMUX    Tilo                  0.313   kb/received_data[7]_LED[13]_select_31_OUT<6>11
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>21
    SLICE_X13Y34.C5      net (fanout=3)        0.392   kb/received_data[7]_LED[13]_select_31_OUT<10>2
    SLICE_X13Y34.CMUX    Tilo                  0.313   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>21
    SLICE_X13Y35.C3      net (fanout=4)        0.467   kb/received_data[7]_LED[13]_select_31_OUT<1>2
    SLICE_X13Y35.CLK     Tas                   0.322   kb/LED_12
                                                       kb/received_data[7]_LED[13]_select_31_OUT<1>1
                                                       kb/LED_12
    -------------------------------------------------  ---------------------------
    Total                                      3.672ns (1.913ns logic, 1.759ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point kb/LED_9 (SLICE_X13Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb/LED_9 (FF)
  Destination:          kb/LED_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_clk_BUFGP rising at 40.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kb/LED_9 to kb/LED_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y34.DQ      Tcko                  0.198   kb/LED_9
                                                       kb/LED_9
    SLICE_X13Y34.D6      net (fanout=8)        0.034   kb/LED_9
    SLICE_X13Y34.CLK     Tah         (-Th)    -0.215   kb/LED_9
                                                       kb/received_data[7]_LED[13]_select_31_OUT<4>1
                                                       kb/LED_9
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point keyclk/divcounter_0 (SLICE_X18Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyclk/divcounter_0 (FF)
  Destination:          keyclk/divcounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_clk_BUFGP rising at 40.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: keyclk/divcounter_0 to keyclk/divcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.234   keyclk/divcounter_0
                                                       keyclk/divcounter_0
    SLICE_X18Y33.A6      net (fanout=2)        0.021   keyclk/divcounter_0
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.197   keyclk/divcounter_0
                                                       keyclk/Mcount_divcounter_0_xor<0>11_INV_0
                                                       keyclk/divcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.431ns logic, 0.021ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Paths for end point kb/LED_3 (SLICE_X15Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kb/LED_3 (FF)
  Destination:          kb/LED_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_clk_BUFGP rising at 40.000ns
  Destination Clock:    gen_clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: kb/LED_3 to kb/LED_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.AQ      Tcko                  0.198   kb/LED_7
                                                       kb/LED_3
    SLICE_X15Y34.A6      net (fanout=12)       0.042   kb/LED_3
    SLICE_X15Y34.CLK     Tah         (-Th)    -0.215   kb/LED_7
                                                       kb/received_data[7]_LED[13]_select_31_OUT<10>1
                                                       kb/LED_3
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: gen_clk_BUFGP/BUFG/I0
  Logical resource: gen_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: gen_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: kb/LED_2/CLK
  Logical resource: kb/LED_0/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: gen_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.595ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: kb/LED_2/CLK
  Logical resource: kb/LED_1/CK
  Location pin: SLICE_X14Y34.CLK
  Clock network: gen_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gen_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gen_clk        |    4.245|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 215 paths, 0 nets, and 64 connections

Design statistics:
   Minimum period:   4.245ns{1}   (Maximum frequency: 235.571MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 28 18:05:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



