
<!DOCTYPE HTML>

<html lang="en">

<head>
  <meta charset="utf-8">
  <title>3.17.41. SH Options - GCC 5 - W3cubDocs</title>
  
  <meta name="description" content=" These ‘-m’ options are defined for the SH implementations&#58; ">
  <meta name="keywords" content="sh, options, -, gcc, gcc~5">
  <meta name="HandheldFriendly" content="True">
  <meta name="MobileOptimized" content="320">
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="mobile-web-app-capable" content="yes">
  
  <link rel="canonical" href="http://docs.w3cub.com/gcc~5/sh-options/">
  <link href="/favicon.png" rel="icon">
  <link type="text/css" rel="stylesheet" href="/assets/application-50364fff564ce3b6327021805f3f00e2957b441cf27f576a7dd4ff63bbc47047.css">
  <script type="text/javascript" src="/assets/application-db64bfd54ceb42be11af7995804cf4902548419ceb79d509b0b7d62c22d98e6f.js"></script>
  <script src="/json/gcc~5.js"></script>
  
  <script type="text/javascript">
    var _gaq = _gaq || [];
    _gaq.push(['_setAccount', 'UA-71174418-1']);
    _gaq.push(['_trackPageview']);

    (function() {
      var ga = document.createElement('script'); ga.type = 'text/javascript'; ga.async = true;
      ga.src = ('https:' == document.location.protocol ? 'https://ssl' : 'http://www') + '.google-analytics.com/ga.js';
      var s = document.getElementsByTagName('script')[0]; s.parentNode.insertBefore(ga, s);
    })();
  </script>


</head>

<body>
	<div class="_app">
	<header class="_header">
  
  <form class="_search">
    <input type="search" class="_search-input" placeholder="Search&hellip;" autocomplete="off" autocapitalize="off" autocorrect="off" spellcheck="false" maxlength="20">
    <a class="_search-clear"></a>
    <div class="_search-tag"></div>
  </form>
  
  <a class="_home-link" href="/" ></a>
  <a class="_menu-link"></a>
  <h1 class="_logo">
    <a href="/" class="_nav-link" title="API Documentation Browser">W3cubDocs</a>
  </h1>
  
  <span class="_logo-sub-nav">/</span><span class="_logo-sub-nav"><a href="/gcc~5/" class="_nav-link" title="" style="margin-left:0;">GCC 5</a></span>
  
  <nav class="_nav">
    <a href="/app/" class="_nav-link ">App</a>
    <a href="/about/" class="_nav-link ">About</a>
  </nav>
</header>
	<section class="_sidebar">
		<div class="_list">
			
		</div>
	</section>
	<section class="_container ">
		<div class="_content">
			<div class="_page _gnu">
				
<h1 class="subsection" id="SH-Options">3.17.41 SH Options</h1> <p>These ‘<code>-m</code>’ options are defined for the SH implementations: </p>
<dl> <dt><code>-m1</code></dt>
<dd>
Generate code for the SH1. </dd>
<dt><code>-m2</code></dt>
<dd>
Generate code for the SH2. </dd>
<dt><code>-m2e</code></dt>
<dd>Generate code for the SH2e. </dd>
<dt><code>-m2a-nofpu</code></dt>
<dd>
Generate code for the SH2a without FPU, or for a SH2a-FPU in such a way that the floating-point unit is not used. </dd>
<dt><code>-m2a-single-only</code></dt>
<dd>
Generate code for the SH2a-FPU, in such a way that no double-precision floating-point operations are used. </dd>
<dt><code>-m2a-single</code></dt>
<dd>
Generate code for the SH2a-FPU assuming the floating-point unit is in single-precision mode by default. </dd>
<dt><code>-m2a</code></dt>
<dd>
Generate code for the SH2a-FPU assuming the floating-point unit is in double-precision mode by default. </dd>
<dt><code>-m3</code></dt>
<dd>
Generate code for the SH3. </dd>
<dt><code>-m3e</code></dt>
<dd>
Generate code for the SH3e. </dd>
<dt><code>-m4-nofpu</code></dt>
<dd>
Generate code for the SH4 without a floating-point unit. </dd>
<dt><code>-m4-single-only</code></dt>
<dd>
Generate code for the SH4 with a floating-point unit that only supports single-precision arithmetic. </dd>
<dt><code>-m4-single</code></dt>
<dd>
Generate code for the SH4 assuming the floating-point unit is in single-precision mode by default. </dd>
<dt><code>-m4</code></dt>
<dd>
Generate code for the SH4. </dd>
<dt><code>-m4-100</code></dt>
<dd>
Generate code for SH4-100. </dd>
<dt><code>-m4-100-nofpu</code></dt>
<dd>
Generate code for SH4-100 in such a way that the floating-point unit is not used. </dd>
<dt><code>-m4-100-single</code></dt>
<dd>
Generate code for SH4-100 assuming the floating-point unit is in single-precision mode by default. </dd>
<dt><code>-m4-100-single-only</code></dt>
<dd>
Generate code for SH4-100 in such a way that no double-precision floating-point operations are used. </dd>
<dt><code>-m4-200</code></dt>
<dd>
Generate code for SH4-200. </dd>
<dt><code>-m4-200-nofpu</code></dt>
<dd>
Generate code for SH4-200 without in such a way that the floating-point unit is not used. </dd>
<dt><code>-m4-200-single</code></dt>
<dd>
Generate code for SH4-200 assuming the floating-point unit is in single-precision mode by default. </dd>
<dt><code>-m4-200-single-only</code></dt>
<dd>
Generate code for SH4-200 in such a way that no double-precision floating-point operations are used. </dd>
<dt><code>-m4-300</code></dt>
<dd>
Generate code for SH4-300. </dd>
<dt><code>-m4-300-nofpu</code></dt>
<dd>
Generate code for SH4-300 without in such a way that the floating-point unit is not used. </dd>
<dt><code>-m4-300-single</code></dt>
<dd>
Generate code for SH4-300 in such a way that no double-precision floating-point operations are used. </dd>
<dt><code>-m4-300-single-only</code></dt>
<dd>
Generate code for SH4-300 in such a way that no double-precision floating-point operations are used. </dd>
<dt><code>-m4-340</code></dt>
<dd>
Generate code for SH4-340 (no MMU, no FPU). </dd>
<dt><code>-m4-500</code></dt>
<dd>
Generate code for SH4-500 (no FPU). Passes <code>-isa=sh4-nofpu</code> to the assembler. </dd>
<dt><code>-m4a-nofpu</code></dt>
<dd>
Generate code for the SH4al-dsp, or for a SH4a in such a way that the floating-point unit is not used. </dd>
<dt><code>-m4a-single-only</code></dt>
<dd>
Generate code for the SH4a, in such a way that no double-precision floating-point operations are used. </dd>
<dt><code>-m4a-single</code></dt>
<dd>
Generate code for the SH4a assuming the floating-point unit is in single-precision mode by default. </dd>
<dt><code>-m4a</code></dt>
<dd>
Generate code for the SH4a. </dd>
<dt><code>-m4al</code></dt>
<dd>
Same as <code>-m4a-nofpu</code>, except that it implicitly passes <code>-dsp</code> to the assembler. GCC doesn't generate any DSP instructions at the moment. </dd>
<dt><code>-m5-32media</code></dt>
<dd>
Generate 32-bit code for SHmedia. </dd>
<dt><code>-m5-32media-nofpu</code></dt>
<dd>
Generate 32-bit code for SHmedia in such a way that the floating-point unit is not used. </dd>
<dt><code>-m5-64media</code></dt>
<dd>
Generate 64-bit code for SHmedia. </dd>
<dt><code>-m5-64media-nofpu</code></dt>
<dd>
Generate 64-bit code for SHmedia in such a way that the floating-point unit is not used. </dd>
<dt><code>-m5-compact</code></dt>
<dd>
Generate code for SHcompact. </dd>
<dt><code>-m5-compact-nofpu</code></dt>
<dd>
Generate code for SHcompact in such a way that the floating-point unit is not used. </dd>
<dt><code>-mb</code></dt>
<dd>
Compile code for the processor in big-endian mode. </dd>
<dt><code>-ml</code></dt>
<dd>
Compile code for the processor in little-endian mode. </dd>
<dt><code>-mdalign</code></dt>
<dd>
Align doubles at 64-bit boundaries. Note that this changes the calling conventions, and thus some functions from the standard C library do not work unless you recompile it first with <code>-mdalign</code>. </dd>
<dt><code>-mrelax</code></dt>
<dd>
Shorten some address references at link time, when possible; uses the linker option <code>-relax</code>. </dd>
<dt><code>-mbigtable</code></dt>
<dd>
Use 32-bit offsets in <code>switch</code> tables. The default is to use 16-bit offsets. </dd>
<dt><code>-mbitops</code></dt>
<dd>
Enable the use of bit manipulation instructions on SH2A. </dd>
<dt><code>-mfmovd</code></dt>
<dd>
Enable the use of the instruction <code>fmovd</code>. Check <code>-mdalign</code> for alignment constraints. </dd>
<dt><code>-mrenesas</code></dt>
<dd>
Comply with the calling conventions defined by Renesas. </dd>
<dt><code>-mno-renesas</code></dt>
<dd>
Comply with the calling conventions defined for GCC before the Renesas conventions were available. This option is the default for all targets of the SH toolchain. </dd>
<dt><code>-mnomacsave</code></dt>
<dd>
Mark the <code>MAC</code> register as call-clobbered, even if <code>-mrenesas</code> is given. </dd>
<dt>
<code>-mieee</code><dt><code>-mno-ieee</code></dt>
</dt>
<dd>
Control the IEEE compliance of floating-point comparisons, which affects the handling of cases where the result of a comparison is unordered. By default <code>-mieee</code> is implicitly enabled. If <code>-ffinite-math-only</code> is enabled <code>-mno-ieee</code> is implicitly set, which results in faster floating-point greater-equal and less-equal comparisons. The implcit settings can be overridden by specifying either <code>-mieee</code> or <code>-mno-ieee</code>. </dd>
<dt><code>-minline-ic_invalidate</code></dt>
<dd>
Inline code to invalidate instruction cache entries after setting up nested function trampolines. This option has no effect if <code>-musermode</code> is in effect and the selected code generation option (e.g. <code>-m4</code>) does not allow the use of the <code>icbi</code> instruction. If the selected code generation option does not allow the use of the <code>icbi</code> instruction, and <code>-musermode</code> is not in effect, the inlined code manipulates the instruction cache address array directly with an associative write. This not only requires privileged mode at run time, but it also fails if the cache line had been mapped via the TLB and has become unmapped. </dd>
<dt><code>-misize</code></dt>
<dd>
Dump instruction size and location in the assembly code. </dd>
<dt><code>-mpadstruct</code></dt>
<dd>
This option is deprecated. It pads structures to multiple of 4 bytes, which is incompatible with the SH ABI. </dd>
<dt>
<code>-matomic-model=</code><var>model</var>
</dt>
<dd>
Sets the model of atomic operations and additional parameters as a comma separated list. For details on the atomic built-in functions see <a href="../_005f_005fatomic-builtins/#g_t_005f_005fatomic-Builtins">__atomic Builtins</a>. The following models and parameters are supported: <dl> <dt>‘<code>none</code>’</dt>
<dd>Disable compiler generated atomic sequences and emit library calls for atomic operations. This is the default if the target is not <code>sh*-*-linux*</code>. </dd>
<dt>‘<code>soft-gusa</code>’</dt>
<dd>Generate GNU/Linux compatible gUSA software atomic sequences for the atomic built-in functions. The generated atomic sequences require additional support from the interrupt/exception handling code of the system and are only suitable for SH3* and SH4* single-core systems. This option is enabled by default when the target is <code>sh*-*-linux*</code> and SH3* or SH4*. When the target is SH4A, this option also partially utilizes the hardware atomic instructions <code>movli.l</code> and <code>movco.l</code> to create more efficient code, unless ‘<code>strict</code>’ is specified. </dd>
<dt>‘<code>soft-tcb</code>’</dt>
<dd>Generate software atomic sequences that use a variable in the thread control block. This is a variation of the gUSA sequences which can also be used on SH1* and SH2* targets. The generated atomic sequences require additional support from the interrupt/exception handling code of the system and are only suitable for single-core systems. When using this model, the ‘<code>gbr-offset=</code>’ parameter has to be specified as well. </dd>
<dt>‘<code>soft-imask</code>’</dt>
<dd>Generate software atomic sequences that temporarily disable interrupts by setting <code>SR.IMASK = 1111</code>. This model works only when the program runs in privileged mode and is only suitable for single-core systems. Additional support from the interrupt/exception handling code of the system is not required. This model is enabled by default when the target is <code>sh*-*-linux*</code> and SH1* or SH2*. </dd>
<dt>‘<code>hard-llcs</code>’</dt>
<dd>Generate hardware atomic sequences using the <code>movli.l</code> and <code>movco.l</code> instructions only. This is only available on SH4A and is suitable for multi-core systems. Since the hardware instructions support only 32 bit atomic variables access to 8 or 16 bit variables is emulated with 32 bit accesses. Code compiled with this option is also compatible with other software atomic model interrupt/exception handling systems if executed on an SH4A system. Additional support from the interrupt/exception handling code of the system is not required for this model. </dd>
<dt>‘<code>gbr-offset=</code>’</dt>
<dd>This parameter specifies the offset in bytes of the variable in the thread control block structure that should be used by the generated atomic sequences when the ‘<code>soft-tcb</code>’ model has been selected. For other models this parameter is ignored. The specified value must be an integer multiple of four and in the range 0-1020. </dd>
<dt>‘<code>strict</code>’</dt>
<dd>This parameter prevents mixed usage of multiple atomic models, even if they are compatible, and makes the compiler generate atomic sequences of the specified model only. </dd>
</dl> </dd>
<dt><code>-mtas</code></dt>
<dd>
Generate the <code>tas.b</code> opcode for <code>__atomic_test_and_set</code>. Notice that depending on the particular hardware and software configuration this can degrade overall performance due to the operand cache line flushes that are implied by the <code>tas.b</code> instruction. On multi-core SH4A processors the <code>tas.b</code> instruction must be used with caution since it can result in data corruption for certain cache configurations. </dd>
<dt><code>-mprefergot</code></dt>
<dd>
When generating position-independent code, emit function calls using the Global Offset Table instead of the Procedure Linkage Table. </dd>
<dt>
<code>-musermode</code><dt><code>-mno-usermode</code></dt>
</dt>
<dd>
Don't allow (allow) the compiler generating privileged mode code. Specifying <code>-musermode</code> also implies <code>-mno-inline-ic_invalidate</code> if the inlined code would not work in user mode. <code>-musermode</code> is the default when the target is <code>sh*-*-linux*</code>. If the target is SH1* or SH2* <code>-musermode</code> has no effect, since there is no user mode. </dd>
<dt>
<code>-multcost=</code><var>number</var>
</dt>
<dd>
Set the cost to assume for a multiply insn. </dd>
<dt>
<code>-mdiv=</code><var>strategy</var>
</dt>
<dd>
Set the division strategy to be used for integer division operations. For SHmedia <var>strategy</var> can be one of: <dl> <dt>‘<code>fp</code>’</dt>
<dd>Performs the operation in floating point. This has a very high latency, but needs only a few instructions, so it might be a good choice if your code has enough easily-exploitable ILP to allow the compiler to schedule the floating-point instructions together with other instructions. Division by zero causes a floating-point exception. </dd>
<dt>‘<code>inv</code>’</dt>
<dd>Uses integer operations to calculate the inverse of the divisor, and then multiplies the dividend with the inverse. This strategy allows CSE and hoisting of the inverse calculation. Division by zero calculates an unspecified result, but does not trap. </dd>
<dt>‘<code>inv:minlat</code>’</dt>
<dd>A variant of ‘<code>inv</code>’ where, if no CSE or hoisting opportunities have been found, or if the entire operation has been hoisted to the same place, the last stages of the inverse calculation are intertwined with the final multiply to reduce the overall latency, at the expense of using a few more instructions, and thus offering fewer scheduling opportunities with other code. </dd>
<dt>‘<code>call</code>’</dt>
<dd>Calls a library function that usually implements the ‘<code>inv:minlat</code>’ strategy. This gives high code density for <code>m5-*media-nofpu</code> compilations. </dd>
<dt>‘<code>call2</code>’</dt>
<dd>Uses a different entry point of the same library function, where it assumes that a pointer to a lookup table has already been set up, which exposes the pointer load to CSE and code hoisting optimizations. </dd>
<dt>‘<code>inv:call</code>’<dt>‘<code>inv:call2</code>’<dt>‘<code>inv:fp</code>’</dt>
</dt>
</dt>
<dd>Use the ‘<code>inv</code>’ algorithm for initial code generation, but if the code stays unoptimized, revert to the ‘<code>call</code>’, ‘<code>call2</code>’, or ‘<code>fp</code>’ strategies, respectively. Note that the potentially-trapping side effect of division by zero is carried by a separate instruction, so it is possible that all the integer instructions are hoisted out, but the marker for the side effect stays where it is. A recombination to floating-point operations or a call is not possible in that case. </dd>
<dt>‘<code>inv20u</code>’<dt>‘<code>inv20l</code>’</dt>
</dt>
<dd>Variants of the ‘<code>inv:minlat</code>’ strategy. In the case that the inverse calculation is not separated from the multiply, they speed up division where the dividend fits into 20 bits (plus sign where applicable) by inserting a test to skip a number of operations in this case; this test slows down the case of larger dividends. ‘<code>inv20u</code>’ assumes the case of a such a small dividend to be unlikely, and ‘<code>inv20l</code>’ assumes it to be likely. </dd>
</dl> <p>For targets other than SHmedia <var>strategy</var> can be one of: </p>
<dl> <dt>‘<code>call-div1</code>’</dt>
<dd>Calls a library function that uses the single-step division instruction <code>div1</code> to perform the operation. Division by zero calculates an unspecified result and does not trap. This is the default except for SH4, SH2A and SHcompact. </dd>
<dt>‘<code>call-fp</code>’</dt>
<dd>Calls a library function that performs the operation in double precision floating point. Division by zero causes a floating-point exception. This is the default for SHcompact with FPU. Specifying this for targets that do not have a double precision FPU defaults to <code>call-div1</code>. </dd>
<dt>‘<code>call-table</code>’</dt>
<dd>Calls a library function that uses a lookup table for small divisors and the <code>div1</code> instruction with case distinction for larger divisors. Division by zero calculates an unspecified result and does not trap. This is the default for SH4. Specifying this for targets that do not have dynamic shift instructions defaults to <code>call-div1</code>. </dd>
</dl> <p>When a division strategy has not been specified the default strategy is selected based on the current target. For SH2A the default strategy is to use the <code>divs</code> and <code>divu</code> instructions instead of library function calls. </p>
</dd>
<dt><code>-maccumulate-outgoing-args</code></dt>
<dd>
Reserve space once for outgoing arguments in the function prologue rather than around each call. Generally beneficial for performance and size. Also needed for unwinding to avoid changing the stack frame around conditional code. </dd>
<dt>
<code>-mdivsi3_libfunc=</code><var>name</var>
</dt>
<dd>
Set the name of the library function used for 32-bit signed division to <var>name</var>. This only affects the name used in the ‘<code>call</code>’ and ‘<code>inv:call</code>’ division strategies, and the compiler still expects the same sets of input/output/clobbered registers as if this option were not present. </dd>
<dt>
<code>-mfixed-range=</code><var>register-range</var>
</dt>
<dd>
Generate code treating the given register range as fixed registers. A fixed register is one that the register allocator can not use. This is useful when compiling kernel code. A register range is specified as two registers separated by a dash. Multiple register ranges can be specified separated by a comma. </dd>
<dt><code>-mindexed-addressing</code></dt>
<dd>
Enable the use of the indexed addressing mode for SHmedia32/SHcompact. This is only safe if the hardware and/or OS implement 32-bit wrap-around semantics for the indexed addressing mode. The architecture allows the implementation of processors with 64-bit MMU, which the OS could use to get 32-bit addressing, but since no current hardware implementation supports this or any other way to make the indexed addressing mode safe to use in the 32-bit ABI, the default is <code>-mno-indexed-addressing</code>. </dd>
<dt>
<code>-mgettrcost=</code><var>number</var>
</dt>
<dd>
Set the cost assumed for the <code>gettr</code> instruction to <var>number</var>. The default is 2 if <code>-mpt-fixed</code> is in effect, 100 otherwise. </dd>
<dt><code>-mpt-fixed</code></dt>
<dd>
Assume <code>pt*</code> instructions won't trap. This generally generates better-scheduled code, but is unsafe on current hardware. The current architecture definition says that <code>ptabs</code> and <code>ptrel</code> trap when the target anded with 3 is 3. This has the unintentional effect of making it unsafe to schedule these instructions before a branch, or hoist them out of a loop. For example, <code>__do_global_ctors</code>, a part of <code>libgcc</code> that runs constructors at program startup, calls functions in a list which is delimited by −1. With the <code>-mpt-fixed</code> option, the <code>ptabs</code> is done before testing against −1. That means that all the constructors run a bit more quickly, but when the loop comes to the end of the list, the program crashes because <code>ptabs</code> loads −1 into a target register. <p>Since this option is unsafe for any hardware implementing the current architecture specification, the default is <code>-mno-pt-fixed</code>. Unless specified explicitly with <code>-mgettrcost</code>, <code>-mno-pt-fixed</code> also implies <code>-mgettrcost=100</code>; this deters register allocation from using target registers for storing ordinary integers. </p>
</dd>
<dt><code>-minvalid-symbols</code></dt>
<dd>
Assume symbols might be invalid. Ordinary function symbols generated by the compiler are always valid to load with <code>movi</code>/<code>shori</code>/<code>ptabs</code> or <code>movi</code>/<code>shori</code>/<code>ptrel</code>, but with assembler and/or linker tricks it is possible to generate symbols that cause <code>ptabs</code> or <code>ptrel</code> to trap. This option is only meaningful when <code>-mno-pt-fixed</code> is in effect. It prevents cross-basic-block CSE, hoisting and most scheduling of symbol loads. The default is <code>-mno-invalid-symbols</code>. </dd>
<dt>
<code>-mbranch-cost=</code><var>num</var>
</dt>
<dd>
Assume <var>num</var> to be the cost for a branch instruction. Higher numbers make the compiler try to generate more branch-free code if possible. If not specified the value is selected depending on the processor type that is being compiled for. </dd>
<dt>
<code>-mzdcbranch</code><dt><code>-mno-zdcbranch</code></dt>
</dt>
<dd>
Assume (do not assume) that zero displacement conditional branch instructions <code>bt</code> and <code>bf</code> are fast. If <code>-mzdcbranch</code> is specified, the compiler prefers zero displacement branch code sequences. This is enabled by default when generating code for SH4 and SH4A. It can be explicitly disabled by specifying <code>-mno-zdcbranch</code>. </dd>
<dt><code>-mcbranch-force-delay-slot</code></dt>
<dd>
Force the usage of delay slots for conditional branches, which stuffs the delay slot with a <code>nop</code> if a suitable instruction can't be found. By default this option is disabled. It can be enabled to work around hardware bugs as found in the original SH7055. </dd>
<dt>
<code>-mfused-madd</code><dt><code>-mno-fused-madd</code></dt>
</dt>
<dd>
Generate code that uses (does not use) the floating-point multiply and accumulate instructions. These instructions are generated by default if hardware floating point is used. The machine-dependent <code>-mfused-madd</code> option is now mapped to the machine-independent <code>-ffp-contract=fast</code> option, and <code>-mno-fused-madd</code> is mapped to <code>-ffp-contract=off</code>. </dd>
<dt>
<code>-mfsca</code><dt><code>-mno-fsca</code></dt>
</dt>
<dd>
Allow or disallow the compiler to emit the <code>fsca</code> instruction for sine and cosine approximations. The option <code>-mfsca</code> must be used in combination with <code>-funsafe-math-optimizations</code>. It is enabled by default when generating code for SH4A. Using <code>-mno-fsca</code> disables sine and cosine approximations even if <code>-funsafe-math-optimizations</code> is in effect. </dd>
<dt>
<code>-mfsrra</code><dt><code>-mno-fsrra</code></dt>
</dt>
<dd>
Allow or disallow the compiler to emit the <code>fsrra</code> instruction for reciprocal square root approximations. The option <code>-mfsrra</code> must be used in combination with <code>-funsafe-math-optimizations</code> and <code>-ffinite-math-only</code>. It is enabled by default when generating code for SH4A. Using <code>-mno-fsrra</code> disables reciprocal square root approximations even if <code>-funsafe-math-optimizations</code> and <code>-ffinite-math-only</code> are in effect. </dd>
<dt><code>-mpretend-cmove</code></dt>
<dd>
Prefer zero-displacement conditional branches for conditional move instruction patterns. This can result in faster code on the SH4 processor. </dd>
</dl>
<div class="_attribution">
  <p class="_attribution-p">
    © Free Software Foundation<br>Licensed under the GNU Free Documentation License, Version 1.3.<br>
    <a href="https://gcc.gnu.org/onlinedocs/gcc-5.4.0/gcc/SH-Options.html" class="_attribution-link" target="_blank">https://gcc.gnu.org/onlinedocs/gcc-5.4.0/gcc/SH-Options.html</a>
  </p>
</div>

			</div>
		</div>
	</section>

	</div>
</body>
</html>
