#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* H1 */
H1__0__DM__MASK EQU 0xE00000
H1__0__DM__SHIFT EQU 21
H1__0__DR EQU CYREG_PRT3_DR
H1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
H1__0__HSIOM_MASK EQU 0xF0000000
H1__0__HSIOM_SHIFT EQU 28
H1__0__INTCFG EQU CYREG_PRT3_INTCFG
H1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
H1__0__MASK EQU 0x80
H1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
H1__0__OUT_SEL_SHIFT EQU 14
H1__0__OUT_SEL_VAL EQU 2
H1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H1__0__PC EQU CYREG_PRT3_PC
H1__0__PC2 EQU CYREG_PRT3_PC2
H1__0__PORT EQU 3
H1__0__PS EQU CYREG_PRT3_PS
H1__0__SHIFT EQU 7
H1__DR EQU CYREG_PRT3_DR
H1__INTCFG EQU CYREG_PRT3_INTCFG
H1__INTSTAT EQU CYREG_PRT3_INTSTAT
H1__MASK EQU 0x80
H1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H1__PC EQU CYREG_PRT3_PC
H1__PC2 EQU CYREG_PRT3_PC2
H1__PORT EQU 3
H1__PS EQU CYREG_PRT3_PS
H1__SHIFT EQU 7

/* H2 */
H2__0__DM__MASK EQU 0x38000
H2__0__DM__SHIFT EQU 15
H2__0__DR EQU CYREG_PRT3_DR
H2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
H2__0__HSIOM_MASK EQU 0x00F00000
H2__0__HSIOM_SHIFT EQU 20
H2__0__INTCFG EQU CYREG_PRT3_INTCFG
H2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
H2__0__MASK EQU 0x20
H2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
H2__0__OUT_SEL_SHIFT EQU 10
H2__0__OUT_SEL_VAL EQU 3
H2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H2__0__PC EQU CYREG_PRT3_PC
H2__0__PC2 EQU CYREG_PRT3_PC2
H2__0__PORT EQU 3
H2__0__PS EQU CYREG_PRT3_PS
H2__0__SHIFT EQU 5
H2__DR EQU CYREG_PRT3_DR
H2__INTCFG EQU CYREG_PRT3_INTCFG
H2__INTSTAT EQU CYREG_PRT3_INTSTAT
H2__MASK EQU 0x20
H2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H2__PC EQU CYREG_PRT3_PC
H2__PC2 EQU CYREG_PRT3_PC2
H2__PORT EQU 3
H2__PS EQU CYREG_PRT3_PS
H2__SHIFT EQU 5

/* H3 */
H3__0__DM__MASK EQU 0x38
H3__0__DM__SHIFT EQU 3
H3__0__DR EQU CYREG_PRT3_DR
H3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
H3__0__HSIOM_MASK EQU 0x000000F0
H3__0__HSIOM_SHIFT EQU 4
H3__0__INTCFG EQU CYREG_PRT3_INTCFG
H3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
H3__0__MASK EQU 0x02
H3__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
H3__0__OUT_SEL_SHIFT EQU 2
H3__0__OUT_SEL_VAL EQU 0
H3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H3__0__PC EQU CYREG_PRT3_PC
H3__0__PC2 EQU CYREG_PRT3_PC2
H3__0__PORT EQU 3
H3__0__PS EQU CYREG_PRT3_PS
H3__0__SHIFT EQU 1
H3__DR EQU CYREG_PRT3_DR
H3__INTCFG EQU CYREG_PRT3_INTCFG
H3__INTSTAT EQU CYREG_PRT3_INTSTAT
H3__MASK EQU 0x02
H3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
H3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
H3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
H3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
H3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
H3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
H3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
H3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
H3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
H3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
H3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
H3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
H3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
H3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
H3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
H3__PC EQU CYREG_PRT3_PC
H3__PC2 EQU CYREG_PRT3_PC2
H3__PORT EQU 3
H3__PS EQU CYREG_PRT3_PS
H3__SHIFT EQU 1

/* L1 */
L1__0__DM__MASK EQU 0x1C0000
L1__0__DM__SHIFT EQU 18
L1__0__DR EQU CYREG_PRT3_DR
L1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L1__0__HSIOM_MASK EQU 0x0F000000
L1__0__HSIOM_SHIFT EQU 24
L1__0__INTCFG EQU CYREG_PRT3_INTCFG
L1__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L1__0__MASK EQU 0x40
L1__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
L1__0__OUT_SEL_SHIFT EQU 12
L1__0__OUT_SEL_VAL EQU 1
L1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L1__0__PC EQU CYREG_PRT3_PC
L1__0__PC2 EQU CYREG_PRT3_PC2
L1__0__PORT EQU 3
L1__0__PS EQU CYREG_PRT3_PS
L1__0__SHIFT EQU 6
L1__DR EQU CYREG_PRT3_DR
L1__INTCFG EQU CYREG_PRT3_INTCFG
L1__INTSTAT EQU CYREG_PRT3_INTSTAT
L1__MASK EQU 0x40
L1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L1__PC EQU CYREG_PRT3_PC
L1__PC2 EQU CYREG_PRT3_PC2
L1__PORT EQU 3
L1__PS EQU CYREG_PRT3_PS
L1__SHIFT EQU 6

/* L2 */
L2__0__DM__MASK EQU 0x7000
L2__0__DM__SHIFT EQU 12
L2__0__DR EQU CYREG_PRT3_DR
L2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L2__0__HSIOM_MASK EQU 0x000F0000
L2__0__HSIOM_SHIFT EQU 16
L2__0__INTCFG EQU CYREG_PRT3_INTCFG
L2__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L2__0__MASK EQU 0x10
L2__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
L2__0__OUT_SEL_SHIFT EQU 8
L2__0__OUT_SEL_VAL EQU 0
L2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L2__0__PC EQU CYREG_PRT3_PC
L2__0__PC2 EQU CYREG_PRT3_PC2
L2__0__PORT EQU 3
L2__0__PS EQU CYREG_PRT3_PS
L2__0__SHIFT EQU 4
L2__DR EQU CYREG_PRT3_DR
L2__INTCFG EQU CYREG_PRT3_INTCFG
L2__INTSTAT EQU CYREG_PRT3_INTSTAT
L2__MASK EQU 0x10
L2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L2__PC EQU CYREG_PRT3_PC
L2__PC2 EQU CYREG_PRT3_PC2
L2__PORT EQU 3
L2__PS EQU CYREG_PRT3_PS
L2__SHIFT EQU 4

/* L3 */
L3__0__DM__MASK EQU 0x07
L3__0__DM__SHIFT EQU 0
L3__0__DR EQU CYREG_PRT3_DR
L3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
L3__0__HSIOM_MASK EQU 0x0000000F
L3__0__HSIOM_SHIFT EQU 0
L3__0__INTCFG EQU CYREG_PRT3_INTCFG
L3__0__INTSTAT EQU CYREG_PRT3_INTSTAT
L3__0__MASK EQU 0x01
L3__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
L3__0__OUT_SEL_SHIFT EQU 0
L3__0__OUT_SEL_VAL EQU 2
L3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L3__0__PC EQU CYREG_PRT3_PC
L3__0__PC2 EQU CYREG_PRT3_PC2
L3__0__PORT EQU 3
L3__0__PS EQU CYREG_PRT3_PS
L3__0__SHIFT EQU 0
L3__DR EQU CYREG_PRT3_DR
L3__INTCFG EQU CYREG_PRT3_INTCFG
L3__INTSTAT EQU CYREG_PRT3_INTSTAT
L3__MASK EQU 0x01
L3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
L3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
L3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
L3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
L3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
L3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
L3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
L3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
L3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
L3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
L3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
L3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
L3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
L3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
L3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
L3__PC EQU CYREG_PRT3_PC
L3__PC2 EQU CYREG_PRT3_PC2
L3__PORT EQU 3
L3__PS EQU CYREG_PRT3_PS
L3__SHIFT EQU 0

/* CS1 */
CS1__0__DM__MASK EQU 0x07
CS1__0__DM__SHIFT EQU 0
CS1__0__DR EQU CYREG_PRT1_DR
CS1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CS1__0__HSIOM_MASK EQU 0x0000000F
CS1__0__HSIOM_SHIFT EQU 0
CS1__0__INTCFG EQU CYREG_PRT1_INTCFG
CS1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CS1__0__MASK EQU 0x01
CS1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
CS1__0__OUT_SEL_SHIFT EQU 0
CS1__0__OUT_SEL_VAL EQU 3
CS1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CS1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CS1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CS1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CS1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CS1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CS1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CS1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CS1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CS1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CS1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CS1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CS1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CS1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CS1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CS1__0__PC EQU CYREG_PRT1_PC
CS1__0__PC2 EQU CYREG_PRT1_PC2
CS1__0__PORT EQU 1
CS1__0__PS EQU CYREG_PRT1_PS
CS1__0__SHIFT EQU 0
CS1__DR EQU CYREG_PRT1_DR
CS1__INTCFG EQU CYREG_PRT1_INTCFG
CS1__INTSTAT EQU CYREG_PRT1_INTSTAT
CS1__MASK EQU 0x01
CS1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CS1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CS1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CS1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CS1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CS1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CS1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CS1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CS1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CS1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CS1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CS1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CS1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CS1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CS1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CS1__PC EQU CYREG_PRT1_PC
CS1__PC2 EQU CYREG_PRT1_PC2
CS1__PORT EQU 1
CS1__PS EQU CYREG_PRT1_PS
CS1__SHIFT EQU 0

/* CS2 */
CS2__0__DM__MASK EQU 0x38
CS2__0__DM__SHIFT EQU 3
CS2__0__DR EQU CYREG_PRT1_DR
CS2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CS2__0__HSIOM_MASK EQU 0x000000F0
CS2__0__HSIOM_SHIFT EQU 4
CS2__0__INTCFG EQU CYREG_PRT1_INTCFG
CS2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CS2__0__MASK EQU 0x02
CS2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
CS2__0__OUT_SEL_SHIFT EQU 2
CS2__0__OUT_SEL_VAL EQU 3
CS2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CS2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CS2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CS2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CS2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CS2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CS2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CS2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CS2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CS2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CS2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CS2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CS2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CS2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CS2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CS2__0__PC EQU CYREG_PRT1_PC
CS2__0__PC2 EQU CYREG_PRT1_PC2
CS2__0__PORT EQU 1
CS2__0__PS EQU CYREG_PRT1_PS
CS2__0__SHIFT EQU 1
CS2__DR EQU CYREG_PRT1_DR
CS2__INTCFG EQU CYREG_PRT1_INTCFG
CS2__INTSTAT EQU CYREG_PRT1_INTSTAT
CS2__MASK EQU 0x02
CS2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CS2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CS2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CS2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CS2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CS2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CS2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CS2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CS2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CS2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CS2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CS2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CS2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CS2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CS2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CS2__PC EQU CYREG_PRT1_PC
CS2__PC2 EQU CYREG_PRT1_PC2
CS2__PORT EQU 1
CS2__PS EQU CYREG_PRT1_PS
CS2__SHIFT EQU 1

/* CS3 */
CS3__0__DM__MASK EQU 0x1C0
CS3__0__DM__SHIFT EQU 6
CS3__0__DR EQU CYREG_PRT1_DR
CS3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
CS3__0__HSIOM_MASK EQU 0x00000F00
CS3__0__HSIOM_SHIFT EQU 8
CS3__0__INTCFG EQU CYREG_PRT1_INTCFG
CS3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
CS3__0__MASK EQU 0x04
CS3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
CS3__0__OUT_SEL_SHIFT EQU 4
CS3__0__OUT_SEL_VAL EQU 3
CS3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CS3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CS3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CS3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CS3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CS3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CS3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CS3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CS3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CS3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CS3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CS3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CS3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CS3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CS3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CS3__0__PC EQU CYREG_PRT1_PC
CS3__0__PC2 EQU CYREG_PRT1_PC2
CS3__0__PORT EQU 1
CS3__0__PS EQU CYREG_PRT1_PS
CS3__0__SHIFT EQU 2
CS3__DR EQU CYREG_PRT1_DR
CS3__INTCFG EQU CYREG_PRT1_INTCFG
CS3__INTSTAT EQU CYREG_PRT1_INTSTAT
CS3__MASK EQU 0x04
CS3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
CS3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
CS3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
CS3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
CS3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
CS3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
CS3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
CS3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
CS3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
CS3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
CS3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
CS3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
CS3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
CS3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
CS3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
CS3__PC EQU CYREG_PRT1_PC
CS3__PC2 EQU CYREG_PRT1_PC2
CS3__PORT EQU 1
CS3__PS EQU CYREG_PRT1_PS
CS3__SHIFT EQU 2

/* MV1 */
MV1__0__DM__MASK EQU 0x38000
MV1__0__DM__SHIFT EQU 15
MV1__0__DR EQU CYREG_PRT2_DR
MV1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MV1__0__HSIOM_MASK EQU 0x00F00000
MV1__0__HSIOM_SHIFT EQU 20
MV1__0__INTCFG EQU CYREG_PRT2_INTCFG
MV1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
MV1__0__MASK EQU 0x20
MV1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MV1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MV1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MV1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MV1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MV1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MV1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MV1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MV1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MV1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MV1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MV1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MV1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MV1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MV1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MV1__0__PC EQU CYREG_PRT2_PC
MV1__0__PC2 EQU CYREG_PRT2_PC2
MV1__0__PORT EQU 2
MV1__0__PS EQU CYREG_PRT2_PS
MV1__0__SHIFT EQU 5
MV1__DR EQU CYREG_PRT2_DR
MV1__INTCFG EQU CYREG_PRT2_INTCFG
MV1__INTSTAT EQU CYREG_PRT2_INTSTAT
MV1__MASK EQU 0x20
MV1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MV1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MV1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MV1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MV1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MV1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MV1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MV1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MV1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MV1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MV1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MV1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MV1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MV1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MV1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MV1__PC EQU CYREG_PRT2_PC
MV1__PC2 EQU CYREG_PRT2_PC2
MV1__PORT EQU 2
MV1__PS EQU CYREG_PRT2_PS
MV1__SHIFT EQU 5

/* MV2 */
MV2__0__DM__MASK EQU 0x1C0000
MV2__0__DM__SHIFT EQU 18
MV2__0__DR EQU CYREG_PRT2_DR
MV2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MV2__0__HSIOM_MASK EQU 0x0F000000
MV2__0__HSIOM_SHIFT EQU 24
MV2__0__INTCFG EQU CYREG_PRT2_INTCFG
MV2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
MV2__0__MASK EQU 0x40
MV2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MV2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MV2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MV2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MV2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MV2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MV2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MV2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MV2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MV2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MV2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MV2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MV2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MV2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MV2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MV2__0__PC EQU CYREG_PRT2_PC
MV2__0__PC2 EQU CYREG_PRT2_PC2
MV2__0__PORT EQU 2
MV2__0__PS EQU CYREG_PRT2_PS
MV2__0__SHIFT EQU 6
MV2__DR EQU CYREG_PRT2_DR
MV2__INTCFG EQU CYREG_PRT2_INTCFG
MV2__INTSTAT EQU CYREG_PRT2_INTSTAT
MV2__MASK EQU 0x40
MV2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MV2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MV2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MV2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MV2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MV2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MV2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MV2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MV2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MV2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MV2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MV2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MV2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MV2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MV2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MV2__PC EQU CYREG_PRT2_PC
MV2__PC2 EQU CYREG_PRT2_PC2
MV2__PORT EQU 2
MV2__PS EQU CYREG_PRT2_PS
MV2__SHIFT EQU 6

/* MV3 */
MV3__0__DM__MASK EQU 0xE00000
MV3__0__DM__SHIFT EQU 21
MV3__0__DR EQU CYREG_PRT2_DR
MV3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
MV3__0__HSIOM_MASK EQU 0xF0000000
MV3__0__HSIOM_SHIFT EQU 28
MV3__0__INTCFG EQU CYREG_PRT2_INTCFG
MV3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
MV3__0__MASK EQU 0x80
MV3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MV3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MV3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MV3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MV3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MV3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MV3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MV3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MV3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MV3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MV3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MV3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MV3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MV3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MV3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MV3__0__PC EQU CYREG_PRT2_PC
MV3__0__PC2 EQU CYREG_PRT2_PC2
MV3__0__PORT EQU 2
MV3__0__PS EQU CYREG_PRT2_PS
MV3__0__SHIFT EQU 7
MV3__DR EQU CYREG_PRT2_DR
MV3__INTCFG EQU CYREG_PRT2_INTCFG
MV3__INTSTAT EQU CYREG_PRT2_INTSTAT
MV3__MASK EQU 0x80
MV3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
MV3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
MV3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
MV3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
MV3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
MV3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
MV3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
MV3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
MV3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
MV3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
MV3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
MV3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
MV3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
MV3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
MV3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
MV3__PC EQU CYREG_PRT2_PC
MV3__PC2 EQU CYREG_PRT2_PC2
MV3__PORT EQU 2
MV3__PS EQU CYREG_PRT2_PS
MV3__SHIFT EQU 7

/* REF */
REF__0__DM__MASK EQU 0x7000
REF__0__DM__SHIFT EQU 12
REF__0__DR EQU CYREG_PRT2_DR
REF__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
REF__0__HSIOM_MASK EQU 0x000F0000
REF__0__HSIOM_SHIFT EQU 16
REF__0__INTCFG EQU CYREG_PRT2_INTCFG
REF__0__INTSTAT EQU CYREG_PRT2_INTSTAT
REF__0__MASK EQU 0x10
REF__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
REF__0__OUT_SEL_SHIFT EQU 8
REF__0__OUT_SEL_VAL EQU 2
REF__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
REF__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
REF__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
REF__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
REF__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
REF__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
REF__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
REF__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
REF__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
REF__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
REF__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
REF__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
REF__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
REF__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
REF__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
REF__0__PC EQU CYREG_PRT2_PC
REF__0__PC2 EQU CYREG_PRT2_PC2
REF__0__PORT EQU 2
REF__0__PS EQU CYREG_PRT2_PS
REF__0__SHIFT EQU 4
REF__DR EQU CYREG_PRT2_DR
REF__INTCFG EQU CYREG_PRT2_INTCFG
REF__INTSTAT EQU CYREG_PRT2_INTSTAT
REF__MASK EQU 0x10
REF__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
REF__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
REF__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
REF__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
REF__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
REF__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
REF__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
REF__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
REF__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
REF__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
REF__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
REF__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
REF__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
REF__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
REF__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
REF__PC EQU CYREG_PRT2_PC
REF__PC2 EQU CYREG_PRT2_PC2
REF__PORT EQU 2
REF__PS EQU CYREG_PRT2_PS
REF__SHIFT EQU 4

/* ELED */
ELED__0__DM__MASK EQU 0xE00000
ELED__0__DM__SHIFT EQU 21
ELED__0__DR EQU CYREG_PRT0_DR
ELED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ELED__0__HSIOM_MASK EQU 0xF0000000
ELED__0__HSIOM_SHIFT EQU 28
ELED__0__INTCFG EQU CYREG_PRT0_INTCFG
ELED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
ELED__0__MASK EQU 0x80
ELED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ELED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ELED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ELED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ELED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ELED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ELED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ELED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ELED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ELED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ELED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ELED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ELED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ELED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ELED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ELED__0__PC EQU CYREG_PRT0_PC
ELED__0__PC2 EQU CYREG_PRT0_PC2
ELED__0__PORT EQU 0
ELED__0__PS EQU CYREG_PRT0_PS
ELED__0__SHIFT EQU 7
ELED__DR EQU CYREG_PRT0_DR
ELED__INTCFG EQU CYREG_PRT0_INTCFG
ELED__INTSTAT EQU CYREG_PRT0_INTSTAT
ELED__MASK EQU 0x80
ELED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ELED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ELED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ELED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ELED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ELED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ELED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ELED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ELED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ELED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ELED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ELED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ELED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ELED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ELED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ELED__PC EQU CYREG_PRT0_PC
ELED__PC2 EQU CYREG_PRT0_PC2
ELED__PORT EQU 0
ELED__PS EQU CYREG_PRT0_PS
ELED__SHIFT EQU 7

/* M3V3 */
M3V3__0__DM__MASK EQU 0xE00
M3V3__0__DM__SHIFT EQU 9
M3V3__0__DR EQU CYREG_PRT2_DR
M3V3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M3V3__0__HSIOM_MASK EQU 0x0000F000
M3V3__0__HSIOM_SHIFT EQU 12
M3V3__0__INTCFG EQU CYREG_PRT2_INTCFG
M3V3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
M3V3__0__MASK EQU 0x08
M3V3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M3V3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M3V3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M3V3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M3V3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M3V3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M3V3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M3V3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M3V3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M3V3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M3V3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M3V3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M3V3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M3V3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M3V3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M3V3__0__PC EQU CYREG_PRT2_PC
M3V3__0__PC2 EQU CYREG_PRT2_PC2
M3V3__0__PORT EQU 2
M3V3__0__PS EQU CYREG_PRT2_PS
M3V3__0__SHIFT EQU 3
M3V3__DR EQU CYREG_PRT2_DR
M3V3__INTCFG EQU CYREG_PRT2_INTCFG
M3V3__INTSTAT EQU CYREG_PRT2_INTSTAT
M3V3__MASK EQU 0x08
M3V3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M3V3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M3V3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M3V3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M3V3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M3V3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M3V3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M3V3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M3V3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M3V3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M3V3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M3V3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M3V3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M3V3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M3V3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M3V3__PC EQU CYREG_PRT2_PC
M3V3__PC2 EQU CYREG_PRT2_PC2
M3V3__PORT EQU 2
M3V3__PS EQU CYREG_PRT2_PS
M3V3__SHIFT EQU 3

/* MUXO */
MUXO__0__DM__MASK EQU 0xE00000
MUXO__0__DM__SHIFT EQU 21
MUXO__0__DR EQU CYREG_PRT1_DR
MUXO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MUXO__0__HSIOM_MASK EQU 0xF0000000
MUXO__0__HSIOM_SHIFT EQU 28
MUXO__0__INTCFG EQU CYREG_PRT1_INTCFG
MUXO__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MUXO__0__MASK EQU 0x80
MUXO__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
MUXO__0__OUT_SEL_SHIFT EQU 14
MUXO__0__OUT_SEL_VAL EQU 2
MUXO__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MUXO__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MUXO__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MUXO__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MUXO__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MUXO__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MUXO__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MUXO__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MUXO__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MUXO__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MUXO__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MUXO__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MUXO__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MUXO__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MUXO__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MUXO__0__PC EQU CYREG_PRT1_PC
MUXO__0__PC2 EQU CYREG_PRT1_PC2
MUXO__0__PORT EQU 1
MUXO__0__PS EQU CYREG_PRT1_PS
MUXO__0__SHIFT EQU 7
MUXO__DR EQU CYREG_PRT1_DR
MUXO__INTCFG EQU CYREG_PRT1_INTCFG
MUXO__INTSTAT EQU CYREG_PRT1_INTSTAT
MUXO__MASK EQU 0x80
MUXO__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MUXO__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MUXO__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MUXO__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MUXO__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MUXO__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MUXO__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MUXO__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MUXO__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MUXO__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MUXO__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MUXO__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MUXO__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MUXO__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MUXO__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MUXO__PC EQU CYREG_PRT1_PC
MUXO__PC2 EQU CYREG_PRT1_PC2
MUXO__PORT EQU 1
MUXO__PS EQU CYREG_PRT1_PS
MUXO__SHIFT EQU 7

/* TEMP */
TEMP__0__DM__MASK EQU 0x1C0
TEMP__0__DM__SHIFT EQU 6
TEMP__0__DR EQU CYREG_PRT2_DR
TEMP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
TEMP__0__HSIOM_MASK EQU 0x00000F00
TEMP__0__HSIOM_SHIFT EQU 8
TEMP__0__INTCFG EQU CYREG_PRT2_INTCFG
TEMP__0__INTSTAT EQU CYREG_PRT2_INTSTAT
TEMP__0__MASK EQU 0x04
TEMP__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TEMP__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TEMP__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TEMP__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TEMP__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TEMP__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TEMP__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TEMP__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TEMP__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TEMP__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TEMP__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TEMP__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TEMP__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TEMP__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TEMP__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TEMP__0__PC EQU CYREG_PRT2_PC
TEMP__0__PC2 EQU CYREG_PRT2_PC2
TEMP__0__PORT EQU 2
TEMP__0__PS EQU CYREG_PRT2_PS
TEMP__0__SHIFT EQU 2
TEMP__DR EQU CYREG_PRT2_DR
TEMP__INTCFG EQU CYREG_PRT2_INTCFG
TEMP__INTSTAT EQU CYREG_PRT2_INTSTAT
TEMP__MASK EQU 0x04
TEMP__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
TEMP__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
TEMP__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
TEMP__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
TEMP__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
TEMP__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
TEMP__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
TEMP__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
TEMP__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
TEMP__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
TEMP__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
TEMP__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
TEMP__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
TEMP__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
TEMP__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
TEMP__PC EQU CYREG_PRT2_PC
TEMP__PC2 EQU CYREG_PRT2_PC2
TEMP__PORT EQU 2
TEMP__PS EQU CYREG_PRT2_PS
TEMP__SHIFT EQU 2

/* I2C_1_SCB */
I2C_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_1_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_1_SCB__SS0_POSISTION EQU 0
I2C_1_SCB__SS1_POSISTION EQU 1
I2C_1_SCB__SS2_POSISTION EQU 2
I2C_1_SCB__SS3_POSISTION EQU 3
I2C_1_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* I2C_1_SCB_IRQ */
I2C_1_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_1_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_1_SCB_IRQ__INTC_MASK EQU 0x400
I2C_1_SCB_IRQ__INTC_NUMBER EQU 10
I2C_1_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_1_SCB_IRQ__INTC_PRIOR_NUM EQU 3
I2C_1_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_1_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_1_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* I2C_1_SCBCLK */
I2C_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_1_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_1_SCBCLK__MASK EQU 0x80000000
I2C_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* I2C_1_scl */
I2C_1_scl__0__DM__MASK EQU 0x07
I2C_1_scl__0__DM__SHIFT EQU 0
I2C_1_scl__0__DR EQU CYREG_PRT4_DR
I2C_1_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_1_scl__0__HSIOM_SHIFT EQU 0
I2C_1_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__0__MASK EQU 0x01
I2C_1_scl__0__PC EQU CYREG_PRT4_PC
I2C_1_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__0__PORT EQU 4
I2C_1_scl__0__PS EQU CYREG_PRT4_PS
I2C_1_scl__0__SHIFT EQU 0
I2C_1_scl__DR EQU CYREG_PRT4_DR
I2C_1_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_scl__MASK EQU 0x01
I2C_1_scl__PC EQU CYREG_PRT4_PC
I2C_1_scl__PC2 EQU CYREG_PRT4_PC2
I2C_1_scl__PORT EQU 4
I2C_1_scl__PS EQU CYREG_PRT4_PS
I2C_1_scl__SHIFT EQU 0

/* I2C_1_sda */
I2C_1_sda__0__DM__MASK EQU 0x38
I2C_1_sda__0__DM__SHIFT EQU 3
I2C_1_sda__0__DR EQU CYREG_PRT4_DR
I2C_1_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_1_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_1_sda__0__HSIOM_SHIFT EQU 4
I2C_1_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__0__MASK EQU 0x02
I2C_1_sda__0__PC EQU CYREG_PRT4_PC
I2C_1_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__0__PORT EQU 4
I2C_1_sda__0__PS EQU CYREG_PRT4_PS
I2C_1_sda__0__SHIFT EQU 1
I2C_1_sda__DR EQU CYREG_PRT4_DR
I2C_1_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_1_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_1_sda__MASK EQU 0x02
I2C_1_sda__PC EQU CYREG_PRT4_PC
I2C_1_sda__PC2 EQU CYREG_PRT4_PC2
I2C_1_sda__PORT EQU 4
I2C_1_sda__PS EQU CYREG_PRT4_PS
I2C_1_sda__SHIFT EQU 1

/* PWMH1 */
PWMH1__0__DM__MASK EQU 0x07
PWMH1__0__DM__SHIFT EQU 0
PWMH1__0__DR EQU CYREG_PRT0_DR
PWMH1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWMH1__0__HSIOM_MASK EQU 0x0000000F
PWMH1__0__HSIOM_SHIFT EQU 0
PWMH1__0__INTCFG EQU CYREG_PRT0_INTCFG
PWMH1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMH1__0__MASK EQU 0x01
PWMH1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMH1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMH1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMH1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMH1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMH1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMH1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMH1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMH1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMH1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMH1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMH1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMH1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMH1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMH1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMH1__0__PC EQU CYREG_PRT0_PC
PWMH1__0__PC2 EQU CYREG_PRT0_PC2
PWMH1__0__PORT EQU 0
PWMH1__0__PS EQU CYREG_PRT0_PS
PWMH1__0__SHIFT EQU 0
PWMH1__DR EQU CYREG_PRT0_DR
PWMH1__INTCFG EQU CYREG_PRT0_INTCFG
PWMH1__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMH1__MASK EQU 0x01
PWMH1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMH1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMH1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMH1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMH1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMH1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMH1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMH1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMH1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMH1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMH1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMH1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMH1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMH1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMH1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMH1__PC EQU CYREG_PRT0_PC
PWMH1__PC2 EQU CYREG_PRT0_PC2
PWMH1__PORT EQU 0
PWMH1__PS EQU CYREG_PRT0_PS
PWMH1__SHIFT EQU 0

/* PWMH2 */
PWMH2__0__DM__MASK EQU 0x1C0
PWMH2__0__DM__SHIFT EQU 6
PWMH2__0__DR EQU CYREG_PRT0_DR
PWMH2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWMH2__0__HSIOM_MASK EQU 0x00000F00
PWMH2__0__HSIOM_SHIFT EQU 8
PWMH2__0__INTCFG EQU CYREG_PRT0_INTCFG
PWMH2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMH2__0__MASK EQU 0x04
PWMH2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMH2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMH2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMH2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMH2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMH2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMH2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMH2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMH2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMH2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMH2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMH2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMH2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMH2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMH2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMH2__0__PC EQU CYREG_PRT0_PC
PWMH2__0__PC2 EQU CYREG_PRT0_PC2
PWMH2__0__PORT EQU 0
PWMH2__0__PS EQU CYREG_PRT0_PS
PWMH2__0__SHIFT EQU 2
PWMH2__DR EQU CYREG_PRT0_DR
PWMH2__INTCFG EQU CYREG_PRT0_INTCFG
PWMH2__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMH2__MASK EQU 0x04
PWMH2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMH2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMH2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMH2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMH2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMH2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMH2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMH2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMH2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMH2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMH2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMH2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMH2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMH2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMH2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMH2__PC EQU CYREG_PRT0_PC
PWMH2__PC2 EQU CYREG_PRT0_PC2
PWMH2__PORT EQU 0
PWMH2__PS EQU CYREG_PRT0_PS
PWMH2__SHIFT EQU 2

/* PWMH3 */
PWMH3__0__DM__MASK EQU 0x7000
PWMH3__0__DM__SHIFT EQU 12
PWMH3__0__DR EQU CYREG_PRT0_DR
PWMH3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWMH3__0__HSIOM_MASK EQU 0x000F0000
PWMH3__0__HSIOM_SHIFT EQU 16
PWMH3__0__INTCFG EQU CYREG_PRT0_INTCFG
PWMH3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMH3__0__MASK EQU 0x10
PWMH3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMH3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMH3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMH3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMH3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMH3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMH3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMH3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMH3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMH3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMH3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMH3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMH3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMH3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMH3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMH3__0__PC EQU CYREG_PRT0_PC
PWMH3__0__PC2 EQU CYREG_PRT0_PC2
PWMH3__0__PORT EQU 0
PWMH3__0__PS EQU CYREG_PRT0_PS
PWMH3__0__SHIFT EQU 4
PWMH3__DR EQU CYREG_PRT0_DR
PWMH3__INTCFG EQU CYREG_PRT0_INTCFG
PWMH3__INTSTAT EQU CYREG_PRT0_INTSTAT
PWMH3__MASK EQU 0x10
PWMH3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWMH3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWMH3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWMH3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWMH3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWMH3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWMH3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWMH3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWMH3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWMH3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWMH3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWMH3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWMH3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWMH3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWMH3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWMH3__PC EQU CYREG_PRT0_PC
PWMH3__PC2 EQU CYREG_PRT0_PC2
PWMH3__PORT EQU 0
PWMH3__PS EQU CYREG_PRT0_PS
PWMH3__SHIFT EQU 4

/* PWML1 */
PWML1__0__DM__MASK EQU 0x38
PWML1__0__DM__SHIFT EQU 3
PWML1__0__DR EQU CYREG_PRT0_DR
PWML1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWML1__0__HSIOM_MASK EQU 0x000000F0
PWML1__0__HSIOM_SHIFT EQU 4
PWML1__0__INTCFG EQU CYREG_PRT0_INTCFG
PWML1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWML1__0__MASK EQU 0x02
PWML1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWML1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWML1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWML1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWML1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWML1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWML1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWML1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWML1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWML1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWML1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWML1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWML1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWML1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWML1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWML1__0__PC EQU CYREG_PRT0_PC
PWML1__0__PC2 EQU CYREG_PRT0_PC2
PWML1__0__PORT EQU 0
PWML1__0__PS EQU CYREG_PRT0_PS
PWML1__0__SHIFT EQU 1
PWML1__DR EQU CYREG_PRT0_DR
PWML1__INTCFG EQU CYREG_PRT0_INTCFG
PWML1__INTSTAT EQU CYREG_PRT0_INTSTAT
PWML1__MASK EQU 0x02
PWML1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWML1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWML1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWML1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWML1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWML1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWML1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWML1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWML1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWML1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWML1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWML1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWML1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWML1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWML1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWML1__PC EQU CYREG_PRT0_PC
PWML1__PC2 EQU CYREG_PRT0_PC2
PWML1__PORT EQU 0
PWML1__PS EQU CYREG_PRT0_PS
PWML1__SHIFT EQU 1

/* PWML2 */
PWML2__0__DM__MASK EQU 0xE00
PWML2__0__DM__SHIFT EQU 9
PWML2__0__DR EQU CYREG_PRT0_DR
PWML2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWML2__0__HSIOM_MASK EQU 0x0000F000
PWML2__0__HSIOM_SHIFT EQU 12
PWML2__0__INTCFG EQU CYREG_PRT0_INTCFG
PWML2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWML2__0__MASK EQU 0x08
PWML2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWML2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWML2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWML2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWML2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWML2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWML2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWML2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWML2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWML2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWML2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWML2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWML2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWML2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWML2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWML2__0__PC EQU CYREG_PRT0_PC
PWML2__0__PC2 EQU CYREG_PRT0_PC2
PWML2__0__PORT EQU 0
PWML2__0__PS EQU CYREG_PRT0_PS
PWML2__0__SHIFT EQU 3
PWML2__DR EQU CYREG_PRT0_DR
PWML2__INTCFG EQU CYREG_PRT0_INTCFG
PWML2__INTSTAT EQU CYREG_PRT0_INTSTAT
PWML2__MASK EQU 0x08
PWML2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWML2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWML2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWML2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWML2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWML2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWML2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWML2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWML2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWML2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWML2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWML2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWML2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWML2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWML2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWML2__PC EQU CYREG_PRT0_PC
PWML2__PC2 EQU CYREG_PRT0_PC2
PWML2__PORT EQU 0
PWML2__PS EQU CYREG_PRT0_PS
PWML2__SHIFT EQU 3

/* PWML3 */
PWML3__0__DM__MASK EQU 0x38000
PWML3__0__DM__SHIFT EQU 15
PWML3__0__DR EQU CYREG_PRT0_DR
PWML3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
PWML3__0__HSIOM_MASK EQU 0x00F00000
PWML3__0__HSIOM_SHIFT EQU 20
PWML3__0__INTCFG EQU CYREG_PRT0_INTCFG
PWML3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
PWML3__0__MASK EQU 0x20
PWML3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWML3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWML3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWML3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWML3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWML3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWML3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWML3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWML3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWML3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWML3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWML3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWML3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWML3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWML3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWML3__0__PC EQU CYREG_PRT0_PC
PWML3__0__PC2 EQU CYREG_PRT0_PC2
PWML3__0__PORT EQU 0
PWML3__0__PS EQU CYREG_PRT0_PS
PWML3__0__SHIFT EQU 5
PWML3__DR EQU CYREG_PRT0_DR
PWML3__INTCFG EQU CYREG_PRT0_INTCFG
PWML3__INTSTAT EQU CYREG_PRT0_INTSTAT
PWML3__MASK EQU 0x20
PWML3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
PWML3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
PWML3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
PWML3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
PWML3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
PWML3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
PWML3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
PWML3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
PWML3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
PWML3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
PWML3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
PWML3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
PWML3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
PWML3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
PWML3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
PWML3__PC EQU CYREG_PRT0_PC
PWML3__PC2 EQU CYREG_PRT0_PC2
PWML3__PORT EQU 0
PWML3__PS EQU CYREG_PRT0_PS
PWML3__SHIFT EQU 5

/* SL_EN */
SL_EN__0__DM__MASK EQU 0x1C0
SL_EN__0__DM__SHIFT EQU 6
SL_EN__0__DR EQU CYREG_PRT4_DR
SL_EN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SL_EN__0__HSIOM_MASK EQU 0x00000F00
SL_EN__0__HSIOM_SHIFT EQU 8
SL_EN__0__INTCFG EQU CYREG_PRT4_INTCFG
SL_EN__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SL_EN__0__MASK EQU 0x04
SL_EN__0__PC EQU CYREG_PRT4_PC
SL_EN__0__PC2 EQU CYREG_PRT4_PC2
SL_EN__0__PORT EQU 4
SL_EN__0__PS EQU CYREG_PRT4_PS
SL_EN__0__SHIFT EQU 2
SL_EN__DR EQU CYREG_PRT4_DR
SL_EN__INTCFG EQU CYREG_PRT4_INTCFG
SL_EN__INTSTAT EQU CYREG_PRT4_INTSTAT
SL_EN__MASK EQU 0x04
SL_EN__PC EQU CYREG_PRT4_PC
SL_EN__PC2 EQU CYREG_PRT4_PC2
SL_EN__PORT EQU 4
SL_EN__PS EQU CYREG_PRT4_PS
SL_EN__SHIFT EQU 2

/* WDCLK */
WDCLK__0__DM__MASK EQU 0x1C0000
WDCLK__0__DM__SHIFT EQU 18
WDCLK__0__DR EQU CYREG_PRT0_DR
WDCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
WDCLK__0__HSIOM_MASK EQU 0x0F000000
WDCLK__0__HSIOM_SHIFT EQU 24
WDCLK__0__INTCFG EQU CYREG_PRT0_INTCFG
WDCLK__0__INTSTAT EQU CYREG_PRT0_INTSTAT
WDCLK__0__MASK EQU 0x40
WDCLK__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WDCLK__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WDCLK__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WDCLK__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WDCLK__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WDCLK__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WDCLK__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WDCLK__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WDCLK__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WDCLK__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WDCLK__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WDCLK__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WDCLK__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WDCLK__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WDCLK__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WDCLK__0__PC EQU CYREG_PRT0_PC
WDCLK__0__PC2 EQU CYREG_PRT0_PC2
WDCLK__0__PORT EQU 0
WDCLK__0__PS EQU CYREG_PRT0_PS
WDCLK__0__SHIFT EQU 6
WDCLK__DR EQU CYREG_PRT0_DR
WDCLK__INTCFG EQU CYREG_PRT0_INTCFG
WDCLK__INTSTAT EQU CYREG_PRT0_INTSTAT
WDCLK__MASK EQU 0x40
WDCLK__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
WDCLK__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
WDCLK__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
WDCLK__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
WDCLK__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
WDCLK__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
WDCLK__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
WDCLK__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
WDCLK__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
WDCLK__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
WDCLK__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
WDCLK__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
WDCLK__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
WDCLK__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
WDCLK__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
WDCLK__PC EQU CYREG_PRT0_PC
WDCLK__PC2 EQU CYREG_PRT0_PC2
WDCLK__PORT EQU 0
WDCLK__PS EQU CYREG_PRT0_PS
WDCLK__SHIFT EQU 6

/* WDCLK_Pulse */
WDCLK_Pulse_Sync_ctrl_reg__0__MASK EQU 0x01
WDCLK_Pulse_Sync_ctrl_reg__0__POS EQU 0
WDCLK_Pulse_Sync_ctrl_reg__1__MASK EQU 0x02
WDCLK_Pulse_Sync_ctrl_reg__1__POS EQU 1
WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_00
WDCLK_Pulse_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_00
WDCLK_Pulse_Sync_ctrl_reg__2__MASK EQU 0x04
WDCLK_Pulse_Sync_ctrl_reg__2__POS EQU 2
WDCLK_Pulse_Sync_ctrl_reg__3__MASK EQU 0x08
WDCLK_Pulse_Sync_ctrl_reg__3__POS EQU 3
WDCLK_Pulse_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
WDCLK_Pulse_Sync_ctrl_reg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK_00
WDCLK_Pulse_Sync_ctrl_reg__4__MASK EQU 0x10
WDCLK_Pulse_Sync_ctrl_reg__4__POS EQU 4
WDCLK_Pulse_Sync_ctrl_reg__5__MASK EQU 0x20
WDCLK_Pulse_Sync_ctrl_reg__5__POS EQU 5
WDCLK_Pulse_Sync_ctrl_reg__6__MASK EQU 0x40
WDCLK_Pulse_Sync_ctrl_reg__6__POS EQU 6
WDCLK_Pulse_Sync_ctrl_reg__7__MASK EQU 0x80
WDCLK_Pulse_Sync_ctrl_reg__7__POS EQU 7
WDCLK_Pulse_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
WDCLK_Pulse_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
WDCLK_Pulse_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_00
WDCLK_Pulse_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_00
WDCLK_Pulse_Sync_ctrl_reg__MASK EQU 0xFF
WDCLK_Pulse_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
WDCLK_Pulse_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_00
WDCLK_Pulse_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_00

/* AOP_IN */
AOP_IN__0__DM__MASK EQU 0x7000
AOP_IN__0__DM__SHIFT EQU 12
AOP_IN__0__DR EQU CYREG_PRT1_DR
AOP_IN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
AOP_IN__0__HSIOM_MASK EQU 0x000F0000
AOP_IN__0__HSIOM_SHIFT EQU 16
AOP_IN__0__INTCFG EQU CYREG_PRT1_INTCFG
AOP_IN__0__INTSTAT EQU CYREG_PRT1_INTSTAT
AOP_IN__0__MASK EQU 0x10
AOP_IN__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
AOP_IN__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
AOP_IN__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
AOP_IN__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
AOP_IN__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
AOP_IN__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
AOP_IN__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
AOP_IN__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
AOP_IN__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
AOP_IN__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
AOP_IN__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
AOP_IN__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
AOP_IN__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
AOP_IN__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
AOP_IN__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
AOP_IN__0__PC EQU CYREG_PRT1_PC
AOP_IN__0__PC2 EQU CYREG_PRT1_PC2
AOP_IN__0__PORT EQU 1
AOP_IN__0__PS EQU CYREG_PRT1_PS
AOP_IN__0__SHIFT EQU 4
AOP_IN__DR EQU CYREG_PRT1_DR
AOP_IN__INTCFG EQU CYREG_PRT1_INTCFG
AOP_IN__INTSTAT EQU CYREG_PRT1_INTSTAT
AOP_IN__MASK EQU 0x10
AOP_IN__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
AOP_IN__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
AOP_IN__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
AOP_IN__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
AOP_IN__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
AOP_IN__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
AOP_IN__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
AOP_IN__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
AOP_IN__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
AOP_IN__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
AOP_IN__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
AOP_IN__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
AOP_IN__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
AOP_IN__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
AOP_IN__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
AOP_IN__PC EQU CYREG_PRT1_PC
AOP_IN__PC2 EQU CYREG_PRT1_PC2
AOP_IN__PORT EQU 1
AOP_IN__PS EQU CYREG_PRT1_PS
AOP_IN__SHIFT EQU 4

/* IDAC_1_cy_psoc4_idac */
IDAC_1_cy_psoc4_idac__CSD_IDAC EQU CYREG_CSD_IDAC
IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM1 EQU CYREG_CSD_TRIM1
IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__CSD_TRIM2 EQU CYREG_CSD_TRIM2
IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT EQU 0
IDAC_1_cy_psoc4_idac__IDAC_NUMBER EQU 1
IDAC_1_cy_psoc4_idac__POLARITY EQU CYREG_CSD_CONFIG
IDAC_1_cy_psoc4_idac__POLARITY_SHIFT EQU 16

/* SL_CLK */
SL_CLK__0__DM__MASK EQU 0xE00
SL_CLK__0__DM__SHIFT EQU 9
SL_CLK__0__DR EQU CYREG_PRT4_DR
SL_CLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SL_CLK__0__HSIOM_MASK EQU 0x0000F000
SL_CLK__0__HSIOM_SHIFT EQU 12
SL_CLK__0__INTCFG EQU CYREG_PRT4_INTCFG
SL_CLK__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SL_CLK__0__MASK EQU 0x08
SL_CLK__0__PC EQU CYREG_PRT4_PC
SL_CLK__0__PC2 EQU CYREG_PRT4_PC2
SL_CLK__0__PORT EQU 4
SL_CLK__0__PS EQU CYREG_PRT4_PS
SL_CLK__0__SHIFT EQU 3
SL_CLK__DR EQU CYREG_PRT4_DR
SL_CLK__INTCFG EQU CYREG_PRT4_INTCFG
SL_CLK__INTSTAT EQU CYREG_PRT4_INTSTAT
SL_CLK__MASK EQU 0x08
SL_CLK__PC EQU CYREG_PRT4_PC
SL_CLK__PC2 EQU CYREG_PRT4_PC2
SL_CLK__PORT EQU 4
SL_CLK__PS EQU CYREG_PRT4_PS
SL_CLK__SHIFT EQU 3

/* VB_SNS */
VB_SNS__0__DM__MASK EQU 0x38
VB_SNS__0__DM__SHIFT EQU 3
VB_SNS__0__DR EQU CYREG_PRT2_DR
VB_SNS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VB_SNS__0__HSIOM_MASK EQU 0x000000F0
VB_SNS__0__HSIOM_SHIFT EQU 4
VB_SNS__0__INTCFG EQU CYREG_PRT2_INTCFG
VB_SNS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VB_SNS__0__MASK EQU 0x02
VB_SNS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VB_SNS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VB_SNS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VB_SNS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VB_SNS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VB_SNS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VB_SNS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VB_SNS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VB_SNS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VB_SNS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VB_SNS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VB_SNS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VB_SNS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VB_SNS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VB_SNS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VB_SNS__0__PC EQU CYREG_PRT2_PC
VB_SNS__0__PC2 EQU CYREG_PRT2_PC2
VB_SNS__0__PORT EQU 2
VB_SNS__0__PS EQU CYREG_PRT2_PS
VB_SNS__0__SHIFT EQU 1
VB_SNS__DR EQU CYREG_PRT2_DR
VB_SNS__INTCFG EQU CYREG_PRT2_INTCFG
VB_SNS__INTSTAT EQU CYREG_PRT2_INTSTAT
VB_SNS__MASK EQU 0x02
VB_SNS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VB_SNS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VB_SNS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VB_SNS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VB_SNS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VB_SNS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VB_SNS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VB_SNS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VB_SNS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VB_SNS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VB_SNS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VB_SNS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VB_SNS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VB_SNS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VB_SNS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VB_SNS__PC EQU CYREG_PRT2_PC
VB_SNS__PC2 EQU CYREG_PRT2_PC2
VB_SNS__PORT EQU 2
VB_SNS__PS EQU CYREG_PRT2_PS
VB_SNS__SHIFT EQU 1

/* VG_SNS */
VG_SNS__0__DM__MASK EQU 0x07
VG_SNS__0__DM__SHIFT EQU 0
VG_SNS__0__DR EQU CYREG_PRT2_DR
VG_SNS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
VG_SNS__0__HSIOM_MASK EQU 0x0000000F
VG_SNS__0__HSIOM_SHIFT EQU 0
VG_SNS__0__INTCFG EQU CYREG_PRT2_INTCFG
VG_SNS__0__INTSTAT EQU CYREG_PRT2_INTSTAT
VG_SNS__0__MASK EQU 0x01
VG_SNS__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VG_SNS__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VG_SNS__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VG_SNS__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VG_SNS__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VG_SNS__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VG_SNS__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VG_SNS__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VG_SNS__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VG_SNS__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VG_SNS__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VG_SNS__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VG_SNS__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VG_SNS__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VG_SNS__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VG_SNS__0__PC EQU CYREG_PRT2_PC
VG_SNS__0__PC2 EQU CYREG_PRT2_PC2
VG_SNS__0__PORT EQU 2
VG_SNS__0__PS EQU CYREG_PRT2_PS
VG_SNS__0__SHIFT EQU 0
VG_SNS__DR EQU CYREG_PRT2_DR
VG_SNS__INTCFG EQU CYREG_PRT2_INTCFG
VG_SNS__INTSTAT EQU CYREG_PRT2_INTSTAT
VG_SNS__MASK EQU 0x01
VG_SNS__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
VG_SNS__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
VG_SNS__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
VG_SNS__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
VG_SNS__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
VG_SNS__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
VG_SNS__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
VG_SNS__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
VG_SNS__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
VG_SNS__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
VG_SNS__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
VG_SNS__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
VG_SNS__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
VG_SNS__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
VG_SNS__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
VG_SNS__PC EQU CYREG_PRT2_PC
VG_SNS__PC2 EQU CYREG_PRT2_PC2
VG_SNS__PORT EQU 2
VG_SNS__PS EQU CYREG_PRT2_PS
VG_SNS__SHIFT EQU 0

/* isr_t1 */
isr_t1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_t1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_t1__INTC_MASK EQU 0x01
isr_t1__INTC_NUMBER EQU 0
isr_t1__INTC_PRIOR_MASK EQU 0xC0
isr_t1__INTC_PRIOR_NUM EQU 3
isr_t1__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_t1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_t1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* AOP_OUT */
AOP_OUT__0__DM__MASK EQU 0xE00
AOP_OUT__0__DM__SHIFT EQU 9
AOP_OUT__0__DR EQU CYREG_PRT1_DR
AOP_OUT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
AOP_OUT__0__HSIOM_MASK EQU 0x0000F000
AOP_OUT__0__HSIOM_SHIFT EQU 12
AOP_OUT__0__INTCFG EQU CYREG_PRT1_INTCFG
AOP_OUT__0__INTSTAT EQU CYREG_PRT1_INTSTAT
AOP_OUT__0__MASK EQU 0x08
AOP_OUT__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
AOP_OUT__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
AOP_OUT__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
AOP_OUT__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
AOP_OUT__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
AOP_OUT__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
AOP_OUT__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
AOP_OUT__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
AOP_OUT__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
AOP_OUT__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
AOP_OUT__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
AOP_OUT__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
AOP_OUT__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
AOP_OUT__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
AOP_OUT__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
AOP_OUT__0__PC EQU CYREG_PRT1_PC
AOP_OUT__0__PC2 EQU CYREG_PRT1_PC2
AOP_OUT__0__PORT EQU 1
AOP_OUT__0__PS EQU CYREG_PRT1_PS
AOP_OUT__0__SHIFT EQU 3
AOP_OUT__DR EQU CYREG_PRT1_DR
AOP_OUT__INTCFG EQU CYREG_PRT1_INTCFG
AOP_OUT__INTSTAT EQU CYREG_PRT1_INTSTAT
AOP_OUT__MASK EQU 0x08
AOP_OUT__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
AOP_OUT__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
AOP_OUT__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
AOP_OUT__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
AOP_OUT__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
AOP_OUT__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
AOP_OUT__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
AOP_OUT__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
AOP_OUT__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
AOP_OUT__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
AOP_OUT__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
AOP_OUT__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
AOP_OUT__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
AOP_OUT__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
AOP_OUT__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
AOP_OUT__PC EQU CYREG_PRT1_PC
AOP_OUT__PC2 EQU CYREG_PRT1_PC2
AOP_OUT__PORT EQU 1
AOP_OUT__PS EQU CYREG_PRT1_PS
AOP_OUT__SHIFT EQU 3

/* Opamp_1_cy_psoc4_abuf */
Opamp_1_cy_psoc4_abuf__COMP_STAT EQU CYREG_CTBM_COMP_STAT
Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT EQU 16
Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL EQU CYREG_CTBM_CTB_CTRL
Opamp_1_cy_psoc4_abuf__INTR EQU CYREG_CTBM_INTR
Opamp_1_cy_psoc4_abuf__INTR_MASK EQU CYREG_CTBM_INTR_MASK
Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__INTR_MASKED EQU CYREG_CTBM_INTR_MASKED
Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__INTR_SET EQU CYREG_CTBM_INTR_SET
Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__INTR_SHIFT EQU 1
Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM EQU CYREG_CTBM_OA1_COMP_TRIM
Opamp_1_cy_psoc4_abuf__OA_NUMBER EQU 1
Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM EQU CYREG_CTBM_OA1_OFFSET_TRIM
Opamp_1_cy_psoc4_abuf__OA_RES_CTRL EQU CYREG_CTBM_OA_RES1_CTRL
Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM EQU CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* Timer_1_TimerUDB */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

/* isr_wdclk */
isr_wdclk__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_wdclk__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_wdclk__INTC_MASK EQU 0x04
isr_wdclk__INTC_NUMBER EQU 2
isr_wdclk__INTC_PRIOR_MASK EQU 0xC00000
isr_wdclk__INTC_PRIOR_NUM EQU 3
isr_wdclk__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_wdclk__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_wdclk__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* PWM_Enable */
PWM_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_Enable_Sync_ctrl_reg__0__POS EQU 0
PWM_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Enable_Sync_ctrl_reg__MASK EQU 0x01
PWM_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03

/* clk_100khz */
clk_100khz__DIVIDER_MASK EQU 0x0000FFFF
clk_100khz__ENABLE EQU CYREG_CLK_DIVIDER_A01
clk_100khz__ENABLE_MASK EQU 0x80000000
clk_100khz__MASK EQU 0x80000000
clk_100khz__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* clk_200kHz */
clk_200kHz__DIVIDER_MASK EQU 0x0000FFFF
clk_200kHz__ENABLE EQU CYREG_CLK_DIVIDER_C00
clk_200kHz__ENABLE_MASK EQU 0x80000000
clk_200kHz__MASK EQU 0x80000000
clk_200kHz__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* ADC_SAR_Seq_1_cy_psoc4_sar */
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN EQU 2
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN EQU 3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT EQU 1
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN EQU 5
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PIN EQU 6
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PIN EQU 7
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PIN EQU 3
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PORT EQU 0
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
ADC_SAR_Seq_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_SAR_Seq_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_SAR_Seq_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__MASK EQU 0x80000000
ADC_SAR_Seq_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x4000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 14
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04B61193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
P1_P45ctrl__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_P45ctrl__HSIOM_MASK EQU 0x00F00000
P1_P45ctrl__HSIOM_SHIFT EQU 20
P1_P45ctrl__MASK EQU 0x20
P1_P45ctrl__PORT EQU 1
P1_P45ctrl__SHIFT EQU 5
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
