# Generate Verilog code
doit:
	sbt run
	./process.sh	
# Run the test
test:
	sbt test

clean:
	rm -r ./generated ./project ./target ./test_run_dir

