

================================================================
== Vitis HLS Report for 'kernel_nlp_slr2'
================================================================
* Date:           Fri Jan 10 12:40:28 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr2
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.281 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26267|    26267|  0.119 ms|  0.119 ms|  26268|  26268|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |                      |            |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance       |   Module   |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------+------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_FT0_level0_fu_68  |FT0_level0  |    26264|    26264|  0.119 ms|  0.119 ms|  26264|  26264|       no|
        +----------------------+------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       96|  1472|   289466|   238914|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       44|    -|
|Register             |        -|     -|        8|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       96|  1472|   289474|   238964|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        7|    48|       33|       54|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    16|       11|       18|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+------+--------+--------+-----+
    |       Instance       |   Module   | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +----------------------+------------+---------+------+--------+--------+-----+
    |grp_FT0_level0_fu_68  |FT0_level0  |       96|  1472|  289466|  238914|    0|
    +----------------------+------------+---------+------+--------+--------+-----+
    |Total                 |            |       96|  1472|  289466|  238914|    0|
    +----------------------+------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_FT0_level0_fu_68_fifo_E_from_task1_to_task5_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_FT0_level0_fu_68_fifo_E_to_off_chip_TREADY          |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                                         |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   6|           3|           3|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  26|          5|    1|          5|
    |fifo_A_from_off_chip_to_S1_TREADY_int_regslice  |   9|          2|    1|          2|
    |fifo_B_from_off_chip_to_S1_TREADY_int_regslice  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  44|          9|    3|          9|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  4|   0|    4|          0|
    |ap_rst_n_inv                       |  1|   0|    1|          0|
    |ap_rst_reg_1                       |  1|   0|    1|          0|
    |ap_rst_reg_2                       |  1|   0|    1|          0|
    |grp_FT0_level0_fu_68_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  8|   0|    8|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+--------------+-------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|   Protocol   |            Source Object            |    C Type    |
+-----------------------------------+-----+-----+--------------+-------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_none|                      kernel_nlp_slr2|  return value|
|ap_rst_n                           |   in|    1|  ap_ctrl_none|                      kernel_nlp_slr2|  return value|
|fifo_E_from_task1_to_task5_TDATA   |  out|  512|          axis|  fifo_E_from_task1_to_task5_V_data_V|       pointer|
|fifo_E_from_task1_to_task5_TVALID  |  out|    1|          axis|  fifo_E_from_task1_to_task5_V_last_V|       pointer|
|fifo_E_from_task1_to_task5_TREADY  |   in|    1|          axis|  fifo_E_from_task1_to_task5_V_last_V|       pointer|
|fifo_E_from_task1_to_task5_TLAST   |  out|    1|          axis|  fifo_E_from_task1_to_task5_V_last_V|       pointer|
|fifo_E_from_task1_to_task5_TKEEP   |  out|   64|          axis|  fifo_E_from_task1_to_task5_V_keep_V|       pointer|
|fifo_E_from_task1_to_task5_TSTRB   |  out|   64|          axis|  fifo_E_from_task1_to_task5_V_strb_V|       pointer|
|fifo_B_from_off_chip_to_S1_TDATA   |   in|  512|          axis|  fifo_B_from_off_chip_to_S1_V_data_V|       pointer|
|fifo_B_from_off_chip_to_S1_TVALID  |   in|    1|          axis|  fifo_B_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_B_from_off_chip_to_S1_TREADY  |  out|    1|          axis|  fifo_B_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_B_from_off_chip_to_S1_TLAST   |   in|    1|          axis|  fifo_B_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_B_from_off_chip_to_S1_TKEEP   |   in|   64|          axis|  fifo_B_from_off_chip_to_S1_V_keep_V|       pointer|
|fifo_B_from_off_chip_to_S1_TSTRB   |   in|   64|          axis|  fifo_B_from_off_chip_to_S1_V_strb_V|       pointer|
|fifo_A_from_off_chip_to_S1_TDATA   |   in|  512|          axis|  fifo_A_from_off_chip_to_S1_V_data_V|       pointer|
|fifo_A_from_off_chip_to_S1_TVALID  |   in|    1|          axis|  fifo_A_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_A_from_off_chip_to_S1_TREADY  |  out|    1|          axis|  fifo_A_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_A_from_off_chip_to_S1_TLAST   |   in|    1|          axis|  fifo_A_from_off_chip_to_S1_V_last_V|       pointer|
|fifo_A_from_off_chip_to_S1_TKEEP   |   in|   64|          axis|  fifo_A_from_off_chip_to_S1_V_keep_V|       pointer|
|fifo_A_from_off_chip_to_S1_TSTRB   |   in|   64|          axis|  fifo_A_from_off_chip_to_S1_V_strb_V|       pointer|
|fifo_E_to_off_chip_TDATA           |  out|  512|          axis|          fifo_E_to_off_chip_V_data_V|       pointer|
|fifo_E_to_off_chip_TVALID          |  out|    1|          axis|          fifo_E_to_off_chip_V_last_V|       pointer|
|fifo_E_to_off_chip_TREADY          |   in|    1|          axis|          fifo_E_to_off_chip_V_last_V|       pointer|
|fifo_E_to_off_chip_TLAST           |  out|    1|          axis|          fifo_E_to_off_chip_V_last_V|       pointer|
|fifo_E_to_off_chip_TKEEP           |  out|   64|          axis|          fifo_E_to_off_chip_V_keep_V|       pointer|
|fifo_E_to_off_chip_TSTRB           |  out|   64|          axis|          fifo_E_to_off_chip_V_strb_V|       pointer|
+-----------------------------------+-----+-----+--------------+-------------------------------------+--------------+

