# RISCV-RTDS
Risc V architecture uP put on a FPGA from Pynq Z2 dev board, with a parallel real time distributed application on it. 

---------------THIS REPO CONTAINS SUBMODULES THAT NEED TO BE PULLED BY USING THE SETUP COMMAND **git sumbodules update --init** WHEN STARTING THE REPO PULL FOR THE FIRST TIME---------------


