Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 26 18:12:13 2019
| Host         : Casually running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Digital_Clock_wrapper_timing_summary_routed.rpt -rpx Digital_Clock_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock_wrapper
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: key_0 (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: key_1 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: key_2 (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: sel_0 (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Digital_Clock_i/clk_div/inst/clk_out_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Digital_Clock_i/minute_H/inst/carry_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Digital_Clock_i/minute_L/inst/carry_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Digital_Clock_i/second_H/inst/carry_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Digital_Clock_i/second_L/inst/carry_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.199        0.000                      0                  195        0.264        0.000                      0                  195        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
clk                                   {0.000 5.000}      10.000          100.000         
  clk_out1_Digital_Clock_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clk_out2_Digital_Clock_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_Digital_Clock_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_Digital_Clock_clk_wiz_0_0        5.615        0.000                      0                   65        0.268        0.000                      0                   65        4.500        0.000                       0                    35  
  clk_out2_Digital_Clock_clk_wiz_0_0        5.199        0.000                      0                  130        0.264        0.000                      0                  130        4.500        0.000                       0                    70  
  clkfbout_Digital_Clock_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Digital_Clock_clk_wiz_0_0
  To Clock:  clk_out1_Digital_Clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.470%)  route 3.028ns (78.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 8.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          1.132     1.471    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498     8.006    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[0]/C
                         clock pessimism             -0.414     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X58Y68         FDRE (Setup_fdre_C_R)       -0.429     7.086    Digital_Clock_i/clk_div/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.470%)  route 3.028ns (78.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 8.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          1.132     1.471    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498     8.006    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[1]/C
                         clock pessimism             -0.414     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X58Y68         FDRE (Setup_fdre_C_R)       -0.429     7.086    Digital_Clock_i/clk_div/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.470%)  route 3.028ns (78.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 8.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          1.132     1.471    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498     8.006    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[2]/C
                         clock pessimism             -0.414     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X58Y68         FDRE (Setup_fdre_C_R)       -0.429     7.086    Digital_Clock_i/clk_div/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.470%)  route 3.028ns (78.530%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 8.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          1.132     1.471    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498     8.006    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y68         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[3]/C
                         clock pessimism             -0.414     7.592    
                         clock uncertainty           -0.077     7.515    
    SLICE_X58Y68         FDRE (Setup_fdre_C_R)       -0.429     7.086    Digital_Clock_i/clk_div/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.086    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.828ns (22.285%)  route 2.888ns (77.715%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          0.991     1.330    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497     8.005    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[4]/C
                         clock pessimism             -0.414     7.591    
                         clock uncertainty           -0.077     7.514    
    SLICE_X58Y69         FDRE (Setup_fdre_C_R)       -0.429     7.085    Digital_Clock_i/clk_div/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.828ns (22.285%)  route 2.888ns (77.715%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          0.991     1.330    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497     8.005    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[5]/C
                         clock pessimism             -0.414     7.591    
                         clock uncertainty           -0.077     7.514    
    SLICE_X58Y69         FDRE (Setup_fdre_C_R)       -0.429     7.085    Digital_Clock_i/clk_div/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.828ns (22.285%)  route 2.888ns (77.715%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          0.991     1.330    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497     8.005    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[6]/C
                         clock pessimism             -0.414     7.591    
                         clock uncertainty           -0.077     7.514    
    SLICE_X58Y69         FDRE (Setup_fdre_C_R)       -0.429     7.085    Digital_Clock_i/clk_div/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.828ns (22.285%)  route 2.888ns (77.715%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.386ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.612    -2.386    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.930 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.860    -1.070    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X59Y70         LUT5 (Prop_lut5_I3_O)        0.124    -0.946 r  Digital_Clock_i/clk_div/inst/clk_out_i_6/O
                         net (fo=1, routed)           0.635    -0.312    Digital_Clock_i/clk_div/inst/clk_out_i_6_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I4_O)        0.124    -0.188 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.215    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.339 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          0.991     1.330    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497     8.005    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[7]/C
                         clock pessimism             -0.414     7.591    
                         clock uncertainty           -0.077     7.514    
    SLICE_X58Y69         FDRE (Setup_fdre_C_R)       -0.429     7.085    Digital_Clock_i/clk_div/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -1.330    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.828ns (23.337%)  route 2.720ns (76.663%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -2.391    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  Digital_Clock_i/clk_div/inst/count_reg[23]/Q
                         net (fo=2, routed)           0.680    -1.255    Digital_Clock_i/clk_div/inst/count_reg[23]
    SLICE_X59Y73         LUT5 (Prop_lut5_I4_O)        0.124    -1.131 r  Digital_Clock_i/clk_div/inst/clk_out_i_4/O
                         net (fo=1, routed)           0.797    -0.334    Digital_Clock_i/clk_div/inst/clk_out_i_4_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124    -0.210 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.193    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.317 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          0.840     1.157    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497     8.005    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
                         clock pessimism             -0.414     7.591    
                         clock uncertainty           -0.077     7.514    
    SLICE_X58Y70         FDRE (Setup_fdre_C_R)       -0.429     7.085    Digital_Clock_i/clk_div/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.828ns (23.337%)  route 2.720ns (76.663%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 8.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -2.391    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.935 r  Digital_Clock_i/clk_div/inst/count_reg[23]/Q
                         net (fo=2, routed)           0.680    -1.255    Digital_Clock_i/clk_div/inst/count_reg[23]
    SLICE_X59Y73         LUT5 (Prop_lut5_I4_O)        0.124    -1.131 r  Digital_Clock_i/clk_div/inst/clk_out_i_4/O
                         net (fo=1, routed)           0.797    -0.334    Digital_Clock_i/clk_div/inst/clk_out_i_4_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124    -0.210 r  Digital_Clock_i/clk_div/inst/clk_out_i_3/O
                         net (fo=1, routed)           0.403     0.193    Digital_Clock_i/clk_div/inst/clk_out_i_3_n_0
    SLICE_X59Y74         LUT4 (Prop_lut4_I3_O)        0.124     0.317 r  Digital_Clock_i/clk_div/inst/clk_out_i_1/O
                         net (fo=33, routed)          0.840     1.157    Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497     8.005    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[11]/C
                         clock pessimism             -0.414     7.591    
                         clock uncertainty           -0.077     7.514    
    SLICE_X58Y70         FDRE (Setup_fdre_C_R)       -0.429     7.085    Digital_Clock_i/clk_div/inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          7.085    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                  5.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.525    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Digital_Clock_i/clk_div/inst/count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.263    Digital_Clock_i/clk_div/inst/count_reg_n_0_[6]
    SLICE_X58Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.152 r  Digital_Clock_i/clk_div/inst/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.152    Digital_Clock_i/clk_div/inst/count_reg[4]_i_1_n_5
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.851    -0.296    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[6]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.105    -0.420    Digital_Clock_i/clk_div/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.582    -0.527    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y72         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  Digital_Clock_i/clk_div/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.254    Digital_Clock_i/clk_div/inst/count_reg[18]
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.143 r  Digital_Clock_i/clk_div/inst/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.143    Digital_Clock_i/clk_div/inst/count_reg[16]_i_1_n_5
    SLICE_X58Y72         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.299    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y72         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[18]/C
                         clock pessimism             -0.229    -0.527    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.105    -0.422    Digital_Clock_i/clk_div/inst/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.580    -0.529    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Digital_Clock_i/clk_div/inst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.256    Digital_Clock_i/clk_div/inst/count_reg[22]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.145 r  Digital_Clock_i/clk_div/inst/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.145    Digital_Clock_i/clk_div/inst/count_reg[20]_i_1_n_5
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.846    -0.301    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[22]/C
                         clock pessimism             -0.229    -0.529    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.105    -0.424    Digital_Clock_i/clk_div/inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.579    -0.530    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y75         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  Digital_Clock_i/clk_div/inst/count_reg[30]/Q
                         net (fo=2, routed)           0.133    -0.257    Digital_Clock_i/clk_div/inst/count_reg[30]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.146 r  Digital_Clock_i/clk_div/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.146    Digital_Clock_i/clk_div/inst/count_reg[28]_i_1_n_5
    SLICE_X58Y75         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.302    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y75         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[30]/C
                         clock pessimism             -0.229    -0.530    
    SLICE_X58Y75         FDRE (Hold_fdre_C_D)         0.105    -0.425    Digital_Clock_i/clk_div/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.583    -0.526    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Digital_Clock_i/clk_div/inst/count_reg[10]/Q
                         net (fo=2, routed)           0.133    -0.253    Digital_Clock_i/clk_div/inst/count_reg[10]
    SLICE_X58Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.142 r  Digital_Clock_i/clk_div/inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.142    Digital_Clock_i/clk_div/inst/count_reg[8]_i_1_n_5
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.850    -0.297    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y70         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[10]/C
                         clock pessimism             -0.230    -0.526    
    SLICE_X58Y70         FDRE (Hold_fdre_C_D)         0.105    -0.421    Digital_Clock_i/clk_div/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.582    -0.527    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y71         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  Digital_Clock_i/clk_div/inst/count_reg[14]/Q
                         net (fo=2, routed)           0.133    -0.254    Digital_Clock_i/clk_div/inst/count_reg[14]
    SLICE_X58Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.143 r  Digital_Clock_i/clk_div/inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.143    Digital_Clock_i/clk_div/inst/count_reg[12]_i_1_n_5
    SLICE_X58Y71         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.850    -0.298    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y71         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[14]/C
                         clock pessimism             -0.230    -0.527    
    SLICE_X58Y71         FDRE (Hold_fdre_C_D)         0.105    -0.422    Digital_Clock_i/clk_div/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.525%)  route 0.145ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.579    -0.530    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y74         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  Digital_Clock_i/clk_div/inst/count_reg[26]/Q
                         net (fo=3, routed)           0.145    -0.245    Digital_Clock_i/clk_div/inst/count_reg[26]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.134 r  Digital_Clock_i/clk_div/inst/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.134    Digital_Clock_i/clk_div/inst/count_reg[24]_i_1_n_5
    SLICE_X58Y74         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.302    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y74         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[26]/C
                         clock pessimism             -0.229    -0.530    
    SLICE_X58Y74         FDRE (Hold_fdre_C_D)         0.105    -0.425    Digital_Clock_i/clk_div/inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.525    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Digital_Clock_i/clk_div/inst/count_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.263    Digital_Clock_i/clk_div/inst/count_reg_n_0_[6]
    SLICE_X58Y69         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.119 r  Digital_Clock_i/clk_div/inst/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    Digital_Clock_i/clk_div/inst/count_reg[4]_i_1_n_4
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.851    -0.296    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y69         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[7]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X58Y69         FDRE (Hold_fdre_C_D)         0.105    -0.420    Digital_Clock_i/clk_div/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.582    -0.527    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y72         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  Digital_Clock_i/clk_div/inst/count_reg[18]/Q
                         net (fo=2, routed)           0.133    -0.254    Digital_Clock_i/clk_div/inst/count_reg[18]
    SLICE_X58Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.110 r  Digital_Clock_i/clk_div/inst/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    Digital_Clock_i/clk_div/inst/count_reg[16]_i_1_n_4
    SLICE_X58Y72         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.299    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y72         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[19]/C
                         clock pessimism             -0.229    -0.527    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.105    -0.422    Digital_Clock_i/clk_div/inst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 Digital_Clock_i/clk_div/inst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/clk_div/inst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out1_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.580    -0.529    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  Digital_Clock_i/clk_div/inst/count_reg[22]/Q
                         net (fo=2, routed)           0.133    -0.256    Digital_Clock_i/clk_div/inst/count_reg[22]
    SLICE_X58Y73         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.112 r  Digital_Clock_i/clk_div/inst/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.112    Digital_Clock_i/clk_div/inst/count_reg[20]_i_1_n_4
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out1_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=33, routed)          0.846    -0.301    Digital_Clock_i/clk_div/inst/clk_in
    SLICE_X58Y73         FDRE                                         r  Digital_Clock_i/clk_div/inst/count_reg[23]/C
                         clock pessimism             -0.229    -0.529    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.105    -0.424    Digital_Clock_i/clk_div/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Digital_Clock_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Digital_Clock_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y66    Digital_Clock_i/clk_div/inst/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y68    Digital_Clock_i/clk_div/inst/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y70    Digital_Clock_i/clk_div/inst/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y71    Digital_Clock_i/clk_div/inst/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y71    Digital_Clock_i/clk_div/inst/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y71    Digital_Clock_i/clk_div/inst/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y72    Digital_Clock_i/clk_div/inst/count_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y72    Digital_Clock_i/clk_div/inst/count_reg[17]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y73    Digital_Clock_i/clk_div/inst/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y73    Digital_Clock_i/clk_div/inst/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y73    Digital_Clock_i/clk_div/inst/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y73    Digital_Clock_i/clk_div/inst/count_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y74    Digital_Clock_i/clk_div/inst/count_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y74    Digital_Clock_i/clk_div/inst/count_reg[25]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y74    Digital_Clock_i/clk_div/inst/count_reg[26]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y74    Digital_Clock_i/clk_div/inst/count_reg[27]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y75    Digital_Clock_i/clk_div/inst/count_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y75    Digital_Clock_i/clk_div/inst/count_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y66    Digital_Clock_i/clk_div/inst/clk_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y68    Digital_Clock_i/clk_div/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y68    Digital_Clock_i/clk_div/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y70    Digital_Clock_i/clk_div/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y71    Digital_Clock_i/clk_div/inst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y71    Digital_Clock_i/clk_div/inst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y71    Digital_Clock_i/clk_div/inst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y72    Digital_Clock_i/clk_div/inst/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y72    Digital_Clock_i/clk_div/inst/count_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y72    Digital_Clock_i/clk_div/inst/count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Digital_Clock_clk_wiz_0_0
  To Clock:  clk_out2_Digital_Clock_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.430%)  route 3.434ns (80.570%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.617    -2.381    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y67         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  Digital_Clock_i/display_0/inst/selcnt_reg[4]/Q
                         net (fo=2, routed)           0.823    -1.102    Digital_Clock_i/display_0/inst/selcnt[4]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.124    -0.978 f  Digital_Clock_i/display_0/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.667    -0.311    Digital_Clock_i/display_0/inst/selcnt[31]_i_8_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.187 f  Digital_Clock_i/display_0/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           1.147     0.960    Digital_Clock_i/display_0/inst/selcnt[31]_i_4_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.084 r  Digital_Clock_i/display_0/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.796     1.881    Digital_Clock_i/display_0/inst/selcnt[31]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.492     8.000    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y74         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[29]/C
                         clock pessimism             -0.414     7.586    
                         clock uncertainty           -0.077     7.509    
    SLICE_X65Y74         FDRE (Setup_fdre_C_R)       -0.429     7.080    Digital_Clock_i/display_0/inst/selcnt_reg[29]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.430%)  route 3.434ns (80.570%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.617    -2.381    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y67         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  Digital_Clock_i/display_0/inst/selcnt_reg[4]/Q
                         net (fo=2, routed)           0.823    -1.102    Digital_Clock_i/display_0/inst/selcnt[4]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.124    -0.978 f  Digital_Clock_i/display_0/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.667    -0.311    Digital_Clock_i/display_0/inst/selcnt[31]_i_8_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.187 f  Digital_Clock_i/display_0/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           1.147     0.960    Digital_Clock_i/display_0/inst/selcnt[31]_i_4_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.084 r  Digital_Clock_i/display_0/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.796     1.881    Digital_Clock_i/display_0/inst/selcnt[31]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.492     8.000    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y74         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[30]/C
                         clock pessimism             -0.414     7.586    
                         clock uncertainty           -0.077     7.509    
    SLICE_X65Y74         FDRE (Setup_fdre_C_R)       -0.429     7.080    Digital_Clock_i/display_0/inst/selcnt_reg[30]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.828ns (19.430%)  route 3.434ns (80.570%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.000ns = ( 8.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.381ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.617    -2.381    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y67         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.456    -1.925 f  Digital_Clock_i/display_0/inst/selcnt_reg[4]/Q
                         net (fo=2, routed)           0.823    -1.102    Digital_Clock_i/display_0/inst/selcnt[4]
    SLICE_X64Y68         LUT4 (Prop_lut4_I1_O)        0.124    -0.978 f  Digital_Clock_i/display_0/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.667    -0.311    Digital_Clock_i/display_0/inst/selcnt[31]_i_8_n_0
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.124    -0.187 f  Digital_Clock_i/display_0/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           1.147     0.960    Digital_Clock_i/display_0/inst/selcnt[31]_i_4_n_0
    SLICE_X64Y70         LUT4 (Prop_lut4_I1_O)        0.124     1.084 r  Digital_Clock_i/display_0/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.796     1.881    Digital_Clock_i/display_0/inst/selcnt[31]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.492     8.000    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y74         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[31]/C
                         clock pessimism             -0.414     7.586    
                         clock uncertainty           -0.077     7.509    
    SLICE_X65Y74         FDRE (Setup_fdre_C_R)       -0.429     7.080    Digital_Clock_i/display_0/inst/selcnt_reg[31]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.058ns (25.018%)  route 3.171ns (74.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.614    -2.384    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y68         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  Digital_Clock_i/display_1/inst/selcnt_reg[5]/Q
                         net (fo=2, routed)           0.701    -1.227    Digital_Clock_i/display_1/inst/selcnt[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124    -1.103 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.821    -0.282    Digital_Clock_i/display_1/inst/selcnt[31]_i_8_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.150    -0.132 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           0.818     0.686    Digital_Clock_i/display_1/inst/selcnt[31]_i_4_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328     1.014 r  Digital_Clock_i/display_1/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.831     1.845    Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.494     8.002    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[21]/C
                         clock pessimism             -0.414     7.588    
                         clock uncertainty           -0.077     7.511    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429     7.082    Digital_Clock_i/display_1/inst/selcnt_reg[21]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.058ns (25.018%)  route 3.171ns (74.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.614    -2.384    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y68         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  Digital_Clock_i/display_1/inst/selcnt_reg[5]/Q
                         net (fo=2, routed)           0.701    -1.227    Digital_Clock_i/display_1/inst/selcnt[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124    -1.103 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.821    -0.282    Digital_Clock_i/display_1/inst/selcnt[31]_i_8_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.150    -0.132 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           0.818     0.686    Digital_Clock_i/display_1/inst/selcnt[31]_i_4_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328     1.014 r  Digital_Clock_i/display_1/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.831     1.845    Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.494     8.002    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[22]/C
                         clock pessimism             -0.414     7.588    
                         clock uncertainty           -0.077     7.511    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429     7.082    Digital_Clock_i/display_1/inst/selcnt_reg[22]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.058ns (25.018%)  route 3.171ns (74.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.614    -2.384    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y68         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  Digital_Clock_i/display_1/inst/selcnt_reg[5]/Q
                         net (fo=2, routed)           0.701    -1.227    Digital_Clock_i/display_1/inst/selcnt[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124    -1.103 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.821    -0.282    Digital_Clock_i/display_1/inst/selcnt[31]_i_8_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.150    -0.132 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           0.818     0.686    Digital_Clock_i/display_1/inst/selcnt[31]_i_4_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328     1.014 r  Digital_Clock_i/display_1/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.831     1.845    Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.494     8.002    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[23]/C
                         clock pessimism             -0.414     7.588    
                         clock uncertainty           -0.077     7.511    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429     7.082    Digital_Clock_i/display_1/inst/selcnt_reg[23]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.058ns (25.018%)  route 3.171ns (74.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.998ns = ( 8.002 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.614    -2.384    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y68         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  Digital_Clock_i/display_1/inst/selcnt_reg[5]/Q
                         net (fo=2, routed)           0.701    -1.227    Digital_Clock_i/display_1/inst/selcnt[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124    -1.103 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.821    -0.282    Digital_Clock_i/display_1/inst/selcnt[31]_i_8_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.150    -0.132 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           0.818     0.686    Digital_Clock_i/display_1/inst/selcnt[31]_i_4_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328     1.014 r  Digital_Clock_i/display_1/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.831     1.845    Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.494     8.002    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[24]/C
                         clock pessimism             -0.414     7.588    
                         clock uncertainty           -0.077     7.511    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429     7.082    Digital_Clock_i/display_1/inst/selcnt_reg[24]
  -------------------------------------------------------------------
                         required time                          7.082    
                         arrival time                          -1.845    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.058ns (25.049%)  route 3.166ns (74.951%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.614    -2.384    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y68         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  Digital_Clock_i/display_1/inst/selcnt_reg[5]/Q
                         net (fo=2, routed)           0.701    -1.227    Digital_Clock_i/display_1/inst/selcnt[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124    -1.103 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.821    -0.282    Digital_Clock_i/display_1/inst/selcnt[31]_i_8_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.150    -0.132 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           0.818     0.686    Digital_Clock_i/display_1/inst/selcnt[31]_i_4_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328     1.014 r  Digital_Clock_i/display_1/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.826     1.840    Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.493     8.001    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y73         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[25]/C
                         clock pessimism             -0.414     7.587    
                         clock uncertainty           -0.077     7.510    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429     7.081    Digital_Clock_i/display_1/inst/selcnt_reg[25]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.058ns (25.049%)  route 3.166ns (74.951%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.614    -2.384    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y68         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  Digital_Clock_i/display_1/inst/selcnt_reg[5]/Q
                         net (fo=2, routed)           0.701    -1.227    Digital_Clock_i/display_1/inst/selcnt[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124    -1.103 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.821    -0.282    Digital_Clock_i/display_1/inst/selcnt[31]_i_8_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.150    -0.132 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           0.818     0.686    Digital_Clock_i/display_1/inst/selcnt[31]_i_4_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328     1.014 r  Digital_Clock_i/display_1/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.826     1.840    Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.493     8.001    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y73         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[26]/C
                         clock pessimism             -0.414     7.587    
                         clock uncertainty           -0.077     7.510    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429     7.081    Digital_Clock_i/display_1/inst/selcnt_reg[26]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@10.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.058ns (25.049%)  route 3.166ns (74.951%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.999ns = ( 8.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -5.754 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -4.094    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.614    -2.384    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y68         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.928 f  Digital_Clock_i/display_1/inst/selcnt_reg[5]/Q
                         net (fo=2, routed)           0.701    -1.227    Digital_Clock_i/display_1/inst/selcnt[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.124    -1.103 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_8/O
                         net (fo=1, routed)           0.821    -0.282    Digital_Clock_i/display_1/inst/selcnt[31]_i_8_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.150    -0.132 f  Digital_Clock_i/display_1/inst/selcnt[31]_i_4/O
                         net (fo=3, routed)           0.818     0.686    Digital_Clock_i/display_1/inst/selcnt[31]_i_4_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328     1.014 r  Digital_Clock_i/display_1/inst/selcnt[31]_i_1/O
                         net (fo=31, routed)          0.826     1.840    Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.408 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.589    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     4.835 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     6.417    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.508 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          1.493     8.001    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y73         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[27]/C
                         clock pessimism             -0.414     7.587    
                         clock uncertainty           -0.077     7.510    
    SLICE_X61Y73         FDRE (Setup_fdre_C_R)       -0.429     7.081    Digital_Clock_i/display_1/inst/selcnt_reg[27]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.586    -0.523    Digital_Clock_i/display_1/inst/clk
    SLICE_X60Y67         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.359 f  Digital_Clock_i/display_1/inst/selcnt_reg[0]/Q
                         net (fo=3, routed)           0.175    -0.184    Digital_Clock_i/display_1/inst/selcnt[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.045    -0.139 r  Digital_Clock_i/display_1/inst/selcnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    Digital_Clock_i/display_1/inst/selcnt_0[0]
    SLICE_X60Y67         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.854    -0.294    Digital_Clock_i/display_1/inst/clk
    SLICE_X60Y67         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[0]/C
                         clock pessimism             -0.230    -0.523    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.120    -0.403    Digital_Clock_i/display_1/inst/selcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.297ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.583    -0.526    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y72         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Digital_Clock_i/display_0/inst/selcnt_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.265    Digital_Clock_i/display_0/inst/selcnt[24]
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.157 r  Digital_Clock_i/display_0/inst/selcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    Digital_Clock_i/display_0/inst/data0[24]
    SLICE_X65Y72         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.850    -0.297    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y72         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[24]/C
                         clock pessimism             -0.230    -0.526    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.105    -0.421    Digital_Clock_i/display_0/inst/selcnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.587    -0.522    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y67         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Digital_Clock_i/display_0/inst/selcnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.261    Digital_Clock_i/display_0/inst/selcnt[4]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.153 r  Digital_Clock_i/display_0/inst/selcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.153    Digital_Clock_i/display_0/inst/data0[4]
    SLICE_X65Y67         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.855    -0.292    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y67         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
                         clock pessimism             -0.231    -0.522    
    SLICE_X65Y67         FDRE (Hold_fdre_C_D)         0.105    -0.417    Digital_Clock_i/display_0/inst/selcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.582    -0.527    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  Digital_Clock_i/display_1/inst/selcnt_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.266    Digital_Clock_i/display_1/inst/selcnt[24]
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.158 r  Digital_Clock_i/display_1/inst/selcnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.158    Digital_Clock_i/display_1/inst/data0[24]
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.849    -0.299    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y72         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[24]/C
                         clock pessimism             -0.229    -0.527    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.105    -0.422    Digital_Clock_i/display_1/inst/selcnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.586    -0.523    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y67         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Digital_Clock_i/display_1/inst/selcnt_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.262    Digital_Clock_i/display_1/inst/selcnt[4]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.154 r  Digital_Clock_i/display_1/inst/selcnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.154    Digital_Clock_i/display_1/inst/data0[4]
    SLICE_X61Y67         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.854    -0.294    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y67         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[4]/C
                         clock pessimism             -0.230    -0.523    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105    -0.418    Digital_Clock_i/display_1/inst/selcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.585    -0.524    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y69         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Digital_Clock_i/display_0/inst/selcnt_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.263    Digital_Clock_i/display_0/inst/selcnt[12]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.155 r  Digital_Clock_i/display_0/inst/selcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.155    Digital_Clock_i/display_0/inst/data0[12]
    SLICE_X65Y69         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.853    -0.294    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y69         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[12]/C
                         clock pessimism             -0.231    -0.524    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105    -0.419    Digital_Clock_i/display_0/inst/selcnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.584    -0.525    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y70         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Digital_Clock_i/display_0/inst/selcnt_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.264    Digital_Clock_i/display_0/inst/selcnt[16]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.156 r  Digital_Clock_i/display_0/inst/selcnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    Digital_Clock_i/display_0/inst/data0[16]
    SLICE_X65Y70         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.852    -0.295    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y70         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[16]/C
                         clock pessimism             -0.231    -0.525    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105    -0.420    Digital_Clock_i/display_0/inst/selcnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.583    -0.526    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y71         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Digital_Clock_i/display_0/inst/selcnt_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.265    Digital_Clock_i/display_0/inst/selcnt[20]
    SLICE_X65Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.157 r  Digital_Clock_i/display_0/inst/selcnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.157    Digital_Clock_i/display_0/inst/data0[20]
    SLICE_X65Y71         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.851    -0.296    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y71         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[20]/C
                         clock pessimism             -0.231    -0.526    
    SLICE_X65Y71         FDRE (Hold_fdre_C_D)         0.105    -0.421    Digital_Clock_i/display_0/inst/selcnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_0/inst/selcnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_0/inst/selcnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.581    -0.528    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y73         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  Digital_Clock_i/display_0/inst/selcnt_reg[28]/Q
                         net (fo=2, routed)           0.120    -0.267    Digital_Clock_i/display_0/inst/selcnt[28]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.159 r  Digital_Clock_i/display_0/inst/selcnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.159    Digital_Clock_i/display_0/inst/data0[28]
    SLICE_X65Y73         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.848    -0.299    Digital_Clock_i/display_0/inst/clk
    SLICE_X65Y73         FDRE                                         r  Digital_Clock_i/display_0/inst/selcnt_reg[28]/C
                         clock pessimism             -0.230    -0.528    
    SLICE_X65Y73         FDRE (Hold_fdre_C_D)         0.105    -0.423    Digital_Clock_i/display_0/inst/selcnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Digital_Clock_i/display_1/inst/selcnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Digital_Clock_i/display_1/inst/selcnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Digital_Clock_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_Digital_Clock_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns - clk_out2_Digital_Clock_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -1.639 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    -1.135    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.584    -0.525    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y69         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Digital_Clock_i/display_1/inst/selcnt_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.264    Digital_Clock_i/display_1/inst/selcnt[12]
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.156 r  Digital_Clock_i/display_1/inst/selcnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.156    Digital_Clock_i/display_1/inst/data0[12]
    SLICE_X61Y69         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Digital_Clock_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Digital_Clock_i/clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  Digital_Clock_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    Digital_Clock_i/clk_wiz/inst/clk_in1_Digital_Clock_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -1.726 r  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    -1.176    Digital_Clock_i/clk_wiz/inst/clk_out2_Digital_Clock_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  Digital_Clock_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=68, routed)          0.851    -0.296    Digital_Clock_i/display_1/inst/clk
    SLICE_X61Y69         FDRE                                         r  Digital_Clock_i/display_1/inst/selcnt_reg[12]/C
                         clock pessimism             -0.230    -0.525    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.105    -0.420    Digital_Clock_i/display_1/inst/selcnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Digital_Clock_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   Digital_Clock_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X64Y67    Digital_Clock_i/display_0/inst/selcnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y69    Digital_Clock_i/display_0/inst/selcnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y67    Digital_Clock_i/display_0/inst/selcnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X65Y72    Digital_Clock_i/display_0/inst/selcnt_reg[21]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y67    Digital_Clock_i/display_0/inst/selcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y67    Digital_Clock_i/display_0/inst/selcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y67    Digital_Clock_i/display_0/inst/selcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y67    Digital_Clock_i/display_0/inst/selcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y67    Digital_Clock_i/display_0/inst/selcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X60Y67    Digital_Clock_i/display_1/inst/selcnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y67    Digital_Clock_i/display_1/inst/selcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y73    Digital_Clock_i/display_1/inst/selcnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y73    Digital_Clock_i/display_1/inst/selcnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y73    Digital_Clock_i/display_1/inst/selcnt_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X64Y67    Digital_Clock_i/display_0/inst/selcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y69    Digital_Clock_i/display_0/inst/selcnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y67    Digital_Clock_i/display_0/inst/selcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X65Y71    Digital_Clock_i/display_0/inst/selcnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Digital_Clock_clk_wiz_0_0
  To Clock:  clkfbout_Digital_Clock_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Digital_Clock_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   Digital_Clock_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Digital_Clock_i/clk_wiz/inst/plle2_adv_inst/CLKFBOUT



