;redcode
;assert 1
	SPL 0, <754
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	MOV -1, <-20
	ADD #270, <1
	JMZ -704, @-31
	MOV -0, <-31
	SUB @50, @3
	CMP -207, <-120
	SLT <120, 106
	CMP -207, <-120
	SLT 20, @12
	SUB @121, 106
	CMP -207, <-120
	SUB @121, 106
	SUB @-127, 100
	SLT #270, <0
	SUB @-127, 100
	JMP @102, -101
	SUB -12, @10
	CMP @-127, 100
	SUB -5, <-20
	SLT <120, 106
	SUB @121, 106
	SLT 121, 0
	SUB -207, <-120
	SUB -12, @10
	SUB @-127, 100
	SUB -207, <-120
	SUB -12, @10
	ADD #270, <1
	MOV -0, <-31
	SUB <121, 101
	SUB -12, @10
	DJN @-12, #10
	MOV -0, <-31
	JMP @12, #300
	ADD -227, <-130
	SUB #72, @200
	SUB #72, @200
	SUB @-127, 100
	SUB @-127, 100
	MOV -1, <-20
	SUB @-127, 100
	CMP -207, <-120
	SLT <124, -106
	SPL 0, <754
	SUB <124, -106
	JMZ @102, -101
	SPL -101, @-150
	SUB -7, 106
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	JMN 300, 95
	JMZ <13, 0
	JMZ <13, 0
	ADD #13, 0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD #23, -0
	ADD #23, -0
	ADD 290, 150
	SUB -8, -0
	CMP <-311, 9
	ADD 270, 60
	SLT 130, 9
	CMP -207, <-120
	SUB @-127, 100
	SPL 1, #-330
	CMP @0, @2
	SPL 1, #-330
	CMP 508, 101
	SPL 0, <-2
	SUB -207, <-120
	CMP #80, @0
	CMP #80, @0
	ADD @121, 106
	MOV -1, <-20
	MOV -1, <-20
	CMP @-127, 100
	CMP #-0, 2
	SPL 502, <-2
	JMZ 130, 9
	JMZ 130, 9
	SPL 0, <-2
	MOV -1, <-20
	JMZ <13, 0
	JMZ <13, 0
	CMP 3, @52
	SLT 290, 150
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-2
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
