// Seed: 144871205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wor id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_1;
  static logic id_8;
  assign id_4 = id_6 && -1 == 1 - -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd87,
    parameter id_5 = 32'd8
) (
    output supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor _id_4,
    output tri _id_5,
    output uwire id_6,
    input wor id_7
);
  assign id_6 = 1 == 1;
  byte [id_4 : 1] id_9[-1 : 1];
  logic [id_5 : id_4] id_10;
  localparam id_11 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_9,
      id_9,
      id_11,
      id_10
  );
endmodule
