Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Nov 14 16:10:28 2019
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    78 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           24 |
| Yes          | No                    | No                     |              27 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             178 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------------------------+----------------------------------------------+------------------+----------------+
|        Clock Signal       |                       Enable Signal                      |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG     | nolabel_line21/my_spi/ready_to_send_out_reg_0            |                                              |                1 |              1 |
|  clk_100mhz_IBUF_BUFG     | nolabel_line21/my_spi/mosi_i_1_n_0                       | reset_debouncer/reset                        |                1 |              1 |
|  clkdivider/inst/clk_out1 |                                                          | display/strobe_out[2]_i_1_n_0                |                2 |              3 |
|  clkdivider/inst/clk_out1 |                                                          | display/counter_reg[2]                       |                2 |              3 |
|  clkdivider/inst/clk_out1 | nolabel_line40/receiver/divider/E[0]                     | reset_debouncer/reset                        |                1 |              4 |
|  clk_100mhz_IBUF_BUFG     |                                                          |                                              |                3 |              4 |
|  clkdivider/inst/clk_out1 |                                                          | nolabel_line40/receiver/divider/clean_reg[0] |                1 |              6 |
|  clk_100mhz_IBUF_BUFG     |                                                          | reset_debouncer/reset                        |                3 |              8 |
|  clkdivider/inst/clk_out1 | reset_debouncer/E[0]                                     |                                              |                5 |             10 |
|  clkdivider/inst/clk_out1 | nolabel_line40/receiver/divider/divided_clock_reg_2[0]   | nolabel_line40/receiver/divider/SR[0]        |                4 |             10 |
|  clkdivider/inst/clk_out1 | nolabel_line40/y_filter/calculated_data2_i_1_n_0         | reset_debouncer/reset                        |                4 |             16 |
|  clkdivider/inst/clk_out1 | nolabel_line40/y_filter/calculated_data[0]_i_1_n_0       |                                              |                4 |             16 |
|  clkdivider/inst/clk_out1 | nolabel_line40/button_divider/E[0]                       | reset_debouncer/reset                        |                6 |             18 |
|  clkdivider/inst/clk_out1 | nolabel_line40/left_button_debounce/count[0]_i_2_n_0     | reset_debouncer/clear                        |                5 |             20 |
|  clkdivider/inst/clk_out1 | nolabel_line40/right_button_debounce/count[0]_i_2__0_n_0 | reset_debouncer/clean_reg[0]_0               |                5 |             20 |
|  clk_100mhz_IBUF_BUFG     | reset_debouncer/sel                                      | reset_debouncer/count[0]_i_1__1_n_0          |                5 |             20 |
|  clk_100mhz_IBUF_BUFG     | nolabel_line21/my_spi/ready_to_send                      | reset_debouncer/reset                        |                3 |             22 |
|  clkdivider/inst/clk_out1 |                                                          |                                              |               13 |             28 |
|  clkdivider/inst/clk_out1 | nolabel_line40/receiver/divider/divided_clock_reg_0[0]   | reset_debouncer/reset                        |               10 |             47 |
|  clkdivider/inst/clk_out1 |                                                          | reset_debouncer/reset                        |               16 |             57 |
+---------------------------+----------------------------------------------------------+----------------------------------------------+------------------+----------------+


