<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIe API Manual: SGDMA.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<div class="nav">
<a class="el" href="dir_000001.html">DevObjs</a></div>
<h1>SGDMA.h</h1><a href="_s_g_d_m_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment">00001 <span class="comment">/*</span>
00002 <span class="comment"> *  COPYRIGHT (c) 2008 by Lattice Semiconductor Corporation</span>
00003 <span class="comment"> *</span>
00004 <span class="comment"> * All rights reserved. All use of this software and documentation is</span>
00005 <span class="comment"> * subject to the License Agreement located in the file LICENSE.</span>
00006 <span class="comment"> */</span>
00007 
00010 <span class="preprocessor">#ifndef LATTICE_SEMI_PCIE_SGDMA_H</span>
00011 <span class="preprocessor"></span><span class="preprocessor">#define LATTICE_SEMI_PCIE_SGDMA_H</span>
00012 <span class="preprocessor"></span>
00013 <span class="preprocessor">#define POSIX_C_SOURCE 199506</span>
00014 <span class="preprocessor"></span>
00015 <span class="preprocessor">#include &lt;unistd.h&gt;</span>
00016 <span class="preprocessor">#include &lt;sys/types.h&gt;</span>
00017 <span class="preprocessor">#include &lt;string&gt;</span>
00018 <span class="preprocessor">#include &lt;exception&gt;</span>
00019 
00020 <span class="preprocessor">#include "dllDef.h"</span>
00021 
00022 <span class="preprocessor">#include "<a class="code" href="_device_8h.html">Device.h</a>"</span>
00023 <span class="preprocessor">#include "<a class="code" href="_register_access_8h.html">RegisterAccess.h</a>"</span>
00024 <span class="preprocessor">#include "<a class="code" href="_l_s_c_d_m_a___i_f_8h.html">LSCDMA_IF.h</a>"</span>
00025 
00026 <span class="comment">/*</span>
00027 <span class="comment"> * Lattice Semiconductor Corp. namespace.</span>
00028 <span class="comment"> */</span>
00029 <span class="keyword">namespace </span>LatticeSemi_PCIe
00030 {
00031 
00032 
00033 <span class="preprocessor">#define SGDMA_ID_VALID    0x12040000</span>
00034 <span class="preprocessor"></span>
00035 <span class="comment">//----------------------------------------</span>
00036 <span class="comment">//             DMA IP Defines</span>
00037 <span class="comment">//----------------------------------------</span>
00038 <span class="preprocessor">#define BUS_A   0</span>
00039 <span class="preprocessor"></span><span class="preprocessor">#define BUS_B   1</span>
00040 <span class="preprocessor"></span><span class="preprocessor">#define PB      2</span>
00041 <span class="preprocessor"></span>
00042 <span class="comment">// SGDMA IP Registers</span>
00043 <span class="preprocessor">#define IPID_REG       0x00</span>
00044 <span class="preprocessor"></span><span class="preprocessor">#define IPVER_REG      0x04</span>
00045 <span class="preprocessor"></span><span class="preprocessor">#define GCONTROL_REG   0x08</span>
00046 <span class="preprocessor"></span><span class="preprocessor">#define GSTATUS_REG    0x0c</span>
00047 <span class="preprocessor"></span><span class="preprocessor">#define GEVENT_REG     0x10</span>
00048 <span class="preprocessor"></span><span class="preprocessor">#define GERROR_REG     0x14</span>
00049 <span class="preprocessor"></span><span class="preprocessor">#define GARBITER_REG   0x18</span>
00050 <span class="preprocessor"></span><span class="preprocessor">#define GAUX_REG       0x1c</span>
00051 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_CTRL_BASE 0x200</span>
00052 <span class="preprocessor"></span><span class="preprocessor">#define BD_BASE        0x400</span>
00053 <span class="preprocessor"></span>
00054 
00055 <span class="comment">// Use with SRC_BUS() and DST_BUS() macros  to define BUS size</span>
00056 <span class="preprocessor">#define DATA_64BIT   3</span>
00057 <span class="preprocessor"></span><span class="preprocessor">#define DATA_32BIT   2</span>
00058 <span class="preprocessor"></span><span class="preprocessor">#define DATA_16BIT   1</span>
00059 <span class="preprocessor"></span><span class="preprocessor">#define DATA_8BIT    0</span>
00060 <span class="preprocessor"></span>
00061 <span class="preprocessor">#define EOL       1</span>
00062 <span class="preprocessor"></span><span class="preprocessor">#define NEXT      0</span>
00063 <span class="preprocessor"></span><span class="preprocessor">#define SPLIT     2</span>
00064 <span class="preprocessor"></span><span class="preprocessor">#define LOCK      4</span>
00065 <span class="preprocessor"></span><span class="preprocessor">#define AUTORTY   8</span>
00066 <span class="preprocessor"></span>
00067 <span class="preprocessor">#define ADDR_MODE_FIFO 0</span>
00068 <span class="preprocessor"></span><span class="preprocessor">#define ADDR_MODE_MEM  1</span>
00069 <span class="preprocessor"></span><span class="preprocessor">#define ADDR_MODE_LOOP 2</span>
00070 <span class="preprocessor"></span>
00071 <span class="preprocessor">#define SRC_SIZE(a) (a&lt;&lt;10) // 0=8 bit, 1=16 bit, 2=32 bit, 3=64 bit</span>
00072 <span class="preprocessor"></span><span class="preprocessor">#define SRC_ADDR_MODE(a) (a&lt;&lt;13)  // 0=FIFO, 1=MEM, 2=LOOP</span>
00073 <span class="preprocessor"></span><span class="preprocessor">#define SRC_BUS(a) (a&lt;&lt;8)</span>
00074 <span class="preprocessor"></span><span class="preprocessor">#define SRC_MEM (1&lt;&lt;13)</span>
00075 <span class="preprocessor"></span><span class="preprocessor">#define SRC_FIFO (0&lt;&lt;13)</span>
00076 <span class="preprocessor"></span>
00077 <span class="preprocessor">#define DST_SIZE(a) (a&lt;&lt;18) // 0=8 bit, 1=16 bit, 2=32 bit, 3=64 bit</span>
00078 <span class="preprocessor"></span><span class="preprocessor">#define DST_ADDR_MODE(a) (a&lt;&lt;21)  // 0=FIFO, 1=MEM, 2=LOOP</span>
00079 <span class="preprocessor"></span><span class="preprocessor">#define DST_BUS(a) (a&lt;&lt;16)</span>
00080 <span class="preprocessor"></span><span class="preprocessor">#define DST_MEM (1&lt;&lt;21)</span>
00081 <span class="preprocessor"></span><span class="preprocessor">#define DST_FIFO (0&lt;&lt;21)</span>
00082 <span class="preprocessor"></span>
00083 <span class="preprocessor">#define CHAN_CTRL(n)   (0x200 + n * 32)   // Channel n Control Register</span>
00084 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STAT(n)   (0x204 + n * 32)   // Channel n status Register</span>
00085 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_CURSRC(n) (0x208 + n * 32)   // Channel n Current Source being read</span>
00086 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_CURDST(n) (0x20c + n * 32)   // Channel n Current Destination being written</span>
00087 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_CURXFR(n) (0x210 + n * 32)   // Channel n Current Xfer Count still remaining</span>
00088 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_PBOFF(n)  (0x214 + n * 32)   // Channel n Packet Buffer Offset</span>
00089 <span class="preprocessor"></span>
00090 <span class="preprocessor">#define BD_CFG0(n) (0x400 + n * 16)   // Buffer Descriptor Config0 Register</span>
00091 <span class="preprocessor"></span><span class="preprocessor">#define BD_CFG1(n) (0x404 + n * 16)   // Buffer Descriptor Config1 Register</span>
00092 <span class="preprocessor"></span><span class="preprocessor">#define BD_SRC(n)  (0x408 + n * 16)   // Buffer Descriptor Source Address Register</span>
00093 <span class="preprocessor"></span><span class="preprocessor">#define BD_DST(n)  (0x40c + n * 16)   // Buffer Descriptor Destination Address Register</span>
00094 <span class="preprocessor"></span>
00095 <span class="preprocessor">#define CHAN_STATUS_ENABLED  1</span>
00096 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_REQUEST  2</span>
00097 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_XFERCOMP 4</span>
00098 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_EOD      8</span>
00099 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_CLRCOMP  0x10</span>
00100 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_ERRORS   0x00ff0000</span>
00101 <span class="preprocessor"></span>
00102 <span class="preprocessor">#define XFER_SIZE(a) (a)</span>
00103 <span class="preprocessor"></span><span class="preprocessor">#define BURST_SIZE(a) (a&lt;&lt;16)</span>
00104 <span class="preprocessor"></span>
00105 <span class="preprocessor">#define PKT_BUF(x) (x) </span>
00106 <span class="preprocessor"></span><span class="preprocessor">#define PKT_BUF_SIZE 4096   // this is the default SGDMAC Pkt Buf size (and what is instantiated)</span>
00107 <span class="preprocessor"></span>
<a name="l00207"></a><a class="code" href="class_lattice_semi___p_c_ie_1_1_s_g_d_m_a.html">00207</a> <span class="keyword">class </span>DLLIMPORT SGDMA : <span class="keyword">public</span> LatticeSemi_PCIe::<a class="code" href="class_lattice_semi___p_c_ie_1_1_device.html">Device</a>
00208 {
00209 <span class="keyword">public</span>:
00210     SGDMA(<span class="keyword">const</span> <span class="keywordtype">char</span> *nameStr, uint32_t addr, <a class="code" href="class_lattice_semi___p_c_ie_1_1_l_s_c_d_m_a___i_f.html">LatticeSemi_PCIe::LSCDMA_IF</a> *pRA);
00211     <span class="keyword">virtual</span> ~SGDMA();
00212 
00213 
00214 
00215     <span class="keywordtype">bool</span> ReadFromCB(uint8_t chan,
00216                    size_t len, 
00217                    uint32_t destAddr, 
00218                    uint32_t destMode, 
00219                    uint32_t destSize, 
00220                    uint32_t numBDs=1,
00221                    uint32_t startBD=0);
00222 
00223     <span class="keywordtype">bool</span> WriteToCB(uint8_t chan,
00224                    size_t len, 
00225                    uint32_t srcAddr, 
00226                    uint32_t srcMode, 
00227                    uint32_t srcSize, 
00228                    uint32_t numBDs=1,
00229                    uint32_t startBD=0);
00230 
00231     <span class="keywordtype">void</span>    enableCore(uint16_t chanMask);
00232     <span class="keywordtype">void</span>    disableCore(<span class="keywordtype">void</span>);
00233 
00234     uint32_t getID(<span class="keywordtype">void</span>);
00235     <span class="keywordtype">void</span>    getHdwParams(uint8_t &amp;numChan, uint32_t &amp;numBDs);
00236     <span class="keywordtype">void</span>    getChanStatusStr(string &amp;outs, uint32_t chan);
00237 
00238     <span class="keywordtype">bool</span>    checkChanStatus(uint32_t chan);
00239 
00240     size_t   getDrvrCB(uint32_t *buf, size_t len=0);
00241     size_t   setDrvrCB(uint32_t *buf, size_t len=0);
00242     size_t   getSizeDrvrCB(<span class="keywordtype">void</span>);
00243     <span class="keywordtype">void</span>    fillDrvrCB(uint32_t val, size_t len=0);
00244     <span class="keywordtype">void</span>    fillPatternDrvrCB(uint32_t pattern, size_t len=0);
00245     <span class="keywordtype">void</span>    clearDrvrCB(<span class="keywordtype">void</span>);
00246     <span class="keywordtype">int</span>     checkDrvrCB(size_t len=0);
00247     <span class="keywordtype">void</span>    showDrvrCB(size_t len=0);
00248     <span class="keywordtype">bool</span>    testDrvrCB(<span class="keywordtype">void</span>);
00249 
00250 
00251     <span class="keywordtype">void</span>    showGlobalRegs(<span class="keywordtype">void</span>);
00252     <span class="keywordtype">void</span>    showChannelRegs(<span class="keywordtype">void</span>);
00253     <span class="keywordtype">void</span>    showBufDescRegs(<span class="keywordtype">void</span>);
00254 
00255     <span class="keywordtype">bool</span>    verifyBufDescRegs(<span class="keywordtype">void</span>);
00256 
00257 
00258 <span class="keyword">private</span>:
00259     <a class="code" href="class_lattice_semi___p_c_ie_1_1_l_s_c_d_m_a___i_f.html">LSCDMA_IF</a> *pDrvr; 
00260 
00261     <span class="keyword">const</span> <a class="code" href="struct_d_m_a_resource_info__t.html">DMAResourceInfo_t</a> *pDMAInfo;
00262 
00263     <span class="keywordtype">bool</span> gotCBDMA;
00264     ULONG CBDMABufSize;
00265     ULONG physCBDMAAddr;
00266     uint8_t numChannels;
00267     uint32_t numBDs;
00268 
00269     uint32_t *ReadDmaBuf;
00270     uint32_t *WriteDmaBuf;
00271 };
00272 
00273 } <span class="comment">// end namespace</span>
00274 
00275 <span class="preprocessor">#endif</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:26 2008 for Lattice PCIe API Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
