// Seed: 1866382779
module module_0 #(
    parameter id_6 = 32'd15
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wor id_1;
  parameter id_4 = 1;
  wire id_5;
  pmos (1'b0, -1, 1);
  wire _id_6;
  wire id_7;
  assign id_1 = {1'b0{1}} == 1'h0;
  parameter id_8 = -1;
  logic [  id_6 : -1] id_9 = 1;
  logic [-1 : -1 'b0] id_10;
endmodule
module module_1;
  wire \id_1 ;
  module_0 modCall_1 (
      \id_1 ,
      \id_1 ,
      \id_1
  );
endmodule
