

================================================================
== Vitis HLS Report for 'process_udp_64_4'
================================================================
* Date:           Tue Aug 15 18:30:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  3.517 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_udp2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_udp2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_udp2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i49 %rx_udpMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_udp2shiftFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_ip2udpFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:31]   --->   Operation 16 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_ip2udpFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:43]   --->   Operation 17 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %tmp_i, void %process_udp<64>4.exit, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:43]   --->   Operation 18 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.33ns)   --->   "%rx_ip2udpFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_ip2udpFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:45]   --->   Operation 19 'read' 'rx_ip2udpFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i128 %rx_ip2udpFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:45]   --->   Operation 20 'trunc' 'currWord_data_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_ip2udpFifo_read, i128 72" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:45]   --->   Operation 21 'bitselect' 'currWord_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pu_header_ready_load = load i1 %pu_header_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:55]   --->   Operation 22 'load' 'pu_header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pu_header_idx_load = load i16 %pu_header_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:64]   --->   Operation 23 'load' 'pu_header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_s = load i64 %pu_header_header_V"   --->   Operation 24 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i64 %p_Val2_s" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:55]   --->   Operation 25 'trunc' 'trunc_ln55' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.84ns)   --->   "%br_ln55 = br i1 %pu_header_ready_load, void %if.else.i.i, void %_ZN12packetHeaderILi64ELi64EE9parseWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:55]   --->   Operation 26 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.84>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i128 %rx_ip2udpFifo_read"   --->   Operation 27 'trunc' 'trunc_ln368' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln368 = store i64 %currWord_data_V, i64 %pu_header_header_V"   --->   Operation 28 'store' 'store_ln368' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%add_ln67 = add i16 %pu_header_idx_load, i16 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:67]   --->   Operation 29 'add' 'add_ln67' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.84ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi64ELi64EE9parseWordER7ap_uintILi64EE.exit.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:73]   --->   Operation 30 'br' 'br_ln73' <Predicate = (tmp_i & !pu_header_ready_load)> <Delay = 0.84>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%pu_header_ready_flag_0_i = phi i1 0, void %if.then.i, i1 1, void %if.else.i.i"   --->   Operation 31 'phi' 'pu_header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pu_header_idx_new_0_i = phi i16 0, void %if.then.i, i16 %add_ln67, void %if.else.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:67]   --->   Operation 32 'phi' 'pu_header_idx_new_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%metaWritten_2_load = load i1 %metaWritten_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:53]   --->   Operation 33 'load' 'metaWritten_2_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%br_ln66 = br i1 %metaWritten_2_load, void %if.then9.i, void %if.end18.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:66]   --->   Operation 34 'br' 'br_ln66' <Predicate = (tmp_i)> <Delay = 0.84>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%br_ln71 = br void %if.end18.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:71]   --->   Operation 35 'br' 'br_ln71' <Predicate = (tmp_i & !metaWritten_2_load)> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_1)   --->   "%metaWritten_6_flag_0_i = phi i1 0, void %if.then4.i, i1 1, void %if.then9.i"   --->   Operation 36 'phi' 'metaWritten_6_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%or_ln73 = or i1 %currWord_last_V, i1 %pu_header_ready_flag_0_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73]   --->   Operation 37 'or' 'or_ln73' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%xor_ln73 = xor i1 %currWord_last_V, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73]   --->   Operation 38 'xor' 'xor_ln73' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.47ns)   --->   "%select_ln73 = select i1 %currWord_last_V, i16 0, i16 %pu_header_idx_new_0_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73]   --->   Operation 39 'select' 'select_ln73' <Predicate = (tmp_i)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln73_1 = or i1 %currWord_last_V, i1 %metaWritten_6_flag_0_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73]   --->   Operation 40 'or' 'or_ln73_1' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73_1, void %if.end21.new4.i, void %mergeST3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73]   --->   Operation 41 'br' 'br_ln73' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln70 = store i1 %xor_ln73, i1 %metaWritten_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:70]   --->   Operation 42 'store' 'store_ln70' <Predicate = (tmp_i & or_ln73_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end21.new4.i"   --->   Operation 43 'br' 'br_ln0' <Predicate = (tmp_i & or_ln73_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73, void %if.end21.new.i, void %mergeST1.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73]   --->   Operation 44 'br' 'br_ln73' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %select_ln73, i16 %pu_header_idx" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:67]   --->   Operation 45 'store' 'store_ln67' <Predicate = (tmp_i & or_ln73)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %xor_ln73, i1 %pu_header_ready" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:65]   --->   Operation 46 'store' 'store_ln65' <Predicate = (tmp_i & or_ln73)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end21.new.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = (tmp_i & or_ln73)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln78 = br void %process_udp<64>4.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:78]   --->   Operation 48 'br' 'br_ln78' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_Val2_11_in_i_in = phi i48 %trunc_ln55, void %if.then.i, i48 %trunc_ln368, void %if.else.i.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:55]   --->   Operation 49 'phi' 'p_Val2_11_in_i_in' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i_250 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %p_Val2_11_in_i_in, i32 24, i32 31"   --->   Operation 50 'partselect' 'tmp_i_250' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_120_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %p_Val2_11_in_i_in, i32 16, i32 23"   --->   Operation 51 'partselect' 'tmp_120_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_120_i, i8 %tmp_i_250"   --->   Operation 52 'bitconcatenate' 'p_Result_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.18ns)   --->   "%icmp_ln1019 = icmp_eq  i16 %p_Result_s, i16 4791"   --->   Operation 53 'icmp' 'icmp_ln1019' <Predicate = (tmp_i)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.48ns)   --->   "%and_ln53 = and i1 %metaWritten_2_load, i1 %icmp_ln1019" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:53]   --->   Operation 54 'and' 'and_ln53' <Predicate = (tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %and_ln53, void %if.then4.i, void %if.then2.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:53]   --->   Operation 55 'br' 'br_ln53' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_121_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %p_Val2_11_in_i_in, i32 8, i32 15"   --->   Operation 56 'partselect' 'tmp_121_i' <Predicate = (tmp_i & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i48 %p_Val2_11_in_i_in"   --->   Operation 57 'trunc' 'trunc_ln628' <Predicate = (tmp_i & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_124_i = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %p_Val2_11_in_i_in, i32 32, i32 39"   --->   Operation 58 'partselect' 'tmp_124_i' <Predicate = (tmp_i & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %p_Val2_11_in_i_in, i32 40, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:69]   --->   Operation 59 'partselect' 'tmp' <Predicate = (tmp_i & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_05 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i8.i8.i8.i8.i8.i8, i1 %icmp_ln1019, i8 %tmp_124_i, i8 %tmp, i8 %tmp_120_i, i8 %tmp_i_250, i8 %trunc_ln628, i8 %tmp_121_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:69]   --->   Operation 60 'bitconcatenate' 'p_05' <Predicate = (tmp_i & !metaWritten_2_load)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.33ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i49P0A, i49 %rx_udpMetaFifo, i49 %p_05" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:69]   --->   Operation 61 'write' 'write_ln69' <Predicate = (tmp_i & !metaWritten_2_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 49> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.33>
ST_3 : Operation 62 [1/1] (2.33ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_udp2shiftFifo, i128 %rx_ip2udpFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:55]   --->   Operation 62 'write' 'write_ln55' <Predicate = (tmp_i & and_ln53)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln56 = br void %if.then4.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:56]   --->   Operation 63 'br' 'br_ln56' <Predicate = (tmp_i & and_ln53)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 3.31ns
The critical path consists of the following:
	fifo read operation ('rx_ip2udpFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:45) on port 'rx_ip2udpFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:45) [24]  (2.34 ns)
	'xor' operation ('xor_ln73', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73) [64]  (0.485 ns)
	'store' operation ('store_ln70', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:70) of variable 'xor_ln73', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:73 on static variable 'metaWritten_2' [69]  (0 ns)
	blocking operation 0.485 ns on control path)

 <State 2>: 3.52ns
The critical path consists of the following:
	'phi' operation ('p_Val2_11_in_i_in', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:55) with incoming values : ('trunc_ln55', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/../packet.hpp:55) ('trunc_ln368') [40]  (0 ns)
	'icmp' operation ('icmp_ln1019') [45]  (1.18 ns)
	fifo write operation ('write_ln69', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:69) on port 'rx_udpMetaFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:69) [59]  (2.34 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	fifo write operation ('write_ln55', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:55) on port 'rx_udp2shiftFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../udp/udp.cpp:55) [49]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
