/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:57 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_0_EP_CFG_LTR_H__
#define BCHP_PCIE_0_EP_CFG_LTR_H__

/***************************************************************************
 *PCIE_0_EP_CFG_LTR
 ***************************************************************************/
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP           0x004721b0 /* [RO] LTR_cap */
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER  0x004721b4 /* [RW] latency_register */

/***************************************************************************
 *LTR_CAP - LTR_cap
 ***************************************************************************/
/* PCIE_0_EP_CFG_LTR :: LTR_CAP :: NEXT [31:20] */
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_NEXT_MASK                   0xfff00000
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_NEXT_SHIFT                  20
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_NEXT_DEFAULT                0x00000240

/* PCIE_0_EP_CFG_LTR :: LTR_CAP :: CAP_VER [19:16] */
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_CAP_VER_MASK                0x000f0000
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_CAP_VER_SHIFT               16
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_CAP_VER_DEFAULT             0x00000001

/* PCIE_0_EP_CFG_LTR :: LTR_CAP :: LTR_EXT_CAP_ID [15:00] */
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_LTR_EXT_CAP_ID_MASK         0x0000ffff
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_LTR_EXT_CAP_ID_SHIFT        0
#define BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP_LTR_EXT_CAP_ID_DEFAULT      0x00000018

/***************************************************************************
 *LATENCY_REGISTER - latency_register
 ***************************************************************************/
/* PCIE_0_EP_CFG_LTR :: LATENCY_REGISTER :: RESERVED1 [31:29] */
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_RESERVED1_MASK     0xe0000000
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_RESERVED1_SHIFT    29

/* PCIE_0_EP_CFG_LTR :: LATENCY_REGISTER :: MAX_NO_SNOOP_LATE_SCALE [28:26] */
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_NO_SNOOP_LATE_SCALE_MASK 0x1c000000
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_NO_SNOOP_LATE_SCALE_SHIFT 26
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_NO_SNOOP_LATE_SCALE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_LTR :: LATENCY_REGISTER :: MAX_NO_SNOOP_LATE_VALUE [25:16] */
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_NO_SNOOP_LATE_VALUE_MASK 0x03ff0000
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_NO_SNOOP_LATE_VALUE_SHIFT 16
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_NO_SNOOP_LATE_VALUE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_LTR :: LATENCY_REGISTER :: RESERVED0 [15:13] */
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_RESERVED0_MASK     0x0000e000
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_RESERVED0_SHIFT    13

/* PCIE_0_EP_CFG_LTR :: LATENCY_REGISTER :: MAX_SNOOP_LATE_SCALE [12:10] */
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_SNOOP_LATE_SCALE_MASK 0x00001c00
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_SNOOP_LATE_SCALE_SHIFT 10
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_SNOOP_LATE_SCALE_DEFAULT 0x00000000

/* PCIE_0_EP_CFG_LTR :: LATENCY_REGISTER :: MAX_SNOOP_LATE_VALUE [09:00] */
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_SNOOP_LATE_VALUE_MASK 0x000003ff
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_SNOOP_LATE_VALUE_SHIFT 0
#define BCHP_PCIE_0_EP_CFG_LTR_LATENCY_REGISTER_MAX_SNOOP_LATE_VALUE_DEFAULT 0x00000000

#endif /* #ifndef BCHP_PCIE_0_EP_CFG_LTR_H__ */

/* End of File */
