# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do rom_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Home/Desktop/RISC-V\ Single\ Cycle\ Core\ in\ Verilog/RISC-Vprocessors/rom {C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:28 on Nov 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom" C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 16:19:28 on Nov 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Home/Desktop/RISC-V\ Single\ Cycle\ Core\ in\ Verilog/RISC-Vprocessors/rom {C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom/rom_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:28 on Nov 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom" C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom/rom_tb.v 
# -- Compiling module rom_tb
# 
# Top level modules:
# 	rom_tb
# End time: 16:19:28 on Nov 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  rom_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" rom_tb 
# Start time: 16:19:29 on Nov 24,2024
# Loading work.rom_tb
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Addess = 00, Data = 00000000
# Addess = 04, Data = 00000000
# Addess = 08, Data = 00500113
# Addess = 0c, Data = 00c00193
# Addess = 10, Data = ff718393
# Addess = 14, Data = 0023e233
# Addess = 18, Data = 0041f2b3
# Addess = 1c, Data = 004282b3
# Addess = 20, Data = 02728863
# Addess = 24, Data = 0041a233
# Addess = 28, Data = 00020463
# Addess = 2c, Data = 00000293
# Addess = 30, Data = 0023a233
# Addess = 34, Data = 005203b3
# Addess = 38, Data = 402383b3
# Addess = 3c, Data = 0471aa23
# Addess = 40, Data = 06002103
# Addess = 44, Data = 005104b3
# Addess = 48, Data = 008001ef
# Addess = 4c, Data = 00100113
# Addess = 50, Data = 00910133
# Addess = 54, Data = 0221a023
# Addess = 58, Data = 00210063
# Addess = 5c, Data = 00000000
# Addess = 60, Data = 00000000
# Addess = 64, Data = 00000000
# Addess = 68, Data = 00000000
# Addess = 6c, Data = 00000000
# Addess = 70, Data = 00000000
# Addess = 74, Data = 00000000
# ** Note: $stop    : C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom/rom_tb.v(28)
#    Time: 300 ps  Iteration: 0  Instance: /rom_tb
# Break in Module rom_tb at C:/Users/Home/Desktop/RISC-V Single Cycle Core in Verilog/RISC-Vprocessors/rom/rom_tb.v line 28
# End time: 16:20:15 on Nov 24,2024, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
