INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/Verilog_everyday/dc_shell_prj_temp/rtl/BCD_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/Verilog_everyday/dc_shell_prj_temp/behav_sim/BCD_encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_encoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/KANG Jian/Desktop/Verilog_everyday/fpga_test/bcd_encoder_test/bcd_encoder_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
