

================================================================
== Vitis HLS Report for 'lenet_top'
================================================================
* Date:           Mon Apr  7 00:42:53 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1618811|  1618811| 20.397 ms | 20.397 ms |  1618812|  1618812|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%fc1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 13 'read' 'fc1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%flat_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %flat_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 14 'read' 'flat_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%pool2_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pool2_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 15 'read' 'pool2_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv2_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 16 'read' 'conv2_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%pool1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pool1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 17 'read' 'pool1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv1_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_out" [lenet_proj/lenet_top.cpp:32]   --->   Operation 18 'read' 'conv1_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%image_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %image_r" [lenet_proj/lenet_top.cpp:32]   --->   Operation 19 'read' 'image_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 56 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln62 = call void @conv2d_layer, i32 %gmem, i64 %image_read, i64 %conv1_out_read, i32 %conv1_biases, i32 %conv1_weights_0_0_0, i32 %conv1_weights_0_1_0, i32 %conv1_weights_0_2_0, i32 %conv1_weights_0_3_0, i32 %conv1_weights_0_4_0, i32 %conv1_weights_1_0_0, i32 %conv1_weights_1_1_0, i32 %conv1_weights_1_2_0, i32 %conv1_weights_1_3_0, i32 %conv1_weights_1_4_0, i32 %conv1_weights_2_0_0, i32 %conv1_weights_2_1_0, i32 %conv1_weights_2_2_0, i32 %conv1_weights_2_3_0, i32 %conv1_weights_2_4_0, i32 %conv1_weights_3_0_0, i32 %conv1_weights_3_1_0, i32 %conv1_weights_3_2_0, i32 %conv1_weights_3_3_0, i32 %conv1_weights_3_4_0, i32 %conv1_weights_4_0_0, i32 %conv1_weights_4_1_0, i32 %conv1_weights_4_2_0, i32 %conv1_weights_4_3_0, i32 %conv1_weights_4_4_0" [lenet_proj/lenet_top.cpp:62]   --->   Operation 20 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln62 = call void @conv2d_layer, i32 %gmem, i64 %image_read, i64 %conv1_out_read, i32 %conv1_biases, i32 %conv1_weights_0_0_0, i32 %conv1_weights_0_1_0, i32 %conv1_weights_0_2_0, i32 %conv1_weights_0_3_0, i32 %conv1_weights_0_4_0, i32 %conv1_weights_1_0_0, i32 %conv1_weights_1_1_0, i32 %conv1_weights_1_2_0, i32 %conv1_weights_1_3_0, i32 %conv1_weights_1_4_0, i32 %conv1_weights_2_0_0, i32 %conv1_weights_2_1_0, i32 %conv1_weights_2_2_0, i32 %conv1_weights_2_3_0, i32 %conv1_weights_2_4_0, i32 %conv1_weights_3_0_0, i32 %conv1_weights_3_1_0, i32 %conv1_weights_3_2_0, i32 %conv1_weights_3_3_0, i32 %conv1_weights_3_4_0, i32 %conv1_weights_4_0_0, i32 %conv1_weights_4_1_0, i32 %conv1_weights_4_2_0, i32 %conv1_weights_4_3_0, i32 %conv1_weights_4_4_0" [lenet_proj/lenet_top.cpp:62]   --->   Operation 21 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln65 = call void @maxpool_layer, i32 %gmem, i64 %conv1_out_read, i64 %pool1_out_read, void %call_ln62, void %call_ln62" [lenet_proj/lenet_top.cpp:65]   --->   Operation 22 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln65 = call void @maxpool_layer, i32 %gmem, i64 %conv1_out_read, i64 %pool1_out_read, void %call_ln62, void %call_ln62" [lenet_proj/lenet_top.cpp:65]   --->   Operation 23 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln68 = call void @conv2d_6to16_layer, i32 %gmem, i64 %pool1_out_read, i64 %conv2_out_read, i32 %conv2_weights, i32 %conv2_biases, void %call_ln65, void %call_ln65" [lenet_proj/lenet_top.cpp:68]   --->   Operation 24 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln68 = call void @conv2d_6to16_layer, i32 %gmem, i64 %pool1_out_read, i64 %conv2_out_read, i32 %conv2_weights, i32 %conv2_biases, void %call_ln65, void %call_ln65" [lenet_proj/lenet_top.cpp:68]   --->   Operation 25 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln71 = call void @maxpool2_layer, i32 %gmem, i64 %conv2_out_read, i64 %pool2_out_read, void %call_ln68, void %call_ln68" [lenet_proj/lenet_top.cpp:71]   --->   Operation 26 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln71 = call void @maxpool2_layer, i32 %gmem, i64 %conv2_out_read, i64 %pool2_out_read, void %call_ln68, void %call_ln68" [lenet_proj/lenet_top.cpp:71]   --->   Operation 27 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 28 [2/2] (9.19ns)   --->   "%call_ln74 = call void @flatten_layer, i32 %gmem, i64 %pool2_out_read, i64 %flat_out_read, void %call_ln71, void %call_ln71" [lenet_proj/lenet_top.cpp:74]   --->   Operation 28 'call' 'call_ln74' <Predicate = true> <Delay = 9.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln74 = call void @flatten_layer, i32 %gmem, i64 %pool2_out_read, i64 %flat_out_read, void %call_ln71, void %call_ln71" [lenet_proj/lenet_top.cpp:74]   --->   Operation 29 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 30 [2/2] (9.19ns)   --->   "%call_ln77 = call void @fc_layer<400, 120>, i32 %gmem, i64 %flat_out_read, i64 %fc1_out_read, i32 %fc1_biases, i32 %fc1_weights, void %call_ln74, void %call_ln74" [lenet_proj/lenet_top.cpp:77]   --->   Operation 30 'call' 'call_ln77' <Predicate = true> <Delay = 9.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 31 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_20, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %image_r, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_13, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool1_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_17, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool1_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_2, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool2_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_12, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pool2_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %flat_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_11, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %flat_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_out, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_10, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_out, void @empty_15, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_8"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_5, i32, i32, void @empty_21, i32, i32, void @empty_6, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln77 = call void @fc_layer<400, 120>, i32 %gmem, i64 %flat_out_read, i64 %fc1_out_read, i32 %fc1_biases, i32 %fc1_weights, void %call_ln74, void %call_ln74" [lenet_proj/lenet_top.cpp:77]   --->   Operation 49 'call' 'call_ln77' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [lenet_proj/lenet_top.cpp:82]   --->   Operation 50 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.6ns, clock uncertainty: 3.4ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fc1_out' (lenet_proj/lenet_top.cpp:32) [87]  (1 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 9.2ns
The critical path consists of the following:
	'call' operation ('call_ln74', lenet_proj/lenet_top.cpp:74) to 'flatten_layer' [98]  (9.2 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 9.2ns
The critical path consists of the following:
	'call' operation ('call_ln77', lenet_proj/lenet_top.cpp:77) to 'fc_layer<400, 120>' [99]  (9.2 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
