// Seed: 2954559054
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  reg   id_2;
  logic id_3;
  always @*
    if (id_1[1'b0]) id_2 <= 1'b0 - id_2;
    else begin
      SystemTFIdentifier(id_1);
    end
endmodule
