Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 26 18:11:26 2019
| Host         : Casually running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Digital_Clock_wrapper_control_sets_placed.rpt
| Design       : Digital_Clock_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            5 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |              94 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------+---------------------------------------------------+------------------+----------------+
|              Clock Signal              |                  Enable Signal                 |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------+------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  Digital_Clock_i/clk_wiz/inst/clk_out1 |                                                |                                                   |                1 |              1 |
|  Digital_Clock_i/Mux2to1_DF_2/out      |                                                | Digital_Clock_i/cnt24_0/inst/data_L[3]_i_2_n_0    |                2 |              4 |
|  Digital_Clock_i/Mux2to1_DF_2/out      | Digital_Clock_i/cnt24_0/inst/data_H[3]_i_1_n_0 | Digital_Clock_i/cnt24_0/inst/data_L[3]_i_2_n_0    |                1 |              4 |
|  Digital_Clock_i/second_L/inst/carry   |                                                | Digital_Clock_i/second_H/inst/carry_i_2_n_0       |                1 |              5 |
|  Digital_Clock_i/minute_L/inst/carry   |                                                | Digital_Clock_i/minute_H/inst/carry_i_2_n_0       |                2 |              5 |
|  Digital_Clock_i/Mux2to1_DF_1/out      |                                                | Digital_Clock_i/second_L/inst/carry_i_1_n_0       |                1 |              5 |
|  Digital_Clock_i/Mux2to1_DF_0/out      |                                                | Digital_Clock_i/minute_L/inst/carry_i_1_n_0       |                1 |              5 |
|  Digital_Clock_i/clk_wiz/inst/clk_out2 |                                                |                                                   |                4 |              6 |
|  Digital_Clock_i/clk_wiz/inst/clk_out2 |                                                | Digital_Clock_i/display_0/inst/selcnt[31]_i_1_n_0 |                8 |             31 |
|  Digital_Clock_i/clk_wiz/inst/clk_out2 |                                                | Digital_Clock_i/display_1/inst/selcnt[31]_i_1_n_0 |                8 |             31 |
|  Digital_Clock_i/clk_wiz/inst/clk_out1 |                                                | Digital_Clock_i/clk_div/inst/clk_out_i_1_n_0      |                8 |             32 |
+----------------------------------------+------------------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     2 |
| 5      |                     4 |
| 6      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


