-- generated by newgenasym Mon Jun 27 11:23:24 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity QMGA_0020 is
    port (    
	GND1:      INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	RF_IN:     INOUT  STD_LOGIC;    
	RF_OUT:    INOUT  STD_LOGIC);
end QMGA_0020;
