<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_243_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94" VARIABLE="add_ln94" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_249_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:91" VARIABLE="select_ln91" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_fu_257_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94" VARIABLE="r" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_322_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:99" VARIABLE="add_ln99" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_273_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94" VARIABLE="add_ln94_1" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="c_fu_279_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:96" VARIABLE="c" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln96_fu_285_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:96" VARIABLE="icmp_ln96" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln94_fu_291_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:94" VARIABLE="icmp_ln94" MODULE="read_data" LOOP="RD_Loop_Row_RD_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_347_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61" VARIABLE="add_ln61" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_353_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57" VARIABLE="select_ln57" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_361_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61" VARIABLE="i" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_8_fu_543_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_8" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U13" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U14" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_1" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_29_1_1_U10" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_2" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U17" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_3" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_29_1_1_U11" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_4" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U15" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_5" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_29_1_1_U12" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_6" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U16" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_7" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U13" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U15" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_1" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U16" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_3" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U14" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_4" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U17" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_5" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_510_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_6" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_397_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="k" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_403_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61" VARIABLE="add_ln61_1" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_409_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="icmp_ln39" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_415_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:61" VARIABLE="icmp_ln61" MODULE="Loop_Row_DCT_Loop_proc" LOOP="Row_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_02_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_02" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="14 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_13_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_13" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_24_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_24" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_35_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_35" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_46_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_46" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_57_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_57" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_68_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_68" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_79_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_79" MODULE="Loop_Row_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_239_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66" VARIABLE="add_ln66" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_245_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57" VARIABLE="select_ln57" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_fu_257_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66" VARIABLE="j" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_314_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:72" VARIABLE="add_ln72" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_265_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66" VARIABLE="add_ln66_1" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_271_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69" VARIABLE="i" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln69_fu_277_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:69" VARIABLE="icmp_ln69" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln66_fu_283_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:66" VARIABLE="icmp_ln66" MODULE="Loop_Xpose_Row_Outer_Loop_proc" LOOP="Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_347_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75" VARIABLE="add_ln75" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_353_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57" VARIABLE="select_ln57" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_361_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75" VARIABLE="i" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_15_fu_543_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_15" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U52" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U53" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_8" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_29_1_1_U49" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_9" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U56" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_10" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_29_1_1_U50" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_11" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U54" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_12" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_29_1_1_U51" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_13" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U55" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="mul_ln46_14" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U52" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U54" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_8" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_1_U55" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_10" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_1_U53" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_11" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp_slice" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_1_U56" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_12" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_13_fu_510_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:46" VARIABLE="add_ln46_13" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_397_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="k" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_403_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75" VARIABLE="add_ln75_1" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_409_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:39" VARIABLE="icmp_ln39" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_415_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:75" VARIABLE="icmp_ln75" MODULE="Loop_Col_DCT_Loop_proc" LOOP="Col_DCT_Loop_DCT_Outer_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_0_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_0" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="14 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_1_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_1" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_2_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_2" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_3_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_3" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_4_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_4" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_5_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_5" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_6_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_6" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="dct_1d_dct_coeff_table_7_U" SOURCE="" VARIABLE="dct_1d_dct_coeff_table_7" MODULE="Loop_Col_DCT_Loop_proc" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="15 8 1"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_115_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80" VARIABLE="add_ln80" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln57_fu_121_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:57" VARIABLE="select_ln57" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="j_fu_133_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80" VARIABLE="j" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_157_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86" VARIABLE="add_ln86" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_216_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:86" VARIABLE="add_ln86_1" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_163_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83" VARIABLE="i" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_169_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80" VARIABLE="add_ln80_1" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_175_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:83" VARIABLE="icmp_ln83" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln80_fu_181_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:80" VARIABLE="icmp_ln80" MODULE="Loop_Xpose_Col_Outer_Loop_proc" LOOP="Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_119_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108" VARIABLE="add_ln108" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_125_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:105" VARIABLE="select_ln105" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="r_fu_133_p3" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108" VARIABLE="r" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln113_fu_194_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:113" VARIABLE="add_ln113" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="c_fu_145_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:110" VARIABLE="c" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_1_fu_151_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108" VARIABLE="add_ln108_1" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln110_fu_157_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:110" VARIABLE="icmp_ln110" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln108_fu_163_p2" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:108" VARIABLE="icmp_ln108" MODULE="write_data" LOOP="WR_Loop_Row_WR_Loop_Col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_8_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in_8" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_9_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in_9" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_10_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in_10" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_11_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in_11" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_12_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in_12" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_13_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in_13" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_in_14_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:121" VARIABLE="buf_2d_in_14" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_outbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:54" VARIABLE="row_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 64 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_7_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf_7" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_6_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf_6" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_5_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf_5" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_4_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf_4" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_3_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf_3" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_2_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf_2" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_1_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf_1" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_inbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_inbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 8 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="col_outbuf_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:55" VARIABLE="col_outbuf" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 64 2"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage pipo" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_2d_out_U" SOURCE="E:/robot/project/xilinx_fpga_class/hls/lab3/dct.c:123" VARIABLE="buf_2d_out" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="channel" STORAGESUBTYPE="pipo" STORAGESIZE="16 64 2"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="input_r" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="16 0 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="output_r" MODULE="dct" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="16 0 1"/>
</BindInfo>
