---
content_type: page
title: Calendar
uid: 616d740f-645f-961a-f7ad-7fc3109ee238
---

The calendar below provides information on the course's lecture (L), recitation (R), and quiz (Q) sessions.

| SesÂ # | Topics | Key Dates |
| --- | --- | --- |
| {{< td-colspan 3 >}}**Fundamentals**{{< /td-colspan >}} |||
| R1 | Basic MOSFET Description  {{< br >}}  {{< br >}}Video: _Silicon Run I (The 200 mm Era)_ |  |
| L1 | Overview of 6.012 |  |
| R2 | WebLab Tutorial  {{< br >}}  {{< br >}}Review of Electrostatics | Homework 1 out |
| L2 | Introduction to Semiconductors: Electrons and Holes, Donors and Acceptors |  |
| R3 | Examples of Carrier Statistics |  |
| L3 | Carrier Transport: Drift and Diffusion |  |
| R4 | Examples of Drift (Integrated Resistor, Resistor Design), Diffusion | Homework 1 due  {{< br >}}  {{< br >}}Homework 2 out |
| {{< td-colspan 3 >}}**MOSFET**{{< /td-colspan >}} |||
| L4 | Electrostatics in Semiconductors  {{< br >}}  {{< br >}}The "60 mV Rule" |  |
| R5 | Examples of QN Situation in Thermal Equilibrium |  |
| L5 | p-n Junction Electrostatics in Thermal Equilibrium |  |
| R6 | Examples of Electrostatics of p-n Junction in Thermal Equilibrium | Homework 2 due  {{< br >}}  {{< br >}}Homework 3 out |
| L6 | p-n Junction Electrostatics under Bias, Depletion Capacitance |  |
| R7 | Examples of p-n Junction under Bias, Depletion Capacitance |  |
| L7 | MOS Electrostatics at 0 V |  |
| R8 | Examples of Electrostatics of MOS at 0 V | Homework 3 due  {{< br >}}  {{< br >}}Homework 4 out |
| L8 | MOS Electrostatics under Bias, MOS Capacitance |  |
| R9 | Examples of MOS under Bias, C-V Characteristics |  |
| L9 | MOSFET: I-V Characteristics (Qualitative, Linear) |  |
| R10 | Examples of MOSFET: I-V Characteristics | Homework 4 due |
| L10 | MOSFET: I-V Characteristics (Saturation, Back Bias) |  |
| Q1 | Quiz 1 (Covering Lectures 1-9) |  |
| R11 | More Examples of MOSFET: I-V Characteristics | Homework 5 out |
| L11 | MOSFET Equivalent Circuit Models |  |
| R12 | Examples of MOSFET Equivalent Circuit Models including SPICE Model |  |
| {{< td-colspan 3 >}}**Digital Circuits**{{< /td-colspan >}} |||
| L12 | Logic Concepts  {{< br >}}  {{< br >}}Inverter Characteristics  {{< br >}}  {{< br >}}NMOS Inverter |  |
| R13 | Inverter Examples | Homework 5 due  {{< br >}}  {{< br >}}Homework 6 out |
| L13 | CMOS Inverter  {{< br >}}  {{< br >}}Transfer Characteristics |  |
| R14 | More Inverter Examples |  |
| L14 | CMOS Inverter (cont.)  {{< br >}}  {{< br >}}Delay  {{< br >}}  {{< br >}}CMOS Scaling, VLSI |  |
| R15 | Dynamic Power of CMOS Inverter | Homework 6 due  {{< br >}}  {{< br >}}Homework 7 out |
| {{< td-colspan 3 >}}**Bipolar Transistor**{{< /td-colspan >}} |||
| L15 | p-n Junction Diode I-V Characteristics |  |
| R16 | Examples of p-n Junction Diode I-V Characteristics |  |
| L16 | p-n Junction Equivalent Circuit Models, Charge Storage, Diffusion Capacitance |  |
| R17 | Examples of p-n Diode Equivalent Circuit Models | Homework 7 due  {{< br >}}  {{< br >}}Homework 8 out |
| L17 | BJT Electrostatics, Forward Active Regime |  |
| R18 | Examples of BJT in Forward Active Regime |  |
| L18 | Other Regimes of Operation of BJT  {{< br >}}  {{< br >}}Equivalent Circuit Models | Homework 8 due |
| {{< td-colspan 3 >}}**Analog Circuits**{{< /td-colspan >}} |||
| L19 | Single-stage Amplifiers  {{< br >}}  {{< br >}}Common-source Amplifier Stage | Homework 9 out |
| Q2 | Quiz 2 |  |
| L20 | Other MOSFET Amplifier Stages |  |
| R19 | BJT Single-stage Amplifiers | Design project out |
| L21 | Multistage Amplifiers |  |
| R20 | Examples of Multistage Amplifiers  {{< br >}}  {{< br >}}Cascode Amplifier |  |
| L22 | Current Sources and Sinks |  |
| R21 | Cascode Current Source | Homework 9 due |
| L23 | Frequency Response of Common-source Amplifier |  |
| R22 | Discussion on Design Project | Homework 10 out (optional) |
| L24 | Miller Effect, Open-circuit Time Constant Technique |  |
| R23 | Examples of Open-circuit Time Constant Technique (Common-emitter Stage) |  |
| L25 | Frequency Response of other Amplifier Stages |  |
| R24 | Frequency Response of Cascode Stage | Design project due |
| L26 | 6.012 Wrap-up: Key Conclusions |  |
| R25 | 6.012 Wrap-up |  |
|  | Final Exam |