

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Sun Mar 30 18:09:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_39_3                 |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 24 
21 --> 22 
22 --> 23 
23 --> 20 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_V = alloca i32 1"   --->   Operation 29 'alloca' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%iFilter_V = alloca i32 1"   --->   Operation 30 'alloca' 'iFilter_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten91 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%apply_relu_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %apply_relu"   --->   Operation 32 'read' 'apply_relu_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%convHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convHeight"   --->   Operation 33 'read' 'convHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%convWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %convWidth"   --->   Operation 34 'read' 'convWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputHeight"   --->   Operation 35 'read' 'inputHeight_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %inputWidth"   --->   Operation 36 'read' 'inputWidth_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%numFilters_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numFilters"   --->   Operation 37 'read' 'numFilters_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (1.00ns)   --->   "%numChannels_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numChannels"   --->   Operation 38 'read' 'numChannels_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %biases"   --->   Operation 39 'read' 'biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%coeffs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coeffs"   --->   Operation 40 'read' 'coeffs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r"   --->   Operation 41 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r"   --->   Operation 42 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_2_loc = alloca i64 1"   --->   Operation 43 'alloca' 'acc_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln37 = store i65 0, i65 %indvar_flatten91" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 44 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 0, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 45 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln37 = store i32 0, i32 %y_V" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 46 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i32 %convHeight_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 47 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i32 %convWidth_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 48 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln16 = mul i64 %zext_ln16, i64 %zext_ln16_1" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 49 'mul' 'mul_ln16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 50 [1/2] (6.91ns)   --->   "%mul_ln16 = mul i64 %zext_ln16, i64 %zext_ln16_1" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 50 'mul' 'mul_ln16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i32 %numChannels_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 51 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i64 %mul_ln16" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 52 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [5/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 53 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 54 [4/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 54 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%inputHeight_cast = zext i32 %inputHeight_read"   --->   Operation 55 'zext' 'inputHeight_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.55ns)   --->   "%sub_i_i468 = add i33 %inputHeight_cast, i33 8589934590"   --->   Operation 56 'add' 'sub_i_i468' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [3/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 57 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%convHeight_cast = zext i32 %convHeight_read"   --->   Operation 58 'zext' 'convHeight_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%convWidth_cast = zext i32 %convWidth_read"   --->   Operation 59 'zext' 'convWidth_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 60 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [2/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 61 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i32 %numFilters_read" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 62 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i33 %sub_i_i468" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 63 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (6.91ns)   --->   "%mul_ln16_2 = mul i65 %zext_ln16_4, i65 %zext_ln16_5" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 64 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.97>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 200000, void @empty_7, void @empty_19, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_18, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_2, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coeffs, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numChannels"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_4, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numChannels, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numFilters"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_9, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numFilters, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputWidth"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputWidth, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputHeight"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputHeight, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convWidth"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convWidth, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %convHeight"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_14, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convHeight, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %apply_relu"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %apply_relu, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_13, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%inputWidth_cast = zext i32 %inputWidth_read"   --->   Operation 98 'zext' 'inputWidth_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (2.55ns)   --->   "%sub_i_i438 = add i33 %inputWidth_cast, i33 8589934590"   --->   Operation 99 'add' 'sub_i_i438' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%numChannels_cast = zext i32 %numChannels_read"   --->   Operation 100 'zext' 'numChannels_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (2.48ns)   --->   "%cmp_i4151137 = icmp_sgt  i33 %sub_i_i438, i33 0"   --->   Operation 101 'icmp' 'cmp_i4151137' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%add_ln37_cast = sext i33 %sub_i_i468"   --->   Operation 102 'sext' 'add_ln37_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %inputWidth_read, i2 0"   --->   Operation 103 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast = zext i34 %tmp_1"   --->   Operation 104 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (2.63ns)   --->   "%tmp2 = add i35 %p_cast, i35 34359738360"   --->   Operation 105 'add' 'tmp2' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i35 %tmp2" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 106 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln39 = add i32 %inputWidth_read, i32 4294967294" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 107 'add' 'add_ln39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.69ns)   --->   "%empty = select i1 %cmp_i4151137, i32 %add_ln39, i32 0" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 108 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 109 [1/2] (6.91ns)   --->   "%tmp1 = mul i62 %convWidth_cast, i62 %convHeight_cast"   --->   Operation 109 'mul' 'tmp1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/5] (6.97ns)   --->   "%mul_ln16_1 = mul i96 %zext_ln16_2, i96 %zext_ln16_3" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 110 'mul' 'mul_ln16_1' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/2] (6.91ns)   --->   "%mul_ln16_2 = mul i65 %zext_ln16_4, i65 %zext_ln16_5" [HLS_Optimized/conv2d.cpp:16]   --->   Operation 111 'mul' 'mul_ln16_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (2.47ns)   --->   "%icmp_ln1027 = icmp_eq  i32 %convWidth_read, i32 0"   --->   Operation 112 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln37 = br void %VITIS_LOOP_39_3" [HLS_Optimized/conv2d.cpp:37]   --->   Operation 113 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.77>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%y_V_2 = load i32 %y_V"   --->   Operation 114 'load' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten91_load = load i65 %indvar_flatten91"   --->   Operation 115 'load' 'indvar_flatten91_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i32 %y_V_2"   --->   Operation 116 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (2.48ns)   --->   "%icmp_ln1027_1 = icmp_sgt  i33 %sub_i_i468, i33 %zext_ln1027"   --->   Operation 117 'icmp' 'icmp_ln1027_1' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (2.78ns)   --->   "%icmp_ln1027_3 = icmp_eq  i65 %indvar_flatten91_load, i65 %mul_ln16_2"   --->   Operation 118 'icmp' 'icmp_ln1027_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 119 [1/1] (3.54ns)   --->   "%add_ln1027_1 = add i65 %indvar_flatten91_load, i65 1"   --->   Operation 119 'add' 'add_ln1027_1' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1027 = br i1 %icmp_ln1027_3, void %for.inc74.loopexit, void %for.end76.loopexit"   --->   Operation 120 'br' 'br_ln1027' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%iFilter_V_load = load i32 %iFilter_V"   --->   Operation 121 'load' 'iFilter_V_load' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.69ns)   --->   "%select_ln1027 = select i1 %icmp_ln1027_1, i32 %y_V_2, i32 0"   --->   Operation 122 'select' 'select_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln840 = add i32 %iFilter_V_load, i32 1"   --->   Operation 123 'add' 'add_ln840' <Predicate = (!icmp_ln1027_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.69ns)   --->   "%select_ln1027_1 = select i1 %icmp_ln1027_1, i32 %iFilter_V_load, i32 %add_ln840"   --->   Operation 124 'select' 'select_ln1027_1' <Predicate = (!icmp_ln1027_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%p_cast7_cast_mid2_v_v_v_v_v = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %select_ln1027_1, i2 0"   --->   Operation 125 'bitconcatenate' 'p_cast7_cast_mid2_v_v_v_v_v' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1027_3 = zext i34 %p_cast7_cast_mid2_v_v_v_v_v"   --->   Operation 126 'zext' 'zext_ln1027_3' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (3.52ns)   --->   "%add_ln1027 = add i64 %zext_ln1027_3, i64 %biases_read"   --->   Operation 127 'add' 'add_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%p_cast7_cast_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1027, i32 2, i32 63"   --->   Operation 128 'partselect' 'p_cast7_cast_mid2_v' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1027 = sext i62 %p_cast7_cast_mid2_v"   --->   Operation 129 'sext' 'sext_ln1027' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1027"   --->   Operation 130 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln1027_3)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln64 = ret" [HLS_Optimized/conv2d.cpp:64]   --->   Operation 131 'ret' 'ret_ln64' <Predicate = (icmp_ln1027_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i32 %select_ln1027_1"   --->   Operation 132 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [2/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln37_cast"   --->   Operation 133 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 135 [1/2] (6.91ns)   --->   "%mul_ln1027 = mul i64 %zext_ln1027_1, i64 %add_ln37_cast"   --->   Operation 135 'mul' 'mul_ln1027' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%y_V_cast15 = zext i32 %select_ln1027"   --->   Operation 137 'zext' 'y_V_cast15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (3.52ns)   --->   "%tmp = add i64 %mul_ln1027, i64 %y_V_cast15"   --->   Operation 138 'add' 'tmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 140 [5/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 140 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 142 [4/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 142 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 144 [3/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 144 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 146 [2/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 146 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 147 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 148 [1/5] (6.97ns)   --->   "%empty_42 = mul i64 %tmp, i64 %sext_ln39_1"   --->   Operation 148 'mul' 'empty_42' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1027_2 = zext i32 %select_ln1027_1"   --->   Operation 149 'zext' 'zext_ln1027_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [2/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 150 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (3.52ns)   --->   "%empty_43 = add i64 %empty_42, i64 %output_r_read"   --->   Operation 151 'add' 'empty_43' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_43, i32 2, i32 63" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 152 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i62 %trunc_ln" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 153 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln39" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 154 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_37_1_VITIS_LOOP_38_2_str"   --->   Operation 155 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 156 [1/2] (6.91ns)   --->   "%mul_ln1027_1 = mul i62 %zext_ln1027_2, i62 %numChannels_cast"   --->   Operation 156 'mul' 'mul_ln1027_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 157 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 158 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 159 [1/1] (7.30ns)   --->   "%empty_44 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %empty" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 159 'writereq' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 160 [1/1] (1.58ns)   --->   "%br_ln39 = br void %VITIS_LOOP_42_4" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 160 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 20 <SV = 19> <Delay = 4.14>
ST_20 : Operation 161 [1/1] (0.00ns)   --->   "%x_V = phi i32 0, void %for.inc74.loopexit, i32 %x_V_1, void %VITIS_LOOP_42_4.split"   --->   Operation 161 'phi' 'x_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1027_4 = zext i32 %x_V"   --->   Operation 162 'zext' 'zext_ln1027_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 163 [1/1] (2.48ns)   --->   "%icmp_ln1027_2 = icmp_sgt  i33 %sub_i_i438, i33 %zext_ln1027_4"   --->   Operation 163 'icmp' 'icmp_ln1027_2' <Predicate = true> <Delay = 2.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 164 [1/1] (2.55ns)   --->   "%x_V_1 = add i32 %x_V, i32 1"   --->   Operation 164 'add' 'x_V_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln1027_2, void %for.inc71.loopexit, void %VITIS_LOOP_42_4.split" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 165 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [2/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln16_1, i64 %mul_ln16, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_2_loc"   --->   Operation 166 'call' 'call_ln1027' <Predicate = (icmp_ln1027_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 167 [1/1] (2.55ns)   --->   "%y_V_3 = add i32 %select_ln1027, i32 1"   --->   Operation 167 'add' 'y_V_3' <Predicate = (!icmp_ln1027_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 168 [1/1] (1.58ns)   --->   "%store_ln38 = store i65 %add_ln1027_1, i65 %indvar_flatten91" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 168 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %select_ln1027_1, i32 %iFilter_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 169 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>
ST_20 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %y_V_3, i32 %y_V" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 170 'store' 'store_ln38' <Predicate = (!icmp_ln1027_2)> <Delay = 1.58>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln1027 = call void @Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6, i32 %gmem, i32 %inputHeight_read, i32 %select_ln1027, i32 %convWidth_read, i96 %mul_ln16_1, i64 %mul_ln16, i62 %mul_ln1027_1, i62 %tmp1, i64 %coeffs_read, i32 %select_ln1027, i32 %convWidth_read, i1 %icmp_ln1027, i32 %inputWidth_read, i32 %x_V, i64 %input_r_read, i32 %acc_2_loc"   --->   Operation 171 'call' 'call_ln1027' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 3.53>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%acc_2_loc_load = load i32 %acc_2_loc"   --->   Operation 172 'load' 'acc_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (2.55ns)   --->   "%acc = add i32 %gmem_addr_read, i32 %acc_2_loc_load" [HLS_Optimized/conv2d.cpp:54]   --->   Operation 173 'add' 'acc' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %acc, i32 31" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 174 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln56 = and i1 %tmp_2, i1 %apply_relu_read" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 175 'and' 'and_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%acc_2 = select i1 %and_ln56, i32 0, i32 %acc" [HLS_Optimized/conv2d.cpp:56]   --->   Operation 176 'select' 'acc_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 177 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (7.30ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_1, i32 %acc_2, i4 15" [HLS_Optimized/conv2d.cpp:60]   --->   Operation 178 'write' 'write_ln60' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_42_4" [HLS_Optimized/conv2d.cpp:39]   --->   Operation 179 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 180 [5/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 180 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 181 [4/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 181 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 182 [3/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 182 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 183 [2/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 183 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 184 [1/5] (7.30ns)   --->   "%empty_41 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 184 'writeresp' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln38 = br void %VITIS_LOOP_39_3" [HLS_Optimized/conv2d.cpp:38]   --->   Operation 185 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten91') [15]  (0 ns)
	'store' operation ('store_ln37', HLS_Optimized/conv2d.cpp:37) of constant 0 on local variable 'indvar_flatten91' [87]  (1.59 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', HLS_Optimized/conv2d.cpp:16) [79]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln16', HLS_Optimized/conv2d.cpp:16) [79]  (6.91 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', HLS_Optimized/conv2d.cpp:16) [82]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', HLS_Optimized/conv2d.cpp:16) [82]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', HLS_Optimized/conv2d.cpp:16) [82]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', HLS_Optimized/conv2d.cpp:16) [82]  (6.98 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln16_1', HLS_Optimized/conv2d.cpp:16) [82]  (6.98 ns)

 <State 9>: 6.77ns
The critical path consists of the following:
	'load' operation ('iFilter_V_load') on local variable 'iFilter.V' [100]  (0 ns)
	'add' operation ('add_ln840') [103]  (2.55 ns)
	'select' operation ('select_ln1027_1') [104]  (0.698 ns)
	'add' operation ('add_ln1027') [111]  (3.52 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [120]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [120]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [120]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [120]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [120]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [120]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [120]  (7.3 ns)

 <State 17>: 6.98ns
The critical path consists of the following:
	'mul' operation ('empty_42') [117]  (6.98 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln1027_1') [108]  (6.91 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [121]  (7.3 ns)

 <State 20>: 4.14ns
The critical path consists of the following:
	'add' operation ('y.V') [145]  (2.55 ns)
	'store' operation ('store_ln38', HLS_Optimized/conv2d.cpp:38) of variable 'y.V' on local variable 'y.V' [148]  (1.59 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 3.53ns
The critical path consists of the following:
	'load' operation ('acc_2_loc_load') on local variable 'acc_2_loc' [136]  (0 ns)
	'add' operation ('acc', HLS_Optimized/conv2d.cpp:54) [137]  (2.55 ns)
	'select' operation ('acc', HLS_Optimized/conv2d.cpp:56) [140]  (0.978 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln60', HLS_Optimized/conv2d.cpp:60) on port 'gmem' (HLS_Optimized/conv2d.cpp:60) [141]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_41') on port 'gmem' [144]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_41') on port 'gmem' [144]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_41') on port 'gmem' [144]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_41') on port 'gmem' [144]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_41') on port 'gmem' [144]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
