$date
	Sun Oct 23 09:00:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1018415
b10110 !
1"
#1018418
b10110 &
b10110 %
1$
#1018419
0"
#1018422
b1011 &
b1011 %
#1018426
b100010 &
b100010 %
#1018430
b10001 &
b10001 %
#1018434
b110100 &
b110100 %
#1018438
b11010 &
b11010 %
#1018442
b1101 &
b1101 %
#1018446
b101000 &
b101000 %
#1018450
b10100 &
b10100 %
#1018454
b1010 &
b1010 %
#1018458
b101 &
b101 %
#1018462
b10000 &
b10000 %
#1018466
b1000 &
b1000 %
#1018470
b100 &
b100 %
#1018474
b10 &
b10 %
#1018478
b1 &
1#
b1 %
#1018482
b0 &
b0 %
0#
0$
#2060107
b1100 !
1"
#2060110
b1100 &
b1100 %
1$
#2060111
0"
#2060114
b110 &
b110 %
#2060118
b11 &
b11 %
#2060122
b1010 &
b1010 %
#2060126
b101 &
b101 %
#2060130
b10000 &
b10000 %
#2060134
b1000 &
b1000 %
#2060138
b100 &
b100 %
#2060142
b10 &
b10 %
#2060146
b1 &
b1 %
1#
#2060150
b0 &
0#
b0 %
0$
#2997131
b11000 !
1"
#2997134
b11000 &
b11000 %
1$
#2997135
0"
#2997138
b1100 &
b1100 %
#2997142
b110 &
b110 %
#2997146
b11 &
b11 %
#2997150
b1010 &
b1010 %
#2997154
b101 &
b101 %
#2997158
b10000 &
b10000 %
#2997162
b1000 &
b1000 %
#2997166
b100 &
b100 %
#2997170
b10 &
b10 %
#2997174
b1 &
1#
b1 %
#2997178
b0 &
b0 %
0#
0$
#4500012
