Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: ALU_mas_Micro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_mas_Micro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_mas_Micro"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : ALU_mas_Micro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/FPGA/ALU/kcpsm3.vhd" in Library work.
Architecture low_level_definition of Entity kcpsm3 is up to date.
Compiling vhdl file "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" in Library work.
Entity <int_test> compiled.
Entity <int_test> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "C:/FPGA/ALU/Decodificador.vhd" in Library work.
Architecture behavioral of Entity decodificador is up to date.
Compiling vhdl file "C:/FPGA/ALU/mux_in.vhd" in Library work.
Architecture behavioral of Entity mux_in is up to date.
Compiling vhdl file "C:/FPGA/ALU/seleccionador.vhd" in Library work.
Architecture behavioral of Entity seleccionador is up to date.
Compiling vhdl file "C:/FPGA/ALU/Desplazador.vhd" in Library work.
Architecture behavioral of Entity desplazador is up to date.
Compiling vhdl file "C:/FPGA/ALU/Mux_sum_rest.vhd" in Library work.
Architecture behavioral of Entity mux_sum_rest is up to date.
Compiling vhdl file "C:/FPGA/ALU/Sumador.vhd" in Library work.
Architecture behavioral of Entity sumador is up to date.
Compiling vhdl file "C:/FPGA/ALU/resultado.vhd" in Library work.
Architecture behavioral of Entity resultado is up to date.
Compiling vhdl file "C:/FPGA/ALU/Restador.vhd" in Library work.
Architecture behavioral of Entity restador is up to date.
Compiling vhdl file "C:/FPGA/ALU/normalizador.vhd" in Library work.
Architecture behavioral of Entity normalizador is up to date.
Compiling vhdl file "C:/FPGA/ALU/signo.vhd" in Library work.
Architecture behavioral of Entity signo is up to date.
Compiling vhdl file "C:/FPGA/ALU/salida_alu.vhd" in Library work.
Architecture behavioral of Entity salida_alu is up to date.
Compiling vhdl file "C:/FPGA/ALU/Sumador_IEEE.vhd" in Library work.
Architecture behavioral of Entity sumador_ieee is up to date.
Compiling vhdl file "C:/FPGA/ALU/kcpsm3_int_test.vhd" in Library work.
Architecture behavioral of Entity kcpsm3_int_test is up to date.
Compiling vhdl file "C:/FPGA/ALU/ALU_mas_Micro.vhd" in Library work.
Architecture behavioral of Entity alu_mas_micro is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU_mas_Micro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador_IEEE> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kcpsm3_int_test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seleccionador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <desplazador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux_sum_rest> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Sumador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <resultado> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Restador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <normalizador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <signo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <salida_alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <kcpsm3> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <int_test> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <Decodificador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_in> in library <work> (architecture <behavioral>).

WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 289: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1200: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 452: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 483: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 606: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 614: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 381: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 423: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 525: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 597: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 682: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1109: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1136: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1220: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1269: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 332: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 371: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 403: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 413: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 432: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 442: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 468: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 493: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 554: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 587: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 794: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 871: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 886: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 937: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 956: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1244: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1301: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1311: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1327: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1415: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1448: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 828: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 1368: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/ALU/kcpsm3.vhd" line 906: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INITP_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_00> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_01> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_02> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_03> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_04> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_05> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_06> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_07> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_08> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_09> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_0A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_0B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_0C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_0D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_0E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_0F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_10> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_11> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_12> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_13> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_14> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_15> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_16> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_17> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_18> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_19> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_1A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_1B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_1C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_1D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_1E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_1F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_20> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_21> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_22> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_23> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_24> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_25> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_26> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_27> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_28> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_29> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_2A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_2B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_2C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_2D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_2E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_2F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_30> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_31> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_32> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_33> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_34> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_35> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_36> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_37> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_38> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_39> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_3A> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_3B> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_3C> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_3D> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_3E> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD" line 181: attribute on instance <INIT_3F> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ALU_mas_Micro> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/FPGA/ALU/ALU_mas_Micro.vhd" line 112: Unconnected output port 'error_resta' of component 'Sumador_IEEE'.
WARNING:Xst:753 - "C:/FPGA/ALU/ALU_mas_Micro.vhd" line 112: Unconnected output port 'Infinito' of component 'Sumador_IEEE'.
WARNING:Xst:753 - "C:/FPGA/ALU/ALU_mas_Micro.vhd" line 112: Unconnected output port 'NaN' of component 'Sumador_IEEE'.
Entity <ALU_mas_Micro> analyzed. Unit <ALU_mas_Micro> generated.

Analyzing Entity <Sumador_IEEE> in library <work> (Architecture <behavioral>).
Entity <Sumador_IEEE> analyzed. Unit <Sumador_IEEE> generated.

Analyzing Entity <seleccionador> in library <work> (Architecture <behavioral>).
Entity <seleccionador> analyzed. Unit <seleccionador> generated.

Analyzing Entity <desplazador> in library <work> (Architecture <behavioral>).
Entity <desplazador> analyzed. Unit <desplazador> generated.

Analyzing Entity <Mux_sum_rest> in library <work> (Architecture <behavioral>).
Entity <Mux_sum_rest> analyzed. Unit <Mux_sum_rest> generated.

Analyzing Entity <Sumador> in library <work> (Architecture <behavioral>).
Entity <Sumador> analyzed. Unit <Sumador> generated.

Analyzing Entity <resultado> in library <work> (Architecture <behavioral>).
Entity <resultado> analyzed. Unit <resultado> generated.

Analyzing Entity <Restador> in library <work> (Architecture <behavioral>).
Entity <Restador> analyzed. Unit <Restador> generated.

Analyzing Entity <normalizador> in library <work> (Architecture <behavioral>).
Entity <normalizador> analyzed. Unit <normalizador> generated.

Analyzing Entity <signo> in library <work> (Architecture <behavioral>).
Entity <signo> analyzed. Unit <signo> generated.

Analyzing Entity <salida_alu> in library <work> (Architecture <behavioral>).
Entity <salida_alu> analyzed. Unit <salida_alu> generated.

Analyzing Entity <kcpsm3_int_test> in library <work> (Architecture <behavioral>).
Entity <kcpsm3_int_test> analyzed. Unit <kcpsm3_int_test> generated.

Analyzing Entity <kcpsm3> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  1" for instance <t_state_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <toggle_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop1> in unit <kcpsm3>.
    Set user-defined property "INIT =  1" for instance <reset_flop2> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_capture_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0080" for instance <int_pulse_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <ack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shadow_zero_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  EAAA" for instance <int_update_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  04" for instance <int_value_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <int_enable_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  7400" for instance <move_group_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5A3C" for instance <condition_met_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  2F" for instance <normal_count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  1000" for instance <call_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  5400" for instance <push_pop_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  D" for instance <valid_move_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  41FC" for instance <flag_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <flag_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <flag_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <low_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0001" for instance <high_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3F" for instance <sel_shadow_zero_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <zero_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <low_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6996" for instance <high_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3FF" for instance <sel_parity_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  F3" for instance <sel_arith_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  C" for instance <sel_shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  3" for instance <sel_shadow_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <carry_flag_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[0].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[1].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[2].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[3].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[4].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[5].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[6].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[7].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[8].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[8].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].vector_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <pc_loop[9].value_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pc_loop[9].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0145" for instance <register_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <register_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8" for instance <register_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[0].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[1].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[2].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[3].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[4].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[5].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[5].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[6].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[6].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000" for instance <reg_loop[7].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <reg_loop[7].operand_select_mux> in unit <kcpsm3>.
    Set user-defined property "INIT =  0400" for instance <memory_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <memory_write_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  8000" for instance <memory_enable_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[0].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[0].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[1].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[1].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[2].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[2].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[3].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[3].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[4].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[4].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[5].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[5].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[6].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[6].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0000000000000000" for instance <store_loop[7].memory_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <store_loop[7].store_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FFE2" for instance <sel_logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[0].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[0].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[1].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[1].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[2].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[2].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[3].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[3].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[4].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[4].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[5].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[5].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[6].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[6].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  6E8A" for instance <logical_loop[7].logical_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <logical_loop[7].logical_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <high_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <low_shift_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_carry_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <pipeline_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[0].lsb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[0].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[1].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[1].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[2].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[2].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[3].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[3].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[4].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[4].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[5].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[5].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[6].mid_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[6].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <shift_loop[7].msb_shift.shift_mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <shift_loop[7].shift_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  1F" for instance <sel_arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  6C" for instance <arith_loop[0].lsb_arith.arith_carry_in_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[0].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[0].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[1].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[1].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[2].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[2].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[3].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[3].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[4].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[4].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[5].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[5].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[6].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[6].arith_flop> in unit <kcpsm3>.
WARNING:Xst:1961 - The length of the hex value for the attribute INIT on instance arith_loop[7].msb_arith.arith_carry_out_lut should be 2 bits long. The current value set is 4 bits long.  Value has been truncated
    Set user-defined property "INIT =  2" for instance <arith_loop[7].msb_arith.arith_carry_out_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].msb_arith.arith_carry_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  96" for instance <arith_loop[7].arith_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <arith_loop[7].arith_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0002" for instance <input_fetch_type_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <sel_group_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[0].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[0].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[1].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[1].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[2].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[2].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[3].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[3].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[4].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[4].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[5].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[5].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[6].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[6].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  FE" for instance <alu_mux_loop[7].or_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  E4" for instance <alu_mux_loop[7].mux_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0010" for instance <io_decode_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  4000" for instance <write_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <write_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0100" for instance <read_active_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <read_strobe_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[0].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[0].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[1].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[1].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[2].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[2].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[3].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[3].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[4].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[4].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[5].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[5].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[6].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[6].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[7].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[7].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[8].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[8].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  00000000" for instance <stack_ram_loop[9].stack_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_ram_loop[9].stack_flop> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[0].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  6555" for instance <stack_count_loop[0].lsb_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[1].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[1].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[2].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[2].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[3].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[3].mid_stack_count.count_lut> in unit <kcpsm3>.
    Set user-defined property "INIT =  0" for instance <stack_count_loop[4].register_bit> in unit <kcpsm3>.
    Set user-defined property "INIT =  A999" for instance <stack_count_loop[4].msb_stack_count.count_lut> in unit <kcpsm3>.
Entity <kcpsm3> analyzed. Unit <kcpsm3> generated.

Analyzing Entity <int_test> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_00 =  00000000000000000000000000000000000000000000000000300FE388888888" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INITP_07 =  C000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_00 =  C0070042C00600C8C0050000C0040000C003003EC0020080C0010000C0000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_01 =  000000000000000000008001460345024401430040154015C001C10801084011" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "INIT_3F =  4016000000000000000000000000000000000000000000000000000000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "SRVAL =  000000000" for instance <ram_1024_x_18> in unit <int_test>.
    Set user-defined property "WRITE_MODE =  WRITE_FIRST" for instance <ram_1024_x_18> in unit <int_test>.
Entity <int_test> analyzed. Unit <int_test> generated.

Analyzing Entity <Decodificador> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/FPGA/ALU/Decodificador.vhd" line 88: Mux is complete : default of case is discarded
Entity <Decodificador> analyzed. Unit <Decodificador> generated.

Analyzing Entity <mux_in> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/FPGA/ALU/mux_in.vhd" line 64: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/FPGA/ALU/mux_in.vhd" line 36: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Signo_resultado>, <Exponente_resultado>, <Mantiza_resultado>
Entity <mux_in> analyzed. Unit <mux_in> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seleccionador>.
    Related source file is "C:/FPGA/ALU/seleccionador.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <B_despl> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1608 - Relative priorities of control signals on register <e_dif> differ from those commonly found in the selected device family. This will result in additional logic around the register.
WARNING:Xst:737 - Found 24-bit latch for signal <B_despl>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <A_max>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NaN_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Infinito_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <e_dif>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <e_max>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <B_despl$cmp_eq0000> created at line 142.
    Found 23-bit comparator greater for signal <B_despl$cmp_gt0000> created at line 133.
    Found 23-bit comparator less for signal <B_despl$cmp_lt0000> created at line 142.
    Found 8-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 113.
    Found 8-bit comparator less for signal <mux0000$cmp_lt0000> created at line 124.
    Found 8-bit subtractor for signal <mux0002$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <seleccionador> synthesized.


Synthesizing Unit <desplazador>.
    Related source file is "C:/FPGA/ALU/Desplazador.vhd".
WARNING:Xst:737 - Found 8-bit latch for signal <num_desp_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <num_out_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator lessequal for signal <num_desp_aux$cmp_le0000> created at line 53.
    Found 24-bit shifter logical right for signal <num_out_aux$shift0002> created at line 55.
    Summary:
	inferred   1 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <desplazador> synthesized.


Synthesizing Unit <Mux_sum_rest>.
    Related source file is "C:/FPGA/ALU/Mux_sum_rest.vhd".
WARNING:Xst:737 - Found 24-bit latch for signal <Mantisa_desp_sum>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <Exp_max_rest>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <Mantisa_max_sum>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <Exp_max_sum>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <Mantisa_max_rest>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 24-bit latch for signal <Mantisa_desp_rest>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Mux_sum_rest> synthesized.


Synthesizing Unit <Sumador>.
    Related source file is "C:/FPGA/ALU/Sumador.vhd".
    Found 25-bit adder for signal <num_out_S>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Sumador> synthesized.


Synthesizing Unit <resultado>.
    Related source file is "C:/FPGA/ALU/resultado.vhd".
    Found 8-bit adder for signal <Exponente_final$addsub0000> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <resultado> synthesized.


Synthesizing Unit <Restador>.
    Related source file is "C:/FPGA/ALU/Restador.vhd".
    Found 24-bit subtractor for signal <num_out_R>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Restador> synthesized.


Synthesizing Unit <normalizador>.
    Related source file is "C:/FPGA/ALU/normalizador.vhd".
WARNING:Xst:646 - Signal <mantisa_aux<23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <contador_ceros> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 24-bit latch for signal <mantisa_aux>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <contador_ceros$addsub0000> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0001> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0002> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0003> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0004> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0005> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0006> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0007> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0008> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0009> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0010> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0011> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0012> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0013> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0014> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0015> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0016> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0017> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0018> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0019> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0020> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0021> created at line 83.
    Found 8-bit adder for signal <contador_ceros$addsub0022> created at line 83.
    Found 8-bit comparator greater for signal <error$cmp_gt0000> created at line 95.
    Found 8-bit comparator less for signal <error$cmp_lt0000> created at line 90.
    Found 8-bit subtractor for signal <exponente_out$addsub0000> created at line 94.
    Found 24-bit shifter logical left for signal <mantisa_aux$shift0002> created at line 92.
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <normalizador> synthesized.


Synthesizing Unit <signo>.
    Related source file is "C:/FPGA/ALU/signo.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <iguales>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <operacion_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cero>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <signo_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <iguales$mux0012>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <cero$mux0012> created at line 214. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <signo_out$mux0020> created at line 214. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:736 - Found 1-bit latch for signal <signo_out$mux0021> created at line 168. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit comparator equal for signal <iguales$cmp_eq0006> created at line 94.
    Found 23-bit comparator equal for signal <iguales$cmp_eq0007> created at line 104.
    Found 23-bit comparator greatequal for signal <iguales$cmp_ge0000> created at line 99.
    Found 8-bit comparator greater for signal <iguales$cmp_gt0000> created at line 86.
    Found 23-bit comparator greater for signal <iguales$cmp_gt0001> created at line 94.
    Found 23-bit comparator lessequal for signal <iguales$cmp_le0000> created at line 94.
    Found 8-bit comparator less for signal <iguales$cmp_lt0000> created at line 89.
    Found 23-bit comparator less for signal <iguales$cmp_lt0001> created at line 99.
    Found 8-bit comparator not equal for signal <iguales$cmp_ne0006> created at line 94.
    Found 23-bit comparator not equal for signal <iguales$cmp_ne0007> created at line 104.
    Summary:
	inferred  10 Comparator(s).
Unit <signo> synthesized.


Synthesizing Unit <salida_alu>.
    Related source file is "C:/FPGA/ALU/salida_alu.vhd".
Unit <salida_alu> synthesized.


Synthesizing Unit <Decodificador>.
    Related source file is "C:/FPGA/ALU/Decodificador.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_id<7:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <exp_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <exp_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sig_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sig_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_2_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <operacion>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <operador_aux_1_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 23-bit latch for signal <man_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 23-bit latch for signal <man_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <Decodificador> synthesized.


Synthesizing Unit <mux_in>.
    Related source file is "C:/FPGA/ALU/mux_in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <port_id<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 8-bit latch for signal <port_mux_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit 4-to-1 multiplexer for signal <port_mux_out$mux0001> created at line 44.
    Summary:
	inferred   8 Multiplexer(s).
Unit <mux_in> synthesized.


Synthesizing Unit <Sumador_IEEE>.
    Related source file is "C:/FPGA/ALU/Sumador_IEEE.vhd".
Unit <Sumador_IEEE> synthesized.


Synthesizing Unit <kcpsm3>.
    Related source file is "C:/FPGA/ALU/kcpsm3.vhd".
Unit <kcpsm3> synthesized.


Synthesizing Unit <int_test>.
    Related source file is "C:/FPGA/KCPSM3/Assembler/INT_TEST.VHD".
Unit <int_test> synthesized.


Synthesizing Unit <kcpsm3_int_test>.
    Related source file is "C:/FPGA/ALU/kcpsm3_int_test.vhd".
WARNING:Xst:1780 - Signal <read_strobe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <interrupt>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <kcpsm3_int_test> synthesized.


Synthesizing Unit <ALU_mas_Micro>.
    Related source file is "C:/FPGA/ALU/ALU_mas_Micro.vhd".
Unit <ALU_mas_Micro> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 24-bit subtractor                                     : 1
 25-bit adder                                          : 1
 8-bit adder                                           : 24
 8-bit subtractor                                      : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 95
 1-bit latch                                           : 75
 2-bit latch                                           : 2
 23-bit latch                                          : 2
 24-bit latch                                          : 8
 8-bit latch                                           : 8
# Comparators                                          : 18
 10-bit comparator lessequal                           : 1
 23-bit comparator equal                               : 1
 23-bit comparator greatequal                          : 1
 23-bit comparator greater                             : 2
 23-bit comparator less                                : 2
 23-bit comparator lessequal                           : 1
 23-bit comparator not equal                           : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 3
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <1>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 28
 24-bit subtractor                                     : 1
 25-bit adder                                          : 1
 8-bit adder                                           : 24
 8-bit subtractor                                      : 2
# Registers                                            : 77
 Flip-Flops                                            : 77
# Latches                                              : 95
 1-bit latch                                           : 75
 2-bit latch                                           : 2
 23-bit latch                                          : 2
 24-bit latch                                          : 8
 8-bit latch                                           : 8
# Comparators                                          : 18
 10-bit comparator lessequal                           : 1
 23-bit comparator equal                               : 1
 23-bit comparator greatequal                          : 1
 23-bit comparator greater                             : 2
 23-bit comparator less                                : 2
 23-bit comparator lessequal                           : 1
 23-bit comparator not equal                           : 1
 8-bit comparator equal                                : 2
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 3
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <operacion_out_1> (without init value) has a constant value of 0 in block <signo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <operacion_1> (without init value) has a constant value of 0 in block <Decodificador>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance Micro/program/ram_1024_x_18 in unit Micro/program/ram_1024_x_18 of type RAMB16_S18 has been replaced by RAMB16
WARNING:Xst:2677 - Node <mantisa_aux_23> of sequential type is unconnected in block <normalizador>.

Optimizing unit <ALU_mas_Micro> ...

Optimizing unit <resultado> ...

Optimizing unit <kcpsm3> ...

Optimizing unit <seleccionador> ...

Optimizing unit <desplazador> ...

Optimizing unit <Mux_sum_rest> ...

Optimizing unit <normalizador> ...

Optimizing unit <signo> ...

Optimizing unit <Decodificador> ...

Optimizing unit <Sumador_IEEE> ...
WARNING:Xst:2677 - Node <ALU/c0/Infinito_out> of sequential type is unconnected in block <ALU_mas_Micro>.
WARNING:Xst:2677 - Node <ALU/c0/NaN_out> of sequential type is unconnected in block <ALU_mas_Micro>.
WARNING:Xst:1294 - Latch <ALU/c7/signo_out> is equivalent to a wire in block <ALU_mas_Micro>.
WARNING:Xst:1294 - Latch <ALU/c7/operacion_out_0> is equivalent to a wire in block <ALU_mas_Micro>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_mas_Micro, actual ratio is 112.
Optimizing block <ALU_mas_Micro> to meet ratio 100 (+ 5) of 768 slices :
Area constraint is met for block <ALU_mas_Micro>, final ratio is 102.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 77
 Flip-Flops                                            : 77

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU_mas_Micro.ngr
Top Level Output File Name         : ALU_mas_Micro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 99

Cell Usage :
# BELS                             : 1815
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 2
#      LUT2                        : 249
#      LUT2_D                      : 1
#      LUT3                        : 323
#      LUT3_D                      : 15
#      LUT3_L                      : 3
#      LUT4                        : 723
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 268
#      MUXF5                       : 115
#      VCC                         : 1
#      XORCY                       : 101
# FlipFlops/Latches                : 451
#      FD                          : 24
#      FDE                         : 2
#      FDR                         : 30
#      FDRE                        : 9
#      FDRSE                       : 10
#      FDS                         : 2
#      LD                          : 167
#      LD_1                        : 56
#      LDCPE                       : 64
#      LDE                         : 56
#      LDE_1                       : 31
# RAMS                             : 27
#      RAM16X1D                    : 8
#      RAM32X1S                    : 10
#      RAM64X1S                    : 8
#      RAMB16                      : 1
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 98
#      OBUF                        : 98
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                      771  out of    768   100% (*) 
 Number of Slice Flip Flops:            451  out of   1536    29%  
 Number of 4 input LUTs:               1396  out of   1536    90%  
    Number used as logic:              1328
    Number used as RAMs:                 68
 Number of IOs:                          99
 Number of bonded IOBs:                  99  out of    124    79%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         6  out of      8    75%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                                           | Clock buffer(FF name)                  | Load  |
---------------------------------------------------------------------------------------+----------------------------------------+-------+
clk                                                                                    | BUFGP                                  | 104   |
Micro/read_strobe_pico_mux                                                             | NONE(Micro/mux/port_mux_out_0)         | 8     |
Micro/write_strobe1                                                                    | BUFG                                   | 65    |
Micro/decode/operador_aux_1_10_cmp_eq0000(Micro/decode/operador_aux_1_10_cmp_eq00001:O)| NONE(*)(Micro/decode/operador_aux_1_10)| 8     |
Micro/decode/operador_aux_2_0_cmp_eq0000(Micro/decode/operador_aux_2_0_cmp_eq00001:O)  | NONE(*)(Micro/decode/operador_aux_2_0) | 8     |
Micro/decode/operador_aux_1_20_cmp_eq0000(Micro/decode/operador_aux_1_20_cmp_eq00001:O)| NONE(*)(Micro/decode/operador_aux_1_20)| 8     |
Micro/decode/operador_aux_1_24_cmp_eq0000(Micro/decode/operador_aux_1_24_cmp_eq00001:O)| NONE(*)(Micro/decode/operador_aux_1_24)| 8     |
Micro/decode/operador_aux_2_10_cmp_eq0000(Micro/decode/operador_aux_2_10_cmp_eq00001:O)| NONE(*)(Micro/decode/operador_aux_2_10)| 8     |
Micro/decode/operador_aux_2_20_cmp_eq0000(Micro/decode/operador_aux_2_20_cmp_eq00001:O)| NONE(*)(Micro/decode/operador_aux_2_20)| 8     |
Micro/decode/operador_aux_2_24_cmp_eq0000(Micro/decode/operador_aux_2_24_cmp_eq00001:O)| NONE(*)(Micro/decode/operador_aux_2_24)| 8     |
Micro/decode/operador_aux_1_0_not0001(Micro/decode/operador_aux_1_0_not00011:O)        | NONE(*)(Micro/decode/operador_aux_1_0) | 8     |
ALU/c7/cero_not0001(ALU/c7/cero_not000114:O)                                           | NONE(*)(ALU/c7/signo_out_mux0021)      | 3     |
ALU/c7/iguales_mux0014(ALU/c7/iguales_not0003324:O)                                    | NONE(*)(ALU/c7/iguales_mux0012)        | 1     |
ALU/c2/Exp_max_rest_cmp_eq00001(ALU/c7/cero_mux001321:O)                               | BUFG(*)(ALU/c7/cero)                   | 114   |
ALU/c7/iguales1                                                                        | BUFG                                   | 23    |
ALU/c1/num_desp_aux_cmp_le00001(ALU/c1/num_desp_aux_cmp_le00001_f5:O)                  | BUFG(*)(ALU/c1/num_out_aux_0)          | 32    |
ALU/c0/B_despl_cmp_eq00001(ALU/c7/iguales_cmp_eq00068136:O)                            | BUFG(*)(ALU/c0/e_max_0)                | 64    |
---------------------------------------------------------------------------------------+----------------------------------------+-------+
(*) These 13 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------+------------------------+-------+
Control Signal                                           | Buffer(FF name)        | Load  |
---------------------------------------------------------+------------------------+-------+
ALU/c0/A_max_0__and0000(ALU/c0/A_max_0__and00001:O)      | NONE(ALU/c0/A_max_0)   | 1     |
ALU/c0/A_max_0__or0000(ALU/c0/A_max_0__or00001:O)        | NONE(ALU/c0/A_max_0)   | 1     |
ALU/c0/A_max_10__and0000(ALU/c0/A_max_10__and00001:O)    | NONE(ALU/c0/A_max_10)  | 1     |
ALU/c0/A_max_10__or0000(ALU/c0/A_max_10__or00001:O)      | NONE(ALU/c0/A_max_10)  | 1     |
ALU/c0/A_max_11__and0000(ALU/c0/A_max_11__and00001:O)    | NONE(ALU/c0/A_max_11)  | 1     |
ALU/c0/A_max_11__or0000(ALU/c0/A_max_11__or00001:O)      | NONE(ALU/c0/A_max_11)  | 1     |
ALU/c0/A_max_12__and0000(ALU/c0/A_max_12__and00001:O)    | NONE(ALU/c0/A_max_12)  | 1     |
ALU/c0/A_max_12__or0000(ALU/c0/A_max_12__or00001:O)      | NONE(ALU/c0/A_max_12)  | 1     |
ALU/c0/A_max_13__and0000(ALU/c0/A_max_13__and00001:O)    | NONE(ALU/c0/A_max_13)  | 1     |
ALU/c0/A_max_13__or0000(ALU/c0/A_max_13__or00001:O)      | NONE(ALU/c0/A_max_13)  | 1     |
ALU/c0/A_max_14__and0000(ALU/c0/A_max_14__and00001:O)    | NONE(ALU/c0/A_max_14)  | 1     |
ALU/c0/A_max_14__or0000(ALU/c0/A_max_14__or00001:O)      | NONE(ALU/c0/A_max_14)  | 1     |
ALU/c0/A_max_15__and0000(ALU/c0/A_max_15__and00001:O)    | NONE(ALU/c0/A_max_15)  | 1     |
ALU/c0/A_max_15__or0000(ALU/c0/A_max_15__or00001:O)      | NONE(ALU/c0/A_max_15)  | 1     |
ALU/c0/A_max_16__and0000(ALU/c0/A_max_16__and00001:O)    | NONE(ALU/c0/A_max_16)  | 1     |
ALU/c0/A_max_16__or0000(ALU/c0/A_max_16__or00001:O)      | NONE(ALU/c0/A_max_16)  | 1     |
ALU/c0/A_max_17__and0000(ALU/c0/A_max_17__and00001:O)    | NONE(ALU/c0/A_max_17)  | 1     |
ALU/c0/A_max_17__or0000(ALU/c0/A_max_17__or00001:O)      | NONE(ALU/c0/A_max_17)  | 1     |
ALU/c0/A_max_18__and0000(ALU/c0/A_max_18__and00001:O)    | NONE(ALU/c0/A_max_18)  | 1     |
ALU/c0/A_max_18__or0000(ALU/c0/A_max_18__or00001:O)      | NONE(ALU/c0/A_max_18)  | 1     |
ALU/c0/A_max_19__and0000(ALU/c0/A_max_19__and00001:O)    | NONE(ALU/c0/A_max_19)  | 1     |
ALU/c0/A_max_19__or0000(ALU/c0/A_max_19__or00001:O)      | NONE(ALU/c0/A_max_19)  | 1     |
ALU/c0/A_max_1__and0000(ALU/c0/A_max_1__and00001:O)      | NONE(ALU/c0/A_max_1)   | 1     |
ALU/c0/A_max_1__or0000(ALU/c0/A_max_1__or00001:O)        | NONE(ALU/c0/A_max_1)   | 1     |
ALU/c0/A_max_20__and0000(ALU/c0/A_max_20__and00001:O)    | NONE(ALU/c0/A_max_20)  | 1     |
ALU/c0/A_max_20__or0000(ALU/c0/A_max_20__or00001:O)      | NONE(ALU/c0/A_max_20)  | 1     |
ALU/c0/A_max_21__and0000(ALU/c0/A_max_21__and00001:O)    | NONE(ALU/c0/A_max_21)  | 1     |
ALU/c0/A_max_21__or0000(ALU/c0/A_max_21__or00001:O)      | NONE(ALU/c0/A_max_21)  | 1     |
ALU/c0/A_max_22__and0000(ALU/c0/A_max_22__and00001:O)    | NONE(ALU/c0/A_max_22)  | 1     |
ALU/c0/A_max_22__or0000(ALU/c0/A_max_22__or00001:O)      | NONE(ALU/c0/A_max_22)  | 1     |
ALU/c0/A_max_23__and0000(ALU/c0/A_max_23__and00001:O)    | NONE(ALU/c0/A_max_23)  | 1     |
ALU/c0/A_max_23__or0000(ALU/c0/A_max_23__or00001:O)      | NONE(ALU/c0/A_max_23)  | 1     |
ALU/c0/A_max_2__and0000(ALU/c0/A_max_2__and00001:O)      | NONE(ALU/c0/A_max_2)   | 1     |
ALU/c0/A_max_2__or0000(ALU/c0/A_max_2__or00001:O)        | NONE(ALU/c0/A_max_2)   | 1     |
ALU/c0/A_max_3__and0000(ALU/c0/A_max_3__and00001:O)      | NONE(ALU/c0/A_max_3)   | 1     |
ALU/c0/A_max_3__or0000(ALU/c0/A_max_3__or00001:O)        | NONE(ALU/c0/A_max_3)   | 1     |
ALU/c0/A_max_4__and0000(ALU/c0/A_max_4__and00001:O)      | NONE(ALU/c0/A_max_4)   | 1     |
ALU/c0/A_max_4__or0000(ALU/c0/A_max_4__or00001:O)        | NONE(ALU/c0/A_max_4)   | 1     |
ALU/c0/A_max_5__and0000(ALU/c0/A_max_5__and00001:O)      | NONE(ALU/c0/A_max_5)   | 1     |
ALU/c0/A_max_5__or0000(ALU/c0/A_max_5__or00001:O)        | NONE(ALU/c0/A_max_5)   | 1     |
ALU/c0/A_max_6__and0000(ALU/c0/A_max_6__and00001:O)      | NONE(ALU/c0/A_max_6)   | 1     |
ALU/c0/A_max_6__or0000(ALU/c0/A_max_6__or00001:O)        | NONE(ALU/c0/A_max_6)   | 1     |
ALU/c0/A_max_7__and0000(ALU/c0/A_max_7__and00001:O)      | NONE(ALU/c0/A_max_7)   | 1     |
ALU/c0/A_max_7__or0000(ALU/c0/A_max_7__or00001:O)        | NONE(ALU/c0/A_max_7)   | 1     |
ALU/c0/A_max_8__and0000(ALU/c0/A_max_8__and00001:O)      | NONE(ALU/c0/A_max_8)   | 1     |
ALU/c0/A_max_8__or0000(ALU/c0/A_max_8__or00001:O)        | NONE(ALU/c0/A_max_8)   | 1     |
ALU/c0/A_max_9__and0000(ALU/c0/A_max_9__and00001:O)      | NONE(ALU/c0/A_max_9)   | 1     |
ALU/c0/A_max_9__or0000(ALU/c0/A_max_9__or00001:O)        | NONE(ALU/c0/A_max_9)   | 1     |
ALU/c0/B_despl_0__and0000(ALU/c0/B_despl_0__and00001:O)  | NONE(ALU/c0/B_despl_0) | 1     |
ALU/c0/B_despl_0__or0000(ALU/c0/B_despl_0__or00001:O)    | NONE(ALU/c0/B_despl_0) | 1     |
ALU/c0/B_despl_10__and0000(ALU/c0/B_despl_10__and00001:O)| NONE(ALU/c0/B_despl_10)| 1     |
ALU/c0/B_despl_10__or0000(ALU/c0/B_despl_10__or00001:O)  | NONE(ALU/c0/B_despl_10)| 1     |
ALU/c0/B_despl_11__and0000(ALU/c0/B_despl_11__and00001:O)| NONE(ALU/c0/B_despl_11)| 1     |
ALU/c0/B_despl_11__or0000(ALU/c0/B_despl_11__or00001:O)  | NONE(ALU/c0/B_despl_11)| 1     |
ALU/c0/B_despl_12__and0000(ALU/c0/B_despl_12__and00001:O)| NONE(ALU/c0/B_despl_12)| 1     |
ALU/c0/B_despl_12__or0000(ALU/c0/B_despl_12__or00001:O)  | NONE(ALU/c0/B_despl_12)| 1     |
ALU/c0/B_despl_13__and0000(ALU/c0/B_despl_13__and00001:O)| NONE(ALU/c0/B_despl_13)| 1     |
ALU/c0/B_despl_13__or0000(ALU/c0/B_despl_13__or00001:O)  | NONE(ALU/c0/B_despl_13)| 1     |
ALU/c0/B_despl_14__and0000(ALU/c0/B_despl_14__and00001:O)| NONE(ALU/c0/B_despl_14)| 1     |
ALU/c0/B_despl_14__or0000(ALU/c0/B_despl_14__or00001:O)  | NONE(ALU/c0/B_despl_14)| 1     |
ALU/c0/B_despl_15__and0000(ALU/c0/B_despl_15__and00001:O)| NONE(ALU/c0/B_despl_15)| 1     |
ALU/c0/B_despl_15__or0000(ALU/c0/B_despl_15__or00001:O)  | NONE(ALU/c0/B_despl_15)| 1     |
ALU/c0/B_despl_16__and0000(ALU/c0/B_despl_16__and00001:O)| NONE(ALU/c0/B_despl_16)| 1     |
ALU/c0/B_despl_16__or0000(ALU/c0/B_despl_16__or00001:O)  | NONE(ALU/c0/B_despl_16)| 1     |
ALU/c0/B_despl_17__and0000(ALU/c0/B_despl_17__and00001:O)| NONE(ALU/c0/B_despl_17)| 1     |
ALU/c0/B_despl_17__or0000(ALU/c0/B_despl_17__or00001:O)  | NONE(ALU/c0/B_despl_17)| 1     |
ALU/c0/B_despl_18__and0000(ALU/c0/B_despl_18__and00001:O)| NONE(ALU/c0/B_despl_18)| 1     |
ALU/c0/B_despl_18__or0000(ALU/c0/B_despl_18__or00001:O)  | NONE(ALU/c0/B_despl_18)| 1     |
ALU/c0/B_despl_19__and0000(ALU/c0/B_despl_19__and00001:O)| NONE(ALU/c0/B_despl_19)| 1     |
ALU/c0/B_despl_19__or0000(ALU/c0/B_despl_19__or00001:O)  | NONE(ALU/c0/B_despl_19)| 1     |
ALU/c0/B_despl_1__and0000(ALU/c0/B_despl_1__and00001:O)  | NONE(ALU/c0/B_despl_1) | 1     |
ALU/c0/B_despl_1__or0000(ALU/c0/B_despl_1__or00001:O)    | NONE(ALU/c0/B_despl_1) | 1     |
ALU/c0/B_despl_20__and0000(ALU/c0/B_despl_20__and00001:O)| NONE(ALU/c0/B_despl_20)| 1     |
ALU/c0/B_despl_20__or0000(ALU/c0/B_despl_20__or00001:O)  | NONE(ALU/c0/B_despl_20)| 1     |
ALU/c0/B_despl_21__and0000(ALU/c0/B_despl_21__and00001:O)| NONE(ALU/c0/B_despl_21)| 1     |
ALU/c0/B_despl_21__or0000(ALU/c0/B_despl_21__or00001:O)  | NONE(ALU/c0/B_despl_21)| 1     |
ALU/c0/B_despl_22__and0000(ALU/c0/B_despl_22__and00001:O)| NONE(ALU/c0/B_despl_22)| 1     |
ALU/c0/B_despl_22__or0000(ALU/c0/B_despl_22__or00001:O)  | NONE(ALU/c0/B_despl_22)| 1     |
ALU/c0/B_despl_23__and0000(ALU/c0/B_despl_23__and00001:O)| NONE(ALU/c0/B_despl_23)| 1     |
ALU/c0/B_despl_23__or0000(ALU/c0/B_despl_23__or00001:O)  | NONE(ALU/c0/B_despl_23)| 1     |
ALU/c0/B_despl_2__and0000(ALU/c0/B_despl_2__and00001:O)  | NONE(ALU/c0/B_despl_2) | 1     |
ALU/c0/B_despl_2__or0000(ALU/c0/B_despl_2__or00001:O)    | NONE(ALU/c0/B_despl_2) | 1     |
ALU/c0/B_despl_3__and0000(ALU/c0/B_despl_3__and00001:O)  | NONE(ALU/c0/B_despl_3) | 1     |
ALU/c0/B_despl_3__or0000(ALU/c0/B_despl_3__or00001:O)    | NONE(ALU/c0/B_despl_3) | 1     |
ALU/c0/B_despl_4__and0000(ALU/c0/B_despl_4__and00001:O)  | NONE(ALU/c0/B_despl_4) | 1     |
ALU/c0/B_despl_4__or0000(ALU/c0/B_despl_4__or00001:O)    | NONE(ALU/c0/B_despl_4) | 1     |
ALU/c0/B_despl_5__and0000(ALU/c0/B_despl_5__and00001:O)  | NONE(ALU/c0/B_despl_5) | 1     |
ALU/c0/B_despl_5__or0000(ALU/c0/B_despl_5__or00001:O)    | NONE(ALU/c0/B_despl_5) | 1     |
ALU/c0/B_despl_6__and0000(ALU/c0/B_despl_6__and00001:O)  | NONE(ALU/c0/B_despl_6) | 1     |
ALU/c0/B_despl_6__or0000(ALU/c0/B_despl_6__or00001:O)    | NONE(ALU/c0/B_despl_6) | 1     |
ALU/c0/B_despl_7__and0000(ALU/c0/B_despl_7__and00001:O)  | NONE(ALU/c0/B_despl_7) | 1     |
ALU/c0/B_despl_7__or0000(ALU/c0/B_despl_7__or00001:O)    | NONE(ALU/c0/B_despl_7) | 1     |
ALU/c0/B_despl_8__and0000(ALU/c0/B_despl_8__and00001:O)  | NONE(ALU/c0/B_despl_8) | 1     |
ALU/c0/B_despl_8__or0000(ALU/c0/B_despl_8__or00001:O)    | NONE(ALU/c0/B_despl_8) | 1     |
ALU/c0/B_despl_9__and0000(ALU/c0/B_despl_9__and00001:O)  | NONE(ALU/c0/B_despl_9) | 1     |
ALU/c0/B_despl_9__or0000(ALU/c0/B_despl_9__or00001:O)    | NONE(ALU/c0/B_despl_9) | 1     |
ALU/c0/e_dif_0__and0000(ALU/c0/e_dif_0__and00001:O)      | NONE(ALU/c0/e_dif_0)   | 1     |
ALU/c0/e_dif_0__or0000(ALU/c0/e_dif_0__or00001:O)        | NONE(ALU/c0/e_dif_0)   | 1     |
ALU/c0/e_dif_1__and0000(ALU/c0/e_dif_1__and00001:O)      | NONE(ALU/c0/e_dif_1)   | 1     |
ALU/c0/e_dif_1__or0000(ALU/c0/e_dif_1__or00001:O)        | NONE(ALU/c0/e_dif_1)   | 1     |
ALU/c0/e_dif_2__and0000(ALU/c0/e_dif_2__and00001:O)      | NONE(ALU/c0/e_dif_2)   | 1     |
ALU/c0/e_dif_2__or0000(ALU/c0/e_dif_2__or00001:O)        | NONE(ALU/c0/e_dif_2)   | 1     |
ALU/c0/e_dif_3__and0000(ALU/c0/e_dif_3__and00001:O)      | NONE(ALU/c0/e_dif_3)   | 1     |
ALU/c0/e_dif_3__or0000(ALU/c0/e_dif_3__or00001:O)        | NONE(ALU/c0/e_dif_3)   | 1     |
ALU/c0/e_dif_4__and0000(ALU/c0/e_dif_4__and00001:O)      | NONE(ALU/c0/e_dif_4)   | 1     |
ALU/c0/e_dif_4__or0000(ALU/c0/e_dif_4__or00001:O)        | NONE(ALU/c0/e_dif_4)   | 1     |
ALU/c0/e_dif_5__and0000(ALU/c0/e_dif_5__and00001:O)      | NONE(ALU/c0/e_dif_5)   | 1     |
ALU/c0/e_dif_5__or0000(ALU/c0/e_dif_5__or00001:O)        | NONE(ALU/c0/e_dif_5)   | 1     |
ALU/c0/e_dif_6__and0000(ALU/c0/e_dif_6__and00001:O)      | NONE(ALU/c0/e_dif_6)   | 1     |
ALU/c0/e_dif_6__or0000(ALU/c0/e_dif_6__or00001:O)        | NONE(ALU/c0/e_dif_6)   | 1     |
ALU/c0/e_dif_7__and0000(ALU/c0/e_dif_7__and00001:O)      | NONE(ALU/c0/e_dif_7)   | 1     |
ALU/c0/e_dif_7__or0000(ALU/c0/e_dif_7__or00001:O)        | NONE(ALU/c0/e_dif_7)   | 1     |
ALU/c0/e_max_0__and0000(ALU/c0/e_max_0__and00001:O)      | NONE(ALU/c0/e_max_0)   | 1     |
ALU/c0/e_max_0__or0000(ALU/c0/e_max_0__or00001:O)        | NONE(ALU/c0/e_max_0)   | 1     |
ALU/c0/e_max_1__and0000(ALU/c0/e_max_1__and00001:O)      | NONE(ALU/c0/e_max_1)   | 1     |
ALU/c0/e_max_1__or0000(ALU/c0/e_max_1__or00001:O)        | NONE(ALU/c0/e_max_1)   | 1     |
ALU/c0/e_max_2__and0000(ALU/c0/e_max_2__and00001:O)      | NONE(ALU/c0/e_max_2)   | 1     |
ALU/c0/e_max_2__or0000(ALU/c0/e_max_2__or00001:O)        | NONE(ALU/c0/e_max_2)   | 1     |
ALU/c0/e_max_3__and0000(ALU/c0/e_max_3__and00001:O)      | NONE(ALU/c0/e_max_3)   | 1     |
ALU/c0/e_max_3__or0000(ALU/c0/e_max_3__or00001:O)        | NONE(ALU/c0/e_max_3)   | 1     |
ALU/c0/e_max_4__and0000(ALU/c0/e_max_4__and00001:O)      | NONE(ALU/c0/e_max_4)   | 1     |
ALU/c0/e_max_4__or0000(ALU/c0/e_max_4__or00001:O)        | NONE(ALU/c0/e_max_4)   | 1     |
ALU/c0/e_max_5__and0000(ALU/c0/e_max_5__and00001:O)      | NONE(ALU/c0/e_max_5)   | 1     |
ALU/c0/e_max_5__or0000(ALU/c0/e_max_5__or00001:O)        | NONE(ALU/c0/e_max_5)   | 1     |
ALU/c0/e_max_6__and0000(ALU/c0/e_max_6__and00001:O)      | NONE(ALU/c0/e_max_6)   | 1     |
ALU/c0/e_max_6__or0000(ALU/c0/e_max_6__or00001:O)        | NONE(ALU/c0/e_max_6)   | 1     |
ALU/c0/e_max_7__and0000(ALU/c0/e_max_7__and00001:O)      | NONE(ALU/c0/e_max_7)   | 1     |
ALU/c0/e_max_7__or0000(ALU/c0/e_max_7__or00001:O)        | NONE(ALU/c0/e_max_7)   | 1     |
---------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.161ns (Maximum Frequency: 139.639MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 46.064ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.161ns (frequency: 139.639MHz)
  Total number of paths / destination ports: 1108 / 287
-------------------------------------------------------------------------
Delay:               7.161ns (Levels of Logic = 13)
  Source:            Micro/processor/carry_flag_flop (FF)
  Destination:       Micro/processor/pc_loop[9].register_bit (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Micro/processor/carry_flag_flop to Micro/processor/pc_loop[9].register_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.626   1.074  Micro/processor/carry_flag_flop (Micro/processor/carry_flag)
     LUT4:I0->O            2   0.479   0.915  Micro/processor/condition_met_lut (Micro/processor/condition_met)
     LUT3:I1->O           11   0.479   1.267  Micro/processor/normal_count_lut (Micro/processor/normal_count)
     LUT3:I0->O            1   0.479   0.000  Micro/processor/pc_loop[0].value_select_mux (Micro/processor/pc_value<0>)
     MUXCY:S->O            1   0.435   0.000  Micro/processor/pc_loop[0].pc_lsb_carry.pc_value_muxcy (Micro/processor/pc_value_carry<0>)
     MUXCY:CI->O           1   0.056   0.000  Micro/processor/pc_loop[1].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<1>)
     MUXCY:CI->O           1   0.056   0.000  Micro/processor/pc_loop[2].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<2>)
     MUXCY:CI->O           1   0.056   0.000  Micro/processor/pc_loop[3].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<3>)
     MUXCY:CI->O           1   0.056   0.000  Micro/processor/pc_loop[4].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<4>)
     MUXCY:CI->O           1   0.056   0.000  Micro/processor/pc_loop[5].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<5>)
     MUXCY:CI->O           1   0.056   0.000  Micro/processor/pc_loop[6].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<6>)
     MUXCY:CI->O           1   0.056   0.000  Micro/processor/pc_loop[7].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<7>)
     MUXCY:CI->O           0   0.056   0.000  Micro/processor/pc_loop[8].pc_mid_carry.pc_value_muxcy (Micro/processor/pc_value_carry<8>)
     XORCY:CI->O           1   0.786   0.000  Micro/processor/pc_loop[9].pc_msb_carry.pc_value_xor (Micro/processor/inc_pc_value<9>)
     FDRSE:D                   0.176          Micro/processor/pc_loop[9].register_bit
    ----------------------------------------
    Total                      7.161ns (3.904ns logic, 3.257ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Micro/write_strobe1'
  Clock period: 2.511ns (frequency: 398.279MHz)
  Total number of paths / destination ports: 65 / 65
-------------------------------------------------------------------------
Delay:               2.511ns (Levels of Logic = 1)
  Source:            Micro/decode/exp_2_6 (LATCH)
  Destination:       Micro/decode/exp_2_6 (LATCH)
  Source Clock:      Micro/write_strobe1 falling
  Destination Clock: Micro/write_strobe1 falling

  Data Path: Micro/decode/exp_2_6 to Micro/decode/exp_2_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              15   0.551   1.305  Micro/decode/exp_2_6 (Micro/decode/exp_2_6)
     LUT4:I0->O            1   0.479   0.000  Micro/decode/exp_2_mux0002<29>1 (Micro/decode/exp_2_mux0002<29>)
     LD:D                      0.176          Micro/decode/exp_2_6
    ----------------------------------------
    Total                      2.511ns (1.206ns logic, 1.305ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ALU/c7/iguales1'
  Clock period: 3.330ns (frequency: 300.318MHz)
  Total number of paths / destination ports: 24 / 23
-------------------------------------------------------------------------
Delay:               3.330ns (Levels of Logic = 2)
  Source:            ALU/c6/mantisa_aux_17 (LATCH)
  Destination:       ALU/c6/mantisa_aux_17 (LATCH)
  Source Clock:      ALU/c7/iguales1 rising
  Destination Clock: ALU/c7/iguales1 rising

  Data Path: ALU/c6/mantisa_aux_17 to ALU/c6/mantisa_aux_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            3   0.551   0.941  ALU/c6/mantisa_aux_17 (ALU/c6/mantisa_aux_17)
     LUT4:I1->O            1   0.479   0.704  ALU/c6/mantisa_aux_mux0002<17>94_SW1 (N410)
     LUT4:I3->O            1   0.479   0.000  ALU/c6/mantisa_aux_mux0002<17>94 (ALU/c6/mantisa_aux_mux0002<17>)
     LDE_1:D                   0.176          ALU/c6/mantisa_aux_17
    ----------------------------------------
    Total                      3.330ns (1.685ns logic, 1.645ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ALU/c1/num_desp_aux_cmp_le00001'
  Clock period: 7.051ns (frequency: 141.826MHz)
  Total number of paths / destination ports: 476 / 24
-------------------------------------------------------------------------
Delay:               7.051ns (Levels of Logic = 5)
  Source:            ALU/c1/num_desp_aux_0 (LATCH)
  Destination:       ALU/c1/num_out_aux_6 (LATCH)
  Source Clock:      ALU/c1/num_desp_aux_cmp_le00001 falling
  Destination Clock: ALU/c1/num_desp_aux_cmp_le00001 falling

  Data Path: ALU/c1/num_desp_aux_0 to ALU/c1/num_out_aux_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              32   0.551   1.634  ALU/c1/num_desp_aux_0 (ALU/c1/num_desp_aux_0)
     LUT3:I2->O            2   0.479   0.804  ALU/c1/Sh9_SW0 (N84)
     LUT3:I2->O            1   0.479   0.851  ALU/c1/Sh7 (ALU/c1/Sh7)
     LUT3:I1->O            2   0.479   0.804  ALU/c1/num_out_aux_shift0001<7>33 (ALU/c1/num_out_aux_shift0001<3>8)
     LUT4:I2->O            1   0.479   0.000  ALU/c1/num_out_aux_shift0001<7>86_F (N358)
     MUXF5:I0->O           1   0.314   0.000  ALU/c1/num_out_aux_shift0001<7>86 (ALU/c1/num_out_aux_shift0001<7>)
     LD:D                      0.176          ALU/c1/num_out_aux_7
    ----------------------------------------
    Total                      7.051ns (2.957ns logic, 4.094ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Micro/write_strobe1'
  Total number of paths / destination ports: 250 / 97
-------------------------------------------------------------------------
Offset:              11.595ns (Levels of Logic = 4)
  Source:            Micro/decode/sig_1 (LATCH)
  Destination:       Exponente_resultado<0> (PAD)
  Source Clock:      Micro/write_strobe1 falling

  Data Path: Micro/decode/sig_1 to Exponente_resultado<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.551   1.201  Micro/decode/sig_1 (Micro/decode/sig_1)
     LUT3:I0->O           61   0.479   2.011  ALU/c7/cero_mux001321 (ALU/c2/Exp_max_rest_cmp_eq00001)
     LUT3:I0->O            1   0.479   0.740  ALU/c8/exponente<0>55 (ALU/c8/exponente<0>55)
     LUT4:I2->O            2   0.479   0.745  ALU/c8/exponente<0>58 (Exponente_resultado_0_OBUF)
     OBUF:I->O                 4.909          Exponente_resultado_0_OBUF (Exponente_resultado<0>)
    ----------------------------------------
    Total                     11.595ns (6.897ns logic, 4.698ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU/c7/cero_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              7.738ns (Levels of Logic = 3)
  Source:            ALU/c7/signo_out_mux0021 (LATCH)
  Destination:       signo_resultado (PAD)
  Source Clock:      ALU/c7/cero_not0001 falling

  Data Path: ALU/c7/signo_out_mux0021 to signo_resultado
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.740  ALU/c7/signo_out_mux0021 (ALU/c7/signo_out_mux0021)
     LUT3:I2->O            1   0.479   0.000  ALU/c7/signo_out_mux00222 (ALU/c7/signo_out_mux00222)
     MUXF5:I0->O           2   0.314   0.745  ALU/c7/signo_out_mux0022_f5 (ALU/c7/signo_out_mux0022)
     OBUF:I->O                 4.909          signo_resultado_OBUF (signo_resultado)
    ----------------------------------------
    Total                      7.738ns (6.253ns logic, 1.485ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU/c2/Exp_max_rest_cmp_eq00001'
  Total number of paths / destination ports: 40542471764 / 31
-------------------------------------------------------------------------
Offset:              46.064ns (Levels of Logic = 51)
  Source:            ALU/c2/Mantisa_max_rest_0 (LATCH)
  Destination:       Exponente_resultado<7> (PAD)
  Source Clock:      ALU/c2/Exp_max_rest_cmp_eq00001 falling

  Data Path: ALU/c2/Mantisa_max_rest_0 to Exponente_resultado<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.976  ALU/c2/Mantisa_max_rest_0 (ALU/c2/Mantisa_max_rest_0)
     LUT2:I0->O            1   0.479   0.000  ALU/c5/Msub_num_out_R_lut<0> (ALU/c5/Msub_num_out_R_lut<0>)
     MUXCY:S->O            1   0.435   0.000  ALU/c5/Msub_num_out_R_cy<0> (ALU/c5/Msub_num_out_R_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<1> (ALU/c5/Msub_num_out_R_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<2> (ALU/c5/Msub_num_out_R_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<3> (ALU/c5/Msub_num_out_R_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<4> (ALU/c5/Msub_num_out_R_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<5> (ALU/c5/Msub_num_out_R_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<6> (ALU/c5/Msub_num_out_R_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<7> (ALU/c5/Msub_num_out_R_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<8> (ALU/c5/Msub_num_out_R_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<9> (ALU/c5/Msub_num_out_R_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<10> (ALU/c5/Msub_num_out_R_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<11> (ALU/c5/Msub_num_out_R_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<12> (ALU/c5/Msub_num_out_R_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<13> (ALU/c5/Msub_num_out_R_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<14> (ALU/c5/Msub_num_out_R_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<15> (ALU/c5/Msub_num_out_R_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<16> (ALU/c5/Msub_num_out_R_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<17> (ALU/c5/Msub_num_out_R_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<18> (ALU/c5/Msub_num_out_R_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<19> (ALU/c5/Msub_num_out_R_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  ALU/c5/Msub_num_out_R_cy<20> (ALU/c5/Msub_num_out_R_cy<20>)
     XORCY:CI->O           8   0.786   1.091  ALU/c5/Msub_num_out_R_xor<21> (ALU/rest_norm_M<21>)
     LUT4:I1->O            1   0.479   0.704  ALU/c6/contador_ceros_mux0018<4>2_SW0 (N190)
     LUT4:I3->O            5   0.479   0.953  ALU/c6/contador_ceros_mux0018<4>2 (ALU/c6/N170)
     LUT4:I1->O            1   0.479   0.000  ALU/c6/contador_ceros_mux0026<4>51 (ALU/c6/contador_ceros_mux0026<4>5)
     MUXF5:I0->O          19   0.314   1.292  ALU/c6/contador_ceros_mux0026<4>5_f5 (ALU/c6/N167)
     LUT3:I2->O            2   0.479   1.040  ALU/c6/contador_ceros_mux0030<2>210 (ALU/c6/N40)
     LUT4:I0->O            1   0.479   0.740  ALU/c6/Madd_contador_ceros_addsub0012_cy<2>151_SW1 (N163)
     LUT4:I2->O            2   0.479   1.040  ALU/c6/Madd_contador_ceros_addsub0012_cy<2>151 (ALU/c6/N198)
     LUT2:I0->O            1   0.479   0.740  ALU/c6/Madd_contador_ceros_addsub0012_cy<2>1_SW1 (N158)
     LUT4:I2->O            3   0.479   1.066  ALU/c6/Madd_contador_ceros_addsub0012_cy<2>1 (ALU/c6/Madd_contador_ceros_addsub0012_cy<2>)
     LUT3:I0->O            1   0.479   0.704  ALU/c6/contador_ceros_mux0030<3>_SW0 (N438)
     LUT4:I3->O            2   0.479   1.040  ALU/c6/contador_ceros_mux0030<3> (ALU/c6/Madd_contador_ceros_addsub0014_lut<3>)
     LUT4:I0->O            6   0.479   1.148  ALU/c6/contador_ceros_mux0032<3>1 (ALU/c6/Madd_contador_ceros_addsub0016_lut<3>)
     LUT4:I0->O            5   0.479   1.078  ALU/c6/contador_ceros_mux0036<3>1 (ALU/c6/Madd_contador_ceros_addsub0020_lut<3>)
     LUT3:I0->O            1   0.479   0.851  ALU/c6/contador_ceros_mux0038<5>1_SW0 (N188)
     LUT4:I1->O            3   0.479   0.794  ALU/c6/contador_ceros_mux0038<5>1 (ALU/c6/N13)
     LUT4:I3->O            1   0.479   0.851  ALU/c6/contador_ceros_mux0038<5>_SW1 (N193)
     LUT4:I1->O            4   0.479   1.074  ALU/c6/contador_ceros_mux0038<5> (ALU/c6/Madd_contador_ceros_addsub0017_lut<5>)
     LUT4:I0->O            7   0.479   0.965  ALU/c6/contador_ceros_mux0042<5>1 (ALU/c6/Madd_contador_ceros_addsub0021_lut<5>)
     LUT3:I2->O            2   0.479   0.804  ALU/c6/contador_ceros_mux0046<6>21 (ALU/c6/N48)
     LUT4:I2->O            1   0.479   0.704  ALU/c6/contador_ceros_mux0046<6>_SW2 (N222)
     LUT4:I3->O            3   0.479   1.066  ALU/c6/contador_ceros_mux0046<6> (ALU/c6/contador_ceros_mux0046<6>)
     LUT2:I0->O            1   0.479   0.000  ALU/c6/Mcompar_error_cmp_lt0000_lut<6> (ALU/c6/Mcompar_error_cmp_lt0000_lut<6>)
     MUXCY:S->O            1   0.435   0.000  ALU/c6/Mcompar_error_cmp_lt0000_cy<6> (ALU/c6/Mcompar_error_cmp_lt0000_cy<6>)
     MUXCY:CI->O          83   0.264   2.118  ALU/c6/Mcompar_error_cmp_lt0000_cy<7> (ALU/c6/Mcompar_error_cmp_lt0000_cy<7>)
     LUT4:I0->O           31   0.479   1.865  ALU/c6/exponente_out<0>11 (ALU/error_resta)
     LUT2:I0->O            1   0.479   0.000  ALU/c8/exponente<7>841 (ALU/c8/exponente<7>84)
     MUXF5:I1->O           2   0.314   0.745  ALU/c8/exponente<7>84_f5 (Exponente_resultado_7_OBUF)
     OBUF:I->O                 4.909          Exponente_resultado_7_OBUF (Exponente_resultado<7>)
    ----------------------------------------
    Total                     46.064ns (20.614ns logic, 25.449ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU/c7/iguales1'
  Total number of paths / destination ports: 46 / 23
-------------------------------------------------------------------------
Offset:              9.256ns (Levels of Logic = 4)
  Source:            ALU/c6/mantisa_aux_18 (LATCH)
  Destination:       Mantisa_resultado<18> (PAD)
  Source Clock:      ALU/c7/iguales1 rising

  Data Path: ALU/c6/mantisa_aux_18 to Mantisa_resultado<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            4   0.551   1.074  ALU/c6/mantisa_aux_18 (ALU/c6/mantisa_aux_18)
     LUT4:I0->O            1   0.479   0.000  ALU/c8/mantisa<18>161 (ALU/c8/mantisa<18>161)
     MUXF5:I1->O           1   0.314   0.704  ALU/c8/mantisa<18>16_f5 (ALU/c8/mantisa<18>16)
     LUT4:I3->O            2   0.479   0.745  ALU/c8/mantisa<18>54 (Mantisa_resultado_18_OBUF)
     OBUF:I->O                 4.909          Mantisa_resultado_18_OBUF (Mantisa_resultado<18>)
    ----------------------------------------
    Total                      9.256ns (6.732ns logic, 2.524ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 32.31 secs
 
--> 

Total memory usage is 342360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  228 (   0 filtered)
Number of infos    :   15 (   0 filtered)

