{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638214445761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 13:34:05 2021 " "Processing started: Mon Nov 29 13:34:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638214445763 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214445763 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214445763 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition /home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File /home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1638214445829 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "/usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file /usr/local/usr/local/quartus/20.1/quartus/linux64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214445848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638214445938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638214445938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-mixed " "Found design unit 1: ALU-mixed" {  } { { "../../src/ALU.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451780 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../src/ALU.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/EX_MEM_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/EX_MEM_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_MEM_register-structural " "Found design unit 1: EX_MEM_register-structural" {  } { { "../../src/EX_MEM_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/EX_MEM_register.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451781 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_register " "Found entity 1: EX_MEM_register" {  } { { "../../src/EX_MEM_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/EX_MEM_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_EX_register-structural " "Found design unit 1: ID_EX_register-structural" {  } { { "../../src/ID_EX_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451782 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_register " "Found entity 1: ID_EX_register" {  } { { "../../src/ID_EX_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/IF_ID_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/IF_ID_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_ID_register-structural " "Found design unit 1: IF_ID_register-structural" {  } { { "../../src/IF_ID_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/IF_ID_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451783 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_register " "Found entity 1: IF_ID_register" {  } { { "../../src/IF_ID_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/IF_ID_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/MEM_WB_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/MEM_WB_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB_register-structural " "Found design unit 1: MEM_WB_register-structural" {  } { { "../../src/MEM_WB_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MEM_WB_register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451784 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_register " "Found entity 1: MEM_WB_register" {  } { { "../../src/MEM_WB_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MEM_WB_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451785 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/add_sub_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/add_sub_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_N-structural " "Found design unit 1: add_sub_N-structural" {  } { { "../../src/add_sub_N.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/add_sub_N.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451786 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_N " "Found entity 1: add_sub_N" {  } { { "../../src/add_sub_N.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/add_sub_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../../src/andg2.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451786 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../../src/andg2.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/andg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/andg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg_32-mixed " "Found design unit 1: andg_32-mixed" {  } { { "../../src/andg_32.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/andg_32.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451787 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg_32 " "Found entity 1: andg_32" {  } { { "../../src/andg_32.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/andg_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-mixed " "Found design unit 1: control_unit-mixed" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451790 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/dffg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/dffg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dffg-mixed " "Found design unit 1: dffg-mixed" {  } { { "../../src/dffg.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/dffg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451790 ""} { "Info" "ISGN_ENTITY_NAME" "1 dffg " "Found entity 1: dffg" {  } { { "../../src/dffg.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/dffg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/extender_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/extender_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extender_16bit-mixed " "Found design unit 1: extender_16bit-mixed" {  } { { "../../src/extender_16bit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/extender_16bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451791 ""} { "Info" "ISGN_ENTITY_NAME" "1 extender_16bit " "Found entity 1: extender_16bit" {  } { { "../../src/extender_16bit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/extender_16bit.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/fetch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/fetch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_unit-structural " "Found design unit 1: fetch_unit-structural" {  } { { "../../src/fetch_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/fetch_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451791 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "../../src/fetch_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/fetch_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/five_bit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/five_bit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 five_bit_decoder-dataflow " "Found design unit 1: five_bit_decoder-dataflow" {  } { { "../../src/five_bit_decoder.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/five_bit_decoder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451792 ""} { "Info" "ISGN_ENTITY_NAME" "1 five_bit_decoder " "Found entity 1: five_bit_decoder" {  } { { "../../src/five_bit_decoder.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/five_bit_decoder.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structure " "Found design unit 1: full_adder-structure" {  } { { "../../src/full_adder.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451793 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../../src/full_adder.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder_N_ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/full_adder_N_ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_N_ripple_carry-structural " "Found design unit 1: full_adder_N_ripple_carry-structural" {  } { { "../../src/full_adder_N_ripple_carry.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder_N_ripple_carry.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451793 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_N_ripple_carry " "Found entity 1: full_adder_N_ripple_carry" {  } { { "../../src/full_adder_N_ripple_carry.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder_N_ripple_carry.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/invg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/invg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invg-dataflow " "Found design unit 1: invg-dataflow" {  } { { "../../src/invg.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/invg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451794 ""} { "Info" "ISGN_ENTITY_NAME" "1 invg " "Found entity 1: invg" {  } { { "../../src/invg.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/invg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/mips_data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_data_path-mixed " "Found design unit 1: mips_data_path-mixed" {  } { { "../../src/mips_data_path.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_data_path.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_data_path " "Found entity 1: mips_data_path" {  } { { "../../src/mips_data_path.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_data_path.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/mips_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_register_file-mixed " "Found design unit 1: mips_register_file-mixed" {  } { { "../../src/mips_register_file.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_register_file.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451796 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_register_file " "Found entity 1: mips_register_file" {  } { { "../../src/mips_register_file.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_register_file.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_N-structural " "Found design unit 1: mux2t1_N-structural" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_N.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451796 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_N " "Found entity 1: mux2t1_N" {  } { { "../../src/mux2t1_N.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2t1_structural-structure " "Found design unit 1: mux2t1_structural-structure" {  } { { "../../src/mux2t1_structural.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451797 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2t1_structural " "Found entity 1: mux2t1_structural" {  } { { "../../src/mux2t1_structural.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/mux_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/mux_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_bit-dataflow " "Found design unit 1: mux_32_bit-dataflow" {  } { { "../../src/mux_32_bit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux_32_bit.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451798 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_bit " "Found entity 1: mux_32_bit" {  } { { "../../src/mux_32_bit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux_32_bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/n_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/n_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_Bit_Register-mixed " "Found design unit 1: N_Bit_Register-mixed" {  } { { "../../src/n_bit_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/n_bit_register.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451798 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_Bit_Register " "Found entity 1: N_Bit_Register" {  } { { "../../src/n_bit_register.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/n_bit_register.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/nbit_barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/nbit_barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_barrelshifter-mixed " "Found design unit 1: nbit_barrelshifter-mixed" {  } { { "../../src/nbit_barrelshifter.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/nbit_barrelshifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451799 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_barrelshifter " "Found entity 1: nbit_barrelshifter" {  } { { "../../src/nbit_barrelshifter.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/nbit_barrelshifter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/ones_complement_N.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/ones_complement_N.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onesComplement_N-structural " "Found design unit 1: onesComplement_N-structural" {  } { { "../../src/ones_complement_N.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ones_complement_N.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451799 ""} { "Info" "ISGN_ENTITY_NAME" "1 onesComplement_N " "Found entity 1: onesComplement_N" {  } { { "../../src/ones_complement_N.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ones_complement_N.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../../src/org2.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451800 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../../src/org2.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/org_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/org_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org_32-mixed " "Found design unit 1: org_32-mixed" {  } { { "../../src/org_32.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/org_32.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451801 ""} { "Info" "ISGN_ENTITY_NAME" "1 org_32 " "Found entity 1: org_32" {  } { { "../../src/org_32.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/org_32.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/pc32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/pc32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc32Bit-structure " "Found design unit 1: pc32Bit-structure" {  } { { "../../src/pc32Bit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/pc32Bit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451801 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc32Bit " "Found entity 1: pc32Bit" {  } { { "../../src/pc32Bit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/pc32Bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/reverse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/reverse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse-mixed " "Found design unit 1: reverse-mixed" {  } { { "../../src/reverse.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/reverse.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451802 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse " "Found entity 1: reverse" {  } { { "../../src/reverse.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/reverse.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/tb_dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/tb_dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_dmem-behavior " "Found design unit 1: tb_dmem-behavior" {  } { { "../../src/tb_dmem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/tb_dmem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451802 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_dmem " "Found entity 1: tb_dmem" {  } { { "../../src/tb_dmem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/tb_dmem.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../../src/xorg2.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451803 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../../src/xorg2.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/twmiller/CPRE381/Project2/term-project-2/src/xorg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg_32-mixed " "Found design unit 1: xorg_32-mixed" {  } { { "../../src/xorg_32.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451803 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg_32 " "Found entity 1: xorg_32" {  } { { "../../src/xorg_32.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/xorg_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214451803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214451803 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638214451863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemWr MIPS_Processor.vhd(35) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(35): object \"s_DMemWr\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638214451864 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemAddr MIPS_Processor.vhd(36) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(36): object \"s_DMemAddr\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638214451864 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_DMemData MIPS_Processor.vhd(37) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(37): object \"s_DMemData\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638214451864 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(51) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(51): object \"s_Halt\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638214451864 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Ovfl MIPS_Processor.vhd(54) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(54): object \"s_Ovfl\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638214451864 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_zero MIPS_Processor.vhd(321) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(321): object \"s_zero\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638214451864 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MemRead MIPS_Processor.vhd(370) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(370): object \"EX_MemRead\" assigned a value but never read" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638214451865 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../../src/MIPS_Processor.vhd" "IMem" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214451910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:PCSrcMux " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:PCSrcMux\"" {  } { { "../../src/MIPS_Processor.vhd" "PCSrcMux" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214451928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_structural mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1 " "Elaborating entity \"mux2t1_structural\" for hierarchy \"mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1\"" {  } { { "../../src/mux2t1_N.vhd" "\\G_NBit_MUX1:0:MUXI1" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_N.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214451941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "invg mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1\|invg:g_invert_select " "Elaborating entity \"invg\" for hierarchy \"mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1\|invg:g_invert_select\"" {  } { { "../../src/mux2t1_structural.vhd" "g_invert_select" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214451951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1\|andg2:g_and_select0 " "Elaborating entity \"andg2\" for hierarchy \"mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1\|andg2:g_and_select0\"" {  } { { "../../src/mux2t1_structural.vhd" "g_and_select0" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214451961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1\|org2:g_or_final " "Elaborating entity \"org2\" for hierarchy \"mux2t1_N:PCSrcMux\|mux2t1_structural:\\G_NBit_MUX1:0:MUXI1\|org2:g_or_final\"" {  } { { "../../src/mux2t1_structural.vhd" "g_or_final" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mux2t1_structural.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214451974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc32Bit pc32Bit:PCReg " "Elaborating entity \"pc32Bit\" for hierarchy \"pc32Bit:PCReg\"" {  } { { "../../src/MIPS_Processor.vhd" "PCReg" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_N_ripple_carry full_adder_N_ripple_carry:PCAdder " "Elaborating entity \"full_adder_N_ripple_carry\" for hierarchy \"full_adder_N_ripple_carry:PCAdder\"" {  } { { "../../src/MIPS_Processor.vhd" "PCAdder" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder_N_ripple_carry:PCAdder\|full_adder:u_full_adder " "Elaborating entity \"full_adder\" for hierarchy \"full_adder_N_ripple_carry:PCAdder\|full_adder:u_full_adder\"" {  } { { "../../src/full_adder_N_ripple_carry.vhd" "u_full_adder" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder_N_ripple_carry.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 full_adder_N_ripple_carry:PCAdder\|full_adder:u_full_adder\|xorg2:g_xorD " "Elaborating entity \"xorg2\" for hierarchy \"full_adder_N_ripple_carry:PCAdder\|full_adder:u_full_adder\|xorg2:g_xorD\"" {  } { { "../../src/full_adder.vhd" "g_xorD" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/full_adder.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_register IF_ID_register:IF_REG " "Elaborating entity \"IF_ID_register\" for hierarchy \"IF_ID_register:IF_REG\"" {  } { { "../../src/MIPS_Processor.vhd" "IF_REG" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Bit_Register IF_ID_register:IF_REG\|N_Bit_Register:PCReg " "Elaborating entity \"N_Bit_Register\" for hierarchy \"IF_ID_register:IF_REG\|N_Bit_Register:PCReg\"" {  } { { "../../src/IF_ID_register.vhd" "PCReg" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/IF_ID_register.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffg IF_ID_register:IF_REG\|N_Bit_Register:PCReg\|dffg:\\G_NBit_Reg:0:RegI " "Elaborating entity \"dffg\" for hierarchy \"IF_ID_register:IF_REG\|N_Bit_Register:PCReg\|dffg:\\G_NBit_Reg:0:RegI\"" {  } { { "../../src/n_bit_register.vhd" "\\G_NBit_Reg:0:RegI" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/n_bit_register.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CONTROL " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CONTROL\"" {  } { { "../../src/MIPS_Processor.vhd" "CONTROL" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452208 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUSrc control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"ALUSrc\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUControl control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"ALUControl\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemtoReg control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"MemtoReg\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWr control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"MemWr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_RegWr control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"s_RegWr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegDst control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"RegDst\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Jump control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"Jump\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signed_ext control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"signed_ext\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Halt control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"Halt\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "beq control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"beq\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bne control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"bne\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jal control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"jal\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jr control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"jr\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ovfl control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"ovfl\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_LR control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"s_LR\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452210 "|MIPS_Processor|control_unit:CONTROL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_LA control_unit.vhd(53) " "VHDL Process Statement warning at control_unit.vhd(53): inferring latch(es) for signal or variable \"s_LA\", which holds its previous value in one or more paths through the process" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1638214452211 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_LA control_unit.vhd(53) " "Inferred latch for \"s_LA\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452212 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_LR control_unit.vhd(53) " "Inferred latch for \"s_LR\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452212 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ovfl control_unit.vhd(53) " "Inferred latch for \"ovfl\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452212 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jr control_unit.vhd(53) " "Inferred latch for \"jr\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jal control_unit.vhd(53) " "Inferred latch for \"jal\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bne control_unit.vhd(53) " "Inferred latch for \"bne\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "beq control_unit.vhd(53) " "Inferred latch for \"beq\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Halt control_unit.vhd(53) " "Inferred latch for \"Halt\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_ext control_unit.vhd(53) " "Inferred latch for \"signed_ext\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control_unit.vhd(53) " "Inferred latch for \"Branch\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Jump control_unit.vhd(53) " "Inferred latch for \"Jump\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDst control_unit.vhd(53) " "Inferred latch for \"RegDst\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452213 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_RegWr control_unit.vhd(53) " "Inferred latch for \"s_RegWr\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWr control_unit.vhd(53) " "Inferred latch for \"MemWr\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_unit.vhd(53) " "Inferred latch for \"MemtoReg\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] control_unit.vhd(53) " "Inferred latch for \"ALUControl\[0\]\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] control_unit.vhd(53) " "Inferred latch for \"ALUControl\[1\]\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] control_unit.vhd(53) " "Inferred latch for \"ALUControl\[2\]\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] control_unit.vhd(53) " "Inferred latch for \"ALUControl\[3\]\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.vhd(53) " "Inferred latch for \"ALUSrc\" at control_unit.vhd(53)" {  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214452214 "|MIPS_Processor|control_unit:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_register_file mips_register_file:MIPS_REGISTER_FILE0 " "Elaborating entity \"mips_register_file\" for hierarchy \"mips_register_file:MIPS_REGISTER_FILE0\"" {  } { { "../../src/MIPS_Processor.vhd" "MIPS_REGISTER_FILE0" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "five_bit_decoder mips_register_file:MIPS_REGISTER_FILE0\|five_bit_decoder:G_decoder " "Elaborating entity \"five_bit_decoder\" for hierarchy \"mips_register_file:MIPS_REGISTER_FILE0\|five_bit_decoder:G_decoder\"" {  } { { "../../src/mips_register_file.vhd" "G_decoder" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_register_file.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_bit mips_register_file:MIPS_REGISTER_FILE0\|mux_32_bit:G_OutMux1 " "Elaborating entity \"mux_32_bit\" for hierarchy \"mips_register_file:MIPS_REGISTER_FILE0\|mux_32_bit:G_OutMux1\"" {  } { { "../../src/mips_register_file.vhd" "G_OutMux1" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mips_register_file.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender_16bit extender_16bit:BIT_EXTENDER " "Elaborating entity \"extender_16bit\" for hierarchy \"extender_16bit:BIT_EXTENDER\"" {  } { { "../../src/MIPS_Processor.vhd" "BIT_EXTENDER" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_register ID_EX_register:ID_register " "Elaborating entity \"ID_EX_register\" for hierarchy \"ID_EX_register:ID_register\"" {  } { { "../../src/MIPS_Processor.vhd" "ID_register" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Bit_Register ID_EX_register:ID_register\|N_Bit_Register:RegDstreg " "Elaborating entity \"N_Bit_Register\" for hierarchy \"ID_EX_register:ID_register\|N_Bit_Register:RegDstreg\"" {  } { { "../../src/ID_EX_register.vhd" "RegDstreg" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Bit_Register ID_EX_register:ID_register\|N_Bit_Register:ALUControlreg " "Elaborating entity \"N_Bit_Register\" for hierarchy \"ID_EX_register:ID_register\|N_Bit_Register:ALUControlreg\"" {  } { { "../../src/ID_EX_register.vhd" "ALUControlreg" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Bit_Register ID_EX_register:ID_register\|N_Bit_Register:amtreg " "Elaborating entity \"N_Bit_Register\" for hierarchy \"ID_EX_register:ID_register\|N_Bit_Register:amtreg\"" {  } { { "../../src/ID_EX_register.vhd" "amtreg" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_Bit_Register ID_EX_register:ID_register\|N_Bit_Register:repl_qbreg " "Elaborating entity \"N_Bit_Register\" for hierarchy \"ID_EX_register:ID_register\|N_Bit_Register:repl_qbreg\"" {  } { { "../../src/ID_EX_register.vhd" "repl_qbreg" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ID_EX_register.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../../src/MIPS_Processor.vhd" "ALU_UNIT" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214452985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_N ALU:ALU_UNIT\|add_sub_N:ADDER " "Elaborating entity \"add_sub_N\" for hierarchy \"ALU:ALU_UNIT\|add_sub_N:ADDER\"" {  } { { "../../src/ALU.vhd" "ADDER" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214453063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onesComplement_N ALU:ALU_UNIT\|add_sub_N:ADDER\|onesComplement_N:INVERTER " "Elaborating entity \"onesComplement_N\" for hierarchy \"ALU:ALU_UNIT\|add_sub_N:ADDER\|onesComplement_N:INVERTER\"" {  } { { "../../src/add_sub_N.vhd" "INVERTER" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/add_sub_N.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214453079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_N_ripple_carry ALU:ALU_UNIT\|add_sub_N:ADDER\|full_adder_N_ripple_carry:ADDER " "Elaborating entity \"full_adder_N_ripple_carry\" for hierarchy \"ALU:ALU_UNIT\|add_sub_N:ADDER\|full_adder_N_ripple_carry:ADDER\"" {  } { { "../../src/add_sub_N.vhd" "ADDER" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/add_sub_N.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214453301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg_32 ALU:ALU_UNIT\|andg_32:ANDG " "Elaborating entity \"andg_32\" for hierarchy \"ALU:ALU_UNIT\|andg_32:ANDG\"" {  } { { "../../src/ALU.vhd" "ANDG" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214453964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org_32 ALU:ALU_UNIT\|org_32:ORG " "Elaborating entity \"org_32\" for hierarchy \"ALU:ALU_UNIT\|org_32:ORG\"" {  } { { "../../src/ALU.vhd" "ORG" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214453989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg_32 ALU:ALU_UNIT\|xorg_32:XORG " "Elaborating entity \"xorg_32\" for hierarchy \"ALU:ALU_UNIT\|xorg_32:XORG\"" {  } { { "../../src/ALU.vhd" "XORG" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214454014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_barrelshifter ALU:ALU_UNIT\|nbit_barrelshifter:Barrelshift " "Elaborating entity \"nbit_barrelshifter\" for hierarchy \"ALU:ALU_UNIT\|nbit_barrelshifter:Barrelshift\"" {  } { { "../../src/ALU.vhd" "Barrelshift" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/ALU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214454039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse ALU:ALU_UNIT\|nbit_barrelshifter:Barrelshift\|reverse:g_rev " "Elaborating entity \"reverse\" for hierarchy \"ALU:ALU_UNIT\|nbit_barrelshifter:Barrelshift\|reverse:g_rev\"" {  } { { "../../src/nbit_barrelshifter.vhd" "g_rev" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/nbit_barrelshifter.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214454075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_register EX_MEM_register:EX_register " "Elaborating entity \"EX_MEM_register\" for hierarchy \"EX_MEM_register:EX_register\"" {  } { { "../../src/MIPS_Processor.vhd" "EX_register" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214454514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_register MEM_WB_register:WB_register " "Elaborating entity \"MEM_WB_register\" for hierarchy \"MEM_WB_register:WB_register\"" {  } { { "../../src/MIPS_Processor.vhd" "WB_register" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214454573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2t1_N mux2t1_N:MUX_REG_DST " "Elaborating entity \"mux2t1_N\" for hierarchy \"mux2t1_N:MUX_REG_DST\"" {  } { { "../../src/MIPS_Processor.vhd" "MUX_REG_DST" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214454722 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:IMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:IMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mem:DMem\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mem:DMem\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 36 " "Parameter WIDTH set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1638214457514 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214457514 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1638214457514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:IMem\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"mem:IMem\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214457641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:IMem\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"mem:IMem\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457641 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638214457641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214457686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214457686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0 " "Elaborated megafunction instantiation \"ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214457865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0 " "Instantiated megafunction \"ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 36 " "Parameter \"WIDTH\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638214457865 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638214457865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gkm " "Found entity 1: shift_taps_gkm" {  } { { "db/shift_taps_gkm.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/shift_taps_gkm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214457903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214457903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5961 " "Found entity 1: altsyncram_5961" {  } { { "db/altsyncram_5961.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/altsyncram_5961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214457959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214457959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214458017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214458017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214458067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214458067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214458117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214458117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638214458168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214458168 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638214458575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|ALUControl\[1\] " "Latch control_unit:CONTROL\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458650 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|ALUControl\[2\] " "Latch control_unit:CONTROL\|ALUControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458650 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|signed_ext " "Latch control_unit:CONTROL\|signed_ext has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458650 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|ALUSrc " "Latch control_unit:CONTROL\|ALUSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458650 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|ALUControl\[0\] " "Latch control_unit:CONTROL\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458650 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|ALUControl\[3\] " "Latch control_unit:CONTROL\|ALUControl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458650 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|s_LR " "Latch control_unit:CONTROL\|s_LR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458650 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|s_LA " "Latch control_unit:CONTROL\|s_LA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|MemtoReg " "Latch control_unit:CONTROL\|MemtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|jal " "Latch control_unit:CONTROL\|jal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|RegDst " "Latch control_unit:CONTROL\|RegDst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|s_RegWr " "Latch control_unit:CONTROL\|s_RegWr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|jr " "Latch control_unit:CONTROL\|jr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|Jump " "Latch control_unit:CONTROL\|Jump has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|Branch " "Latch control_unit:CONTROL\|Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|bne " "Latch control_unit:CONTROL\|bne has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|beq " "Latch control_unit:CONTROL\|beq has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control_unit:CONTROL\|MemWr " "Latch control_unit:CONTROL\|MemWr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mem:IMem\|ram~43 " "Ports D and ENA on the latch are fed by the same signal mem:IMem\|ram~43" {  } { { "../../src/mem.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/mem.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1638214458651 ""}  } { { "../../src/control_unit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/control_unit.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1638214458651 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_gkm.tdf" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/internal/QuartusWork/db/shift_taps_gkm.tdf" 42 2 0 } } { "../../src/pc32Bit.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/pc32Bit.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638214458657 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638214458657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638214459530 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638214464525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638214464525 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../../src/MIPS_Processor.vhd" "" { Text "/home/twmiller/CPRE381/Project2/term-project-2/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638214464962 "|MIPS_Processor|iInstAddr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638214464962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3853 " "Implemented 3853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638214464969 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638214464969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3654 " "Implemented 3654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638214464969 ""} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Implemented 100 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638214464969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638214464969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638214465048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 13:34:25 2021 " "Processing ended: Mon Nov 29 13:34:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638214465048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638214465048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638214465048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638214465048 ""}
