

================================================================
== Vitis HLS Report for 'write_out'
================================================================
* Date:           Tue Jun 27 13:52:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.360 us|  0.360 us|   72|   72|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |       70|       70|         8|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %merge_out, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 64, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r" [Byte_Count_Really_Good_This_Time/accelerator.cpp:10]   --->   Operation 14 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln11 = store i7 0, i7 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 15 'store' 'store_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln11 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 16 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 17 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.87ns)   --->   "%icmp_ln11 = icmp_eq  i7 %i_1, i7 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 20 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln11 = add i7 %i_1, i7 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 21 'add' 'add_ln11' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %new.body.for.inc, void %for.end" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 22 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 23 'br' 'br_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %i" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 24 'store' 'store_ln11' <Predicate = (!icmp_ln11)> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 25 'br' 'br_ln11' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i8 %gmem0, i64 %out_read" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 26 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem0_addr, i32 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 27 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.split" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 28 'br' 'br_ln11' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%merge_out_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %merge_out" [Byte_Count_Really_Good_This_Time/accelerator.cpp:12]   --->   Operation 29 'read' 'merge_out_read' <Predicate = true> <Delay = 1.82> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 30 [1/1] (1.87ns)   --->   "%icmp_ln11_1 = icmp_eq  i7 %add_ln11, i7 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 30 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 31 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 33 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.65ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem0_addr, i8 %merge_out_read, i1 1" [Byte_Count_Really_Good_This_Time/accelerator.cpp:12]   --->   Operation 34 'write' 'write_ln12' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 35 [5/5] (3.65ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:14]   --->   Operation 35 'writeresp' 'empty_19' <Predicate = (icmp_ln11_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 36 [4/5] (3.65ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:14]   --->   Operation 36 'writeresp' 'empty_19' <Predicate = (icmp_ln11_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 37 [3/5] (3.65ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:14]   --->   Operation 37 'writeresp' 'empty_19' <Predicate = (icmp_ln11_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 38 [2/5] (3.65ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:14]   --->   Operation 38 'writeresp' 'empty_19' <Predicate = (icmp_ln11_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [Byte_Count_Really_Good_This_Time/accelerator.cpp:14]   --->   Operation 41 'ret' 'ret_ln14' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 39 [1/5] (3.65ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem0_addr" [Byte_Count_Really_Good_This_Time/accelerator.cpp:14]   --->   Operation 39 'writeresp' 'empty_19' <Predicate = (icmp_ln11_1)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln11 = br void %new.latch.for.inc.split" [Byte_Count_Really_Good_This_Time/accelerator.cpp:11]   --->   Operation 40 'br' 'br_ln11' <Predicate = (icmp_ln11_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', Byte_Count_Really_Good_This_Time/accelerator.cpp:11) on local variable 'i' [12]  (0.000 ns)
	'add' operation ('add_ln11', Byte_Count_Really_Good_This_Time/accelerator.cpp:11) [15]  (1.870 ns)
	'store' operation ('store_ln11', Byte_Count_Really_Good_This_Time/accelerator.cpp:11) of variable 'add_ln11', Byte_Count_Really_Good_This_Time/accelerator.cpp:11 on local variable 'i' [34]  (1.588 ns)

 <State 2>: 3.650ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', Byte_Count_Really_Good_This_Time/accelerator.cpp:11) [18]  (0.000 ns)
	bus request operation ('empty', Byte_Count_Really_Good_This_Time/accelerator.cpp:11) on port 'gmem0' (Byte_Count_Really_Good_This_Time/accelerator.cpp:11) [21]  (3.650 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln12', Byte_Count_Really_Good_This_Time/accelerator.cpp:12) on port 'gmem0' (Byte_Count_Really_Good_This_Time/accelerator.cpp:12) [27]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_19', Byte_Count_Really_Good_This_Time/accelerator.cpp:14) on port 'gmem0' (Byte_Count_Really_Good_This_Time/accelerator.cpp:14) [31]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_19', Byte_Count_Really_Good_This_Time/accelerator.cpp:14) on port 'gmem0' (Byte_Count_Really_Good_This_Time/accelerator.cpp:14) [31]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_19', Byte_Count_Really_Good_This_Time/accelerator.cpp:14) on port 'gmem0' (Byte_Count_Really_Good_This_Time/accelerator.cpp:14) [31]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_19', Byte_Count_Really_Good_This_Time/accelerator.cpp:14) on port 'gmem0' (Byte_Count_Really_Good_This_Time/accelerator.cpp:14) [31]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_19', Byte_Count_Really_Good_This_Time/accelerator.cpp:14) on port 'gmem0' (Byte_Count_Really_Good_This_Time/accelerator.cpp:14) [31]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
