# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling interface tb_ifc
# -- Compiling module instr_register_test
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +nowarnTSCALE -sva -nocoverage -quiet -sv_seed 5555555 -novopt top 
# Refreshing C:\Users\Andreea\Desktop\Facultate Vali\TSC\Lab-TSC\lab5\sim\work.instr_register_pkg
# Refreshing C:\Users\Andreea\Desktop\Facultate Vali\TSC\Lab-TSC\lab5\sim\work.top
# Refreshing C:\Users\Andreea\Desktop\Facultate Vali\TSC\Lab-TSC\lab5\sim\work.tb_ifc
# Refreshing C:\Users\Andreea\Desktop\Facultate Vali\TSC\Lab-TSC\lab5\sim\work.instr_register_test
# Refreshing C:\Users\Andreea\Desktop\Facultate Vali\TSC\Lab-TSC\lab5\sim\work.instr_register
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(99): Clocking block output intf_lab.cb.opcode is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(100): Clocking block output intf_lab.cb.operand_a is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(101): Clocking block output intf_lab.cb.operand_b is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(98): Clocking block output intf_lab.cb.write_pointer is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../lab01_testbench-interface/instr_register_test.sv(105): Clocking block output intf_lab.cb.read_pointer is not legal in this
# or another expression.
#         Region: /top/test
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode = 5 (MULT)
#   operand_a = -1679653340
#   operand_b = 12
# 
# Writing to register location 1: 
#   opcode = 5 (MULT)
#   operand_a = -1198354571
#   operand_b = 12
# 
# Writing to register location 2: 
#   opcode = 4 (SUB)
#   operand_a = 1708473668
#   operand_b = 1
# 
# Writing to register location 3: 
#   opcode = 6 (DIV)
#   operand_a = -1038125946
#   operand_b = 10
# 
# Writing to register location 4: 
#   opcode = 3 (ADD)
#   operand_a = -399521696
#   operand_b = 13
# 
# Writing to register location 5: 
#   opcode = 7 (MOD)
#   operand_a = 1097948690
#   operand_b = 12
# 
# Writing to register location 6: 
#   opcode = 4 (SUB)
#   operand_a = -298373343
#   operand_b = 4
# 
# Writing to register location 7: 
#   opcode = 4 (SUB)
#   operand_a = 1271533009
#   operand_b = 12
# 
# Writing to register location 8: 
#   opcode = 0 (ZERO)
#   operand_a = -1233258578
#   operand_b = 14
# 
# Writing to register location 9: 
#   opcode = 2 (PASSB)
#   operand_a = 1024158680
#   operand_b = 13
# 
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode = 5 (MULT)
#   operand_a = -1679653340
#   operand_b = 12
# 
#   result    = 1318996400
# 
# Read from register location 1: 
#   opcode = 5 (MULT)
#   operand_a = -1198354571
#   operand_b = 12
# 
#   result    = -1495352964
# 
# Read from register location 2: 
#   opcode = 4 (SUB)
#   operand_a = 1708473668
#   operand_b = 1
# 
#   result    = 1708473667
# 
# Read from register location 3: 
#   opcode = 6 (DIV)
#   operand_a = -1038125946
#   operand_b = 10
# 
#   result    = -103812594
# 
# Read from register location 4: 
#   opcode = 3 (ADD)
#   operand_a = -399521696
#   operand_b = 13
# 
#   result    = -399521683
# 
# Read from register location 5: 
#   opcode = 7 (MOD)
#   operand_a = 1097948690
#   operand_b = 12
# 
#   result    = 2
# 
# Read from register location 6: 
#   opcode = 4 (SUB)
#   operand_a = -298373343
#   operand_b = 4
# 
#   result    = -298373347
# 
# Read from register location 7: 
#   opcode = 4 (SUB)
#   operand_a = 1271533009
#   operand_b = 12
# 
#   result    = 1271532997
# 
# Read from register location 8: 
#   opcode = 0 (ZERO)
#   operand_a = -1233258578
#   operand_b = 14
# 
#   result    = 0
# 
# Read from register location 9: 
#   opcode = 2 (PASSB)
#   operand_a = 1024158680
#   operand_b = 13
# 
#   result    = 13
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../lab01_testbench-interface/instr_register_test.sv(78)
#    Time: 224 ns  Iteration: 2  Instance: /top/test
# 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 78
# Simulation Breakpoint: 1
# Break in Task run at ../lab01_testbench-interface/instr_register_test.sv line 78
# MACRO ./run.do PAUSED at line 45
