<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Fifth RISC-V Workshop: Day Two &middot; lowRISC</title>
        <link rel="stylesheet" href="http://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="http://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="http://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="http://www.lowrisc.org"><img src="http://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/"> Home </a></li>
          
          <li><a href="/about/"> About </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/faq/"> FAQ </a></li>
          
          <li><a href="/docs/"> Docs </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Fifth RISC-V Workshop: Day Two</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                        <time class="li-article-date">Wednesday, November 30, 2016</time>
                        
                    </header>
                    <section>
                        

<p>Today is the second day of the <a href="https://riscv.org/2016/10/5th-risc-v-workshop-agenda/">fifth RISC-V
workshop</a>. I&rsquo;ll be
keeping a semi-live blog of talks and announcements throughout the day.</p>

<h2 id="opensoc-system-architect-farzad-fatollahi-fard:529e3037a37627249629f6513082618e">OpenSoC System Architect: Farzad Fatollahi-Fard</h2>

<ul>
<li>Current architectures are wasteful. Only a small fraction of chip area goes
to computation.</li>
<li>For both GoblinCore and OpenHPC, ended up doing a lot of similar work to
achieve only a point design. Why not make a generator to avoid repeating the
same steps?</li>
<li>OpenSoC System Architect is a combination of multiple tools to form a
well-defined development flow for complex RISC-V SoCs</li>
<li>Supports standard RISC-V modules and custom extensions</li>
<li>It outputs pre-verified Chisel for the SoC, synthesisable Verilog, and an
LLVM compiler for the SoC</li>
<li>OpenSoC Fabric is an open-source, flexible, parameterised NoC generator. It
integrates with a wide variety of existing processors, as well as IO devices.</li>
<li>Created a &lsquo;CoreGen&rsquo; IR. It allows automatic generation of HDL
representations of the SoC and build LLVM compiler backend implementations of
the SoC and any extensions.</li>
<li>The IR is stored on disk in well-formed XML</li>
<li>What&rsquo;s next? Better support for Chisel3, more integration with existing
RISC-V tools and environment, frontend support to import existing
Chisel/Verilog/SystemVerilog. Also want CoreGen as a standalone IR</li>
<li>See the website at <a href="http://www.opensoc.community/">http://www.opensoc.community/</a></li>
</ul>

<h2 id="v-vector-extension-proposal-krste-asanovic:529e3037a37627249629f6513082618e">V Vector Extension Proposal: Krste Asanovic</h2>

<ul>
<li>The vector extension intends to scale to all reasonable design points
(low-cost microcontroller or high-performance supercomputer). Support both
implicit auto-vectorisation and explicit SPMD</li>
<li>Fit into the 32-bit encoding space, but be a base for future vector
extensions (e.g. crypto algorithms)</li>
<li>The goal is to ratify a proposal 12 months from now, at the 7th workshop</li>
<li>Cray-style vectors. &ldquo;The right way&rdquo; to exploit SIMD parallelism (as opposed
to the wrong way: GPUs or packed SIMD)</li>
<li>V has an implementation-dependent vector length, meaning the same code runs
across different hardware without recompiling</li>
<li>Each vector data register is configured with a width and type, or disabled.<br />
There are also a configurable number of predicate registers. The maximum
vector length is a function of configuration, physical register storage, and
microarchitecture</li>
<li>There are a number of mandatory supported types. e.g. an RV32IF system must
support X8, X16, X32, F16, F32. This means that scalar and vector half
precision floating point is a requirement if you are supporting floating
point.</li>
<li>Each vector data register has a 4-bit field in a CSR (or multiple CSRs)
indicating its width, and another for its type.</li>
<li>A vcfgd CSR alias is defined to allow faster writes of common vector data
configurations.</li>
<li>Most user code would use the setvl instruction (which is actually setting a
CSR).</li>
<li>A 16-bit+32-bit vector addition is pleasingly straight forward to specify in
assembly</li>
<li>The architecture guarantees a minimum vector length of four regardless of
configuration. This means 1KB SRAM is required as a minimum</li>
<li>A polymorphic instruction encoding is used. A single signed integer ADD
opcode works on different size inputs and outputs, depending on the
configuration of its inputs.</li>
<li>There is support for vector atomics (e.g. vector fetch-and-add).</li>
<li>For vector function calls (e.g. in auto-vectorised code) you want to make
vector calls to a function library with separate vector calling convention.<br />
The caller has to allocate registers for the callee to use. It sets the
maximum width, allowing the callee to change the vctype as needed.</li>
<li>For OpenCL/CUDA/SPMD, the configuration must be set at kernel launch to the
maximum width used anywhere in the call tree. It needs a general vector
function call capability with standard callee/caller save protocol</li>
<li>Krste argues autovectorisation is much preferable to OpenCL or CUDA.</li>
<li>Question: are you interested in smaller types (e.g. 4-bit). Answer: yes,
also interested in non-power-of-two types</li>
<li>Question about the calling convention: the vector configuration state is
assumed to be caller-saved (including the vector register file), meaning the
scalar ABI is unmodified</li>
</ul>

<h2 id="towards-thousand-core-risc-v-shared-memory-systems-quan-nguyen:529e3037a37627249629f6513082618e">Towards Thousand-Core RISC-V Shared Memory Systems: Quan Nguyen</h2>

<ul>
<li>Tardis is a new cache coherency protocol with greater scalability than
traditional directory coherence protocols.</li>
<li>Tardis enforces consistency through timestamps, using logical leases</li>
<li>It only tracks the exclusive owner of any particular cache line, requiring
only O(log N) storage. No broadcast invalidations, and timestamps aren&rsquo;t tied
to the core count. There is no need for synchronised real-time clocks</li>
<li>They are building a thousand-core prototype. Fit as many cores as possible
on a ZC706 FPGA, the connect in a 3D mesh to demonstrate at scale.</li>
</ul>

                    </section>
                </article>

        </div>
      </section>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "blog/2016/11/fifth-risc-v-workshop-day-two";
                var disqus_title = "Fifth RISC-V Workshop: Day Two";
                var disqus_url = "http://www.lowrisc.org" + "blog/2016/11/fifth-risc-v-workshop-day-two";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a Creative Commons Attribution ShareAlike 4.0 International License
            </p>

          </section>

        </footer>
    </body>
</html>


    </body>
</html>

