// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Wed Oct 10 16:53:04 2018
// Host        : DESKTOP-MO2F5JJ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_0_sim_netlist.v
// Design      : blk_mem_gen_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z015iclg485-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "blk_mem_gen_0,blk_mem_gen_v8_4_1,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [15:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "2" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.420159 mW" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
  (* C_INIT_FILE_NAME = "blk_mem_gen_0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[15:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [15:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[8:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[15:9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [8:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [6:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [6:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [8:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'hF8000000000000000000003FFFFFFFFFFFFFFFFFFFFC00000000000000000001),
    .INITP_01(256'hFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFF),
    .INITP_02(256'hFFFFFFFFFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFF),
    .INITP_03(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_05(256'hFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFF),
    .INITP_07(256'h000000000000000000007FFFFFFFFFFFFFFFFFFFF0000000000000000000003F),
    .INITP_08(256'h0FFFFFFFFFFFFFFFFFFFFFC000000000000000000007FFFFFFFFFFFFFFFFFFFE),
    .INITP_09(256'h000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000),
    .INITP_0A(256'h000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000),
    .INITP_0E(256'h000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000),
    .INITP_0F(256'hFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFFFFFFFFFFFFFFFFFF80),
    .INIT_00(256'h605D5A5754514D4A4744413E3B3734312E2B2825221E1B1815120F0C080502FF),
    .INIT_01(256'hC4C1BEBBB8B5B2AFABA8A5A29F9C9996928F8C898683807C797673706D6A6763),
    .INIT_02(256'h2825221F1C1916120F0C09060300FDFAF6F3F0EDEAE7E4E1DDDAD7D4D1CECBC8),
    .INIT_03(256'h8B8885827F7C7976726F6C696663605D5A5754504D4A4744413E3B3835312E2B),
    .INIT_04(256'hEDEAE7E4E1DEDBD8D5D2CFCCC9C6C2BFBCB9B6B3B0ADAAA7A4A19E9B9794918E),
    .INIT_05(256'h4E4B4845423F3C393633302D2A2724211E1B1815120F0C090603FFFCF9F6F3F0),
    .INIT_06(256'hADABA8A5A29F9C999693908D8A8784817E7B7875726F6C696663605D5A575451),
    .INIT_07(256'h0B08050300FDFAF7F4F1EEEBE8E5E2E0DDDAD7D4D1CECBC8C5C2BFBCB9B6B3B0),
    .INIT_08(256'h6764615F5C595653504E4B4845423F3C393734312E2B282522201D1A1714110E),
    .INIT_09(256'hC1BEBBB9B6B3B0ADABA8A5A2A09D9A9794928F8C898683817E7B787572706D6A),
    .INIT_0A(256'h181613100E0B08050300FDFBF8F5F2F0EDEAE8E5E2DFDDDAD7D4D2CFCCC9C6C4),
    .INIT_0B(256'h6D6B686663605E5B585653504E4B494643413E3B393633312E2B292623201E1B),
    .INIT_0C(256'hC0BDBBB8B5B3B0AEABA9A6A4A19F9C999794928F8D8A878582807D7A78757370),
    .INIT_0D(256'h0F0C0A08050300FEFBF9F6F4F2EFEDEAE8E5E3E0DEDBD9D6D4D1CFCCCAC7C5C2),
    .INIT_0E(256'h5B595654524F4D4B484644413F3D3A383533312E2C29272522201D1B19161411),
    .INIT_0F(256'hA4A29F9D9B99979492908E8B89878482807E7B79777472706E6B69676462605D),
    .INIT_10(256'hE9E7E5E3E1DFDDDAD8D6D4D2D0CECBC9C7C5C3C1BEBCBAB8B6B3B1AFADABA8A6),
    .INIT_11(256'h2B29272523211F1D1B19171513110F0D0B0907040200FEFCFAF8F6F4F2F0EEEB),
    .INIT_12(256'h6967656361605E5C5A58565452504E4C4B49474543413F3D3B39373533312F2D),
    .INIT_13(256'hA3A19F9E9C9A9897959391908E8C8A88868583817F7D7C7A78767472706F6D6B),
    .INIT_14(256'hD9D7D6D4D2D1CFCDCCCAC8C7C5C3C2C0BEBDBBB9B8B6B4B3B1AFADACAAA8A6A5),
    .INIT_15(256'h0B09080605030200FFFDFBFAF8F7F5F4F2F1EFEEECEAE9E7E6E4E3E1DFDEDCDA),
    .INIT_16(256'h383735343231302E2D2C2A292726252322201F1D1C1B191816151312100F0D0C),
    .INIT_17(256'h61605E5D5C5B59585756545352514F4E4D4C4A49484645444341403F3D3C3B39),
    .INIT_18(256'h8584838281807F7E7C7B7A7978777675737271706F6E6D6B6A69686766646362),
    .INIT_19(256'hA5A4A3A2A1A09F9E9D9C9B9A999897969594939291908F8E8D8C8B8A89888786),
    .INIT_1A(256'hC0BFBEBDBDBCBBBAB9B9B8B7B6B5B4B4B3B2B1B0AFAFAEADACABAAA9A8A7A7A6),
    .INIT_1B(256'hD6D5D5D4D3D3D2D1D1D0CFCFCECDCDCCCBCBCAC9C9C8C7C6C6C5C4C3C3C2C1C0),
    .INIT_1C(256'hE7E7E6E6E5E5E4E4E3E3E2E2E1E1E0E0DFDFDEDEDDDCDCDBDBDADAD9D8D8D7D7),
    .INIT_1D(256'hF4F3F3F3F2F2F2F1F1F1F0F0F0EFEFEFEEEEEDEDEDECECEBEBEAEAEAE9E9E8E8),
    .INIT_1E(256'hFBFBFBFBFBFAFAFAFAFAF9F9F9F9F9F8F8F8F8F7F7F7F7F6F6F6F6F5F5F5F4F4),
    .INIT_1F(256'hFEFEFEFEFEFEFEFEFEFEFEFEFEFEFDFDFDFDFDFDFDFDFDFDFCFCFCFCFCFCFCFB),
    .INIT_20(256'hFCFCFCFCFCFCFDFDFDFDFDFDFDFDFDFDFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFE),
    .INIT_21(256'hF5F5F5F5F6F6F6F7F7F7F7F8F8F8F8F9F9F9F9F9FAFAFAFAFAFBFBFBFBFBFBFC),
    .INIT_22(256'hE8E9E9EAEAEBEBECECECEDEDEEEEEEEFEFEFF0F0F1F1F1F2F2F2F3F3F3F4F4F4),
    .INIT_23(256'hD7D8D9D9DADADBDCDCDDDDDEDEDFDFE0E1E1E2E2E3E3E4E4E5E5E6E6E7E7E8E8),
    .INIT_24(256'hC2C2C3C4C5C5C6C7C8C8C9CACACBCCCCCDCECFCFD0D1D1D2D2D3D4D4D5D6D6D7),
    .INIT_25(256'hA7A8A9AAABACACADAEAFB0B1B2B2B3B4B5B6B7B7B8B9BABBBBBCBDBEBFBFC0C1),
    .INIT_26(256'h88898A8B8C8D8E8F909192939495969798999A9B9C9D9E9FA0A1A2A2A3A4A5A6),
    .INIT_27(256'h64656667696A6B6C6D6E7071727374757677797A7B7C7D7E7F80818283858687),
    .INIT_28(256'h3B3D3E3F414243454647484A4B4C4E4F50515354555658595A5B5D5E5F606163),
    .INIT_29(256'h0E101113141617191A1B1D1E202123242527282A2B2C2E2F303233353637393A),
    .INIT_2A(256'hDDDFE0E2E3E5E7E8EAEBEDEEF0F2F3F5F6F8F9FBFCFEFF0102040507080A0B0D),
    .INIT_2B(256'hA7A9ABADAEB0B2B3B5B7B9BABCBEBFC1C3C4C6C8C9CBCDCED0D2D3D5D6D8DADB),
    .INIT_2C(256'h6E7071737577797B7D7E8082848687898B8D8F9092949698999B9D9FA0A2A4A6),
    .INIT_2D(256'h30323436383A3C3E40424446484A4C4D4F51535557595B5D5F61626466686A6C),
    .INIT_2E(256'hEFF1F3F5F7F9FBFDFF010406080A0C0E10121416181A1C1E20222426282A2C2E),
    .INIT_2F(256'hAAACAEB0B2B5B7B9BBBDC0C2C4C6C8CACDCFD1D3D5D7D9DCDEE0E2E4E6E8EAED),
    .INIT_30(256'h616366686A6D6F717376787A7D7F818386888A8C8F919395989A9C9EA1A3A5A7),
    .INIT_31(256'h15171A1C1F212426282B2D30323437393B3E404345474A4C4E515355585A5C5F),
    .INIT_32(256'hC6C9CBCED0D3D5D8DADDDFE2E4E6E9EBEEF0F3F5F8FAFDFF020406090B0E1013),
    .INIT_33(256'h7477797C7E818486898B8E919396989B9DA0A2A5A8AAADAFB2B4B7B9BCBEC1C3),
    .INIT_34(256'h1F2225272A2D2F3235373A3D3F4245474A4D4F5255575A5C5F6264676A6C6F71),
    .INIT_35(256'hC8CBCDD0D3D6D9DBDEE1E4E6E9ECEEF1F4F7F9FCFF0204070A0C0F1214171A1D),
    .INIT_36(256'h6E7174777A7D7F8285888B8D909396999B9EA1A4A7A9ACAFB2B5B7BABDC0C2C5),
    .INIT_37(256'h1316181B1E2124272A2D2F3235383B3E414446494C4F5255585A5D606366696C),
    .INIT_38(256'hB5B8BBBEC1C4C7CACDCFD2D5D8DBDEE1E4E7EAEDF0F3F6F8FBFE0104070A0D10),
    .INIT_39(256'h56595C5F6265686B6E7174777A7D808386898B8E9194979A9DA0A3A6A9ACAFB2),
    .INIT_3A(256'hF5F8FBFE0104070A0D101316191C1F2225282C2F3235383B3E4144474A4D5053),
    .INIT_3B(256'h9396999C9FA2A5A9ACAFB2B5B8BBBEC1C4C7CACDD0D3D6D9DDE0E3E6E9ECEFF2),
    .INIT_3C(256'h303336393C404346494C4F5255585B5F6265686B6E7174777A7D8184878A8D90),
    .INIT_3D(256'hCCD0D3D6D9DCDFE2E5E8ECEFF2F5F8FBFE0105080B0E1114171A1D2124272A2D),
    .INIT_3E(256'h686B6F7275787B7E8184888B8E9194979A9DA1A4A7AAADB0B3B7BABDC0C3C6C9),
    .INIT_3F(256'h04070A0D1014171A1D202326292D303336393C3F4346494C4F5255595C5F6265),
    .INIT_40(256'h9FA3A6A9ACAFB2B5B9BCBFC2C5C8CBCED2D5D8DBDEE1E4E8EBEEF1F4F7FAFE01),
    .INIT_41(256'h3B3E4145484B4E5154575A5E6164676A6D7074777A7D808386898D909396999C),
    .INIT_42(256'hD7DBDEE1E4E7EAEDF0F3F7FAFD000306090C101316191C1F2225282C2F323538),
    .INIT_43(256'h74787B7E8184878A8D9093969A9DA0A3A6A9ACAFB2B5B8BCBFC2C5C8CBCED1D4),
    .INIT_44(256'h1215191C1F2225282B2E3134373A3D404346494D505356595C5F6265686B6E71),
    .INIT_45(256'hB2B5B8BBBEC1C4C7CACDD0D3D6D9DCDFE2E5E8EBEEF1F4F7FAFD000306090C0F),
    .INIT_46(256'h5255585B5E6164676A6D707376797C7F8285888B8E9194979A9DA0A3A6A9ACAF),
    .INIT_47(256'hF4F7FAFD000306090C0F1114171A1D202326292C2F3235383A3D404346494C4F),
    .INIT_48(256'h989B9EA1A4A7A9ACAFB2B5B8BBBDC0C3C6C9CCCFD2D4D7DADDE0E3E6E9ECEFF1),
    .INIT_49(256'h3F4144474A4C4F5255585A5D606366686B6E717476797C7F8285878A8D909396),
    .INIT_4A(256'hE7EAECEFF2F5F7FAFDFF0205080A0D101215181B1D202326282B2E313336393C),
    .INIT_4B(256'h9295979A9D9FA2A4A7AAACAFB2B4B7BABCBFC2C4C7CACCCFD2D4D7DADCDFE2E4),
    .INIT_4C(256'h404245474A4C4F525457595C5E616366696B6E707375787B7D808285888A8D8F),
    .INIT_4D(256'hF0F3F5F8FAFDFF020406090B0E101315181A1D1F222427292C2E313336383B3D),
    .INIT_4E(256'hA4A7A9ABAEB0B2B5B7B9BCBEC0C3C5C8CACCCFD1D3D6D8DBDDDFE2E4E7E9ECEE),
    .INIT_4F(256'h5B5D60626466696B6D6F727476787B7D7F828486888B8D8F929496999B9DA0A2),
    .INIT_50(256'h16181A1C1E20232527292B2D2F323436383A3C3F414345474A4C4E5052555759),
    .INIT_51(256'hD4D6D8DADCDEE0E2E4E6E8EAECEEF0F2F4F7F9FBFDFF01030507090B0D0F1214),
    .INIT_52(256'h96989A9C9E9FA1A3A5A7A9ABADAFB1B3B5B6B8BABCBEC0C2C4C6C8CACCCED0D2),
    .INIT_53(256'h5C5E5F61636567686A6C6E6F71737577787A7C7E8082838587898B8D8F909294),
    .INIT_54(256'h2628292B2D2E3031333536383A3B3D3F4042444647494B4C4E5052535557585A),
    .INIT_55(256'hF4F6F7F9FAFCFDFF000203050608090B0D0E101113141618191B1C1E20212324),
    .INIT_56(256'hC7C8CACBCCCECFD0D2D3D5D6D7D9DADCDDDEE0E1E3E4E6E7E9EAEBEDEEF0F1F3),
    .INIT_57(256'h9E9FA0A2A3A4A5A6A8A9AAABADAEAFB1B2B3B4B6B7B8BABBBCBEBFC0C2C3C4C6),
    .INIT_58(256'h7A7B7C7D7E7F8081828384868788898A8B8C8D8F9091929394969798999A9C9D),
    .INIT_59(256'h5A5B5C5D5D5E5F606162636465666768696A6B6C6D6E6F707172737475767778),
    .INIT_5A(256'h3F3F4041424343444546474748494A4B4C4C4D4E4F5051525353545556575859),
    .INIT_5B(256'h28292A2A2B2C2C2D2E2E2F3030313232333434353637373839393A3B3C3C3D3E),
    .INIT_5C(256'h1717181819191A1A1B1B1C1C1D1D1E1F1F202021212222232424252526272728),
    .INIT_5D(256'h0A0B0B0B0C0C0C0D0D0D0E0E0F0F0F1010101111121213131314141515161617),
    .INIT_5E(256'h0303030303040404040405050505050606060607070707080808090909090A0A),
    .INIT_5F(256'h0000000000000000000000000001010101010101010101010202020202020203),
    .INIT_60(256'h0202020202020101010101010101010100000000000000000000000000000000),
    .INIT_61(256'h0909090808080807070707060606060505050504040404040403030303030202),
    .INIT_62(256'h15151414141313121211111110100F0F0F0E0E0E0D0D0D0C0C0C0B0B0B0A0A0A),
    .INIT_63(256'h2626252424232322222120201F1F1E1E1D1D1C1C1B1B1A1A1919181817171616),
    .INIT_64(256'h3C3B3A3A39383837363535343333323130302F2E2E2D2C2C2B2B2A2929282727),
    .INIT_65(256'h56565554535251504F4F4E4D4C4B4A494948474645454443424141403F3E3D3D),
    .INIT_66(256'h7675747372716F6E6D6C6B6A69686766656564636261605F5E5D5C5B5A595857),
    .INIT_67(256'h9A98979695949291908F8E8D8C8A8988878685848382807F7E7D7C7B7A797877),
    .INIT_68(256'hC2C1BFBEBDBBBAB9B7B6B5B4B2B1B0AEADACABA9A8A7A6A4A3A2A1A09E9D9C9B),
    .INIT_69(256'hEFEDECEBE9E8E6E5E3E2E0DFDEDCDBD9D8D7D5D4D2D1D0CECDCBCAC9C7C6C5C3),
    .INIT_6A(256'h201F1D1B1A1817151312100F0D0C0A090705040201FFFEFCFBF9F8F6F5F3F2F0),
    .INIT_6B(256'h565452504F4D4B4A48464443413F3E3C3A3937353432302F2D2C2A2827252322),
    .INIT_6C(256'h8F8D8C8A88868482807F7D7B7977767472706E6D6B6967656462605E5D5B5957),
    .INIT_6D(256'hCDCBC9C7C5C3C1BFBDBBB9B7B5B3B1AFAEACAAA8A6A4A2A09E9C9B9997959391),
    .INIT_6E(256'h0E0C0A0806040200FEFBF9F7F5F3F1EFEDEBE9E7E5E3E1DFDDDBD9D7D5D3D1CF),
    .INIT_6F(256'h53514F4D4A484644423F3D3B39373532302E2C2A282623211F1D1B1917151210),
    .INIT_70(256'h9C99979593908E8C89878582807E7C79777573706E6C6A676563615E5C5A5855),
    .INIT_71(256'hE8E5E3E0DEDCD9D7D4D2D0CDCBC8C6C4C1BFBDBAB8B5B3B1AEACAAA7A5A3A09E),
    .INIT_72(256'h3734322F2D2A282523201E1B191614110F0C0A07050200FEFBF9F6F4F1EFECEA),
    .INIT_73(256'h898683817E7C797674716F6C6A6764625F5D5A585552504D4B484643413E3C39),
    .INIT_74(256'hDDDBD8D5D3D0CDCBC8C5C3C0BDBBB8B5B3B0ADABA8A5A3A09E9B989693908E8B),
    .INIT_75(256'h35322F2C2A2724211E1C191614110E0B09060300FEFBF8F6F3F0EDEBE8E5E3E0),
    .INIT_76(256'h8E8B888683807D7A7875726F6C696764615E5B595653504E4B484542403D3A37),
    .INIT_77(256'hEAE7E4E1DEDBD8D6D3D0CDCAC7C4C1BFBCB9B6B3B0ADABA8A5A29F9C99979491),
    .INIT_78(256'h4744423F3C393633302D2A2724211E1B181513100D0A070401FEFBF8F5F3F0ED),
    .INIT_79(256'hA7A4A19E9B9895928F8C898683807D7A7774716E6B6865625F5C595653504D4A),
    .INIT_7A(256'h070401FEFBF8F5F2EFECE9E6E3E0DDDAD7D4D1CECBC8C5C2BFBCB9B6B3B0ADAA),
    .INIT_7B(256'h696663605D5A5754514E4B4845413E3B3835322F2C292623201D1A1714110E0A),
    .INIT_7C(256'hCCC9C6C3C0BDBAB7B3B0ADAAA7A4A19E9B9895918E8B8885827F7C797673706C),
    .INIT_7D(256'h302D2A2723201D1A1714110E0A070401FEFBF8F5F2EEEBE8E5E2DFDCD9D6D2CF),
    .INIT_7E(256'h94918E8B8884817E7B7875726E6B6865625F5C5955524F4C494643403C393633),
    .INIT_7F(256'hF8F5F2EFECE9E6E3DFDCD9D6D3D0CDC9C6C3C0BDBAB7B3B0ADAAA7A4A19D9A97),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [6:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0404040404040404040404040404040404040404040404040404040404040403),
    .INIT_01(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_02(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_03(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_04(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_05(256'h0505050505050505050505050505050505050505050505050505040404040404),
    .INIT_06(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_07(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_08(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_09(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_0A(256'h0606060606060606060605050505050505050505050505050505050505050505),
    .INIT_0B(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_0C(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_0D(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_0E(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_0F(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_10(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_11(256'h0707070707070707070707070707070707070707070706060606060606060606),
    .INIT_12(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_13(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_14(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_15(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_16(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_17(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_18(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_19(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_1A(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_1B(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_1C(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_1D(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_1E(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_1F(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_20(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_21(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_22(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_23(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_24(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_25(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_26(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_27(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_28(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_29(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_2A(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_2B(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_2C(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_2D(256'h0707070707070707070707070707070707070707070707070707070707070707),
    .INIT_2E(256'h0606060606060606060707070707070707070707070707070707070707070707),
    .INIT_2F(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_30(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_31(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_32(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_33(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_34(256'h0606060606060606060606060606060606060606060606060606060606060606),
    .INIT_35(256'h0505050505050505050505050505050505050505050606060606060606060606),
    .INIT_36(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_37(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_38(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_39(256'h0505050505050505050505050505050505050505050505050505050505050505),
    .INIT_3A(256'h0404040405050505050505050505050505050505050505050505050505050505),
    .INIT_3B(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_3C(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_3D(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_3E(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_3F(256'h0404040404040404040404040404040404040404040404040404040404040404),
    .INIT_40(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_41(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_42(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_43(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_44(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_45(256'h0202020202020202020202020202020202020202020202020202030303030303),
    .INIT_46(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_47(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_48(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_49(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_4A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_4B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_4C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_4D(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_4E(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_4F(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_50(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_51(256'h0000000000000000000000000000000000000000000001010101010101010101),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0101010101010101000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_70(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_71(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_72(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_73(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_74(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_75(256'h0202020202020202020202020202020202020202010101010101010101010101),
    .INIT_76(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_77(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_78(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_79(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_7A(256'h0303030202020202020202020202020202020202020202020202020202020202),
    .INIT_7B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_7C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_7D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_7E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_7F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [15:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "2" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.420159 mW" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "blk_mem_gen_0.mem" *) 
(* C_INIT_FILE_NAME = "blk_mem_gen_0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_WIDTH_A = "16" *) 
(* C_READ_WIDTH_B = "16" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "4096" *) (* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
   (douta,
    clka,
    addra);
  output [15:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [15:0]douta;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
