`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 16:16:31 CST (May  4 2021 08:16:31 UTC)

module DC_Filter_Equal_1U_13_4(in1, out1);
  input [8:0] in1;
  output out1;
  wire [8:0] in1;
  wire out1;
  wire n_0, n_1;
  NOR3BX1 g30(.AN (n_1), .B (in1[6]), .C (in1[5]), .Y (out1));
  NOR4X1 g31(.A (in1[8]), .B (in1[7]), .C (in1[0]), .D (n_0), .Y (n_1));
  OR4X1 g32(.A (in1[4]), .B (in1[3]), .C (in1[2]), .D (in1[1]), .Y
       (n_0));
endmodule


