#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x560a91fa8ab0 .scope module, "adders_tb" "adders_tb" 2 10;
 .timescale -9 -12;
v0x560a91fd11f0_0 .var "a", 3 0;
v0x560a91fd12d0_0 .var "b", 3 0;
v0x560a91fd13a0_0 .var "ci", 0 0;
v0x560a91fd14a0_0 .net "co", 0 0, L_0x560a91fd5ea0;  1 drivers
v0x560a91fd1570_0 .var/i "i", 31 0;
v0x560a91fd1610_0 .var/i "j", 31 0;
v0x560a91fd16b0_0 .net "s", 3 0, L_0x560a91fd5c70;  1 drivers
S_0x560a91fac9d0 .scope module, "adder" "adder_cl" 2 16, 3 1 0, S_0x560a91fa8ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /OUTPUT 1 "co";
P_0x560a91f96950 .param/l "N" 0 3 2, +C4<00000000000000000000000000000100>;
L_0x560a91fd5560 .functor BUFZ 1, v0x560a91fd13a0_0, C4<0>, C4<0>, C4<0>;
v0x560a91fd0960_0 .net "C", 3 0, L_0x560a91fd52f0;  1 drivers
v0x560a91fd0a60_0 .net *"_ivl_59", 0 0, L_0x560a91fd5560;  1 drivers
v0x560a91fd0b40_0 .net "a", 3 0, v0x560a91fd11f0_0;  1 drivers
v0x560a91fd0c00_0 .net "b", 3 0, v0x560a91fd12d0_0;  1 drivers
v0x560a91fd0ce0_0 .net "ci", 0 0, v0x560a91fd13a0_0;  1 drivers
v0x560a91fd0df0_0 .net "co", 0 0, L_0x560a91fd5ea0;  alias, 1 drivers
v0x560a91fd0eb0_0 .net "g", 3 0, L_0x560a91fd5160;  1 drivers
v0x560a91fd0f90_0 .net "p", 3 0, L_0x560a91fd4eb0;  1 drivers
v0x560a91fd1070_0 .net "s", 3 0, L_0x560a91fd5c70;  alias, 1 drivers
L_0x560a91fd21e0 .part v0x560a91fd11f0_0, 1, 1;
L_0x560a91fd22d0 .part v0x560a91fd12d0_0, 1, 1;
L_0x560a91fd23c0 .part L_0x560a91fd5160, 0, 1;
L_0x560a91fd2460 .part L_0x560a91fd52f0, 0, 1;
L_0x560a91fd2530 .part L_0x560a91fd4eb0, 0, 1;
L_0x560a91fd2b70 .part L_0x560a91fd4eb0, 1, 1;
L_0x560a91fd2ca0 .part L_0x560a91fd52f0, 1, 1;
L_0x560a91fd3050 .part v0x560a91fd11f0_0, 2, 1;
L_0x560a91fd3140 .part v0x560a91fd12d0_0, 2, 1;
L_0x560a91fd31e0 .part L_0x560a91fd5160, 1, 1;
L_0x560a91fd3330 .part L_0x560a91fd52f0, 1, 1;
L_0x560a91fd33d0 .part L_0x560a91fd4eb0, 1, 1;
L_0x560a91fd39a0 .part L_0x560a91fd4eb0, 2, 1;
L_0x560a91fd3a40 .part L_0x560a91fd52f0, 2, 1;
L_0x560a91fd3e00 .part v0x560a91fd11f0_0, 3, 1;
L_0x560a91fd3f30 .part v0x560a91fd12d0_0, 3, 1;
L_0x560a91fd40f0 .part L_0x560a91fd5160, 2, 1;
L_0x560a91fd4190 .part L_0x560a91fd52f0, 2, 1;
L_0x560a91fd42d0 .part L_0x560a91fd4eb0, 2, 1;
L_0x560a91fd4840 .part L_0x560a91fd4eb0, 3, 1;
L_0x560a91fd4230 .part L_0x560a91fd52f0, 3, 1;
L_0x560a91fd4cb0 .part v0x560a91fd11f0_0, 0, 1;
L_0x560a91fd4e10 .part v0x560a91fd12d0_0, 0, 1;
L_0x560a91fd4eb0 .concat8 [ 1 1 1 1], L_0x560a91fd4990, L_0x560a91fd1e70, L_0x560a91fd2d90, L_0x560a91fd3470;
L_0x560a91fd5160 .concat8 [ 1 1 1 1], L_0x560a91fd4ad0, L_0x560a91fd2000, L_0x560a91fd2ea0, L_0x560a91fd3c70;
L_0x560a91fd52f0 .concat8 [ 1 1 1 1], L_0x560a91fd5560, L_0x560a91fd2770, L_0x560a91fd35a0, L_0x560a91fd4440;
L_0x560a91fd5930 .part L_0x560a91fd4eb0, 0, 1;
L_0x560a91fd59d0 .part L_0x560a91fd52f0, 0, 1;
L_0x560a91fd5c70 .concat8 [ 1 1 1 1], L_0x560a91fd5670, L_0x560a91fd2880, L_0x560a91fd36b0, L_0x560a91fd4550;
L_0x560a91fd5ea0 .part L_0x560a91fd52f0, 3, 1;
S_0x560a91fab440 .scope generate, "genblk1[1]" "genblk1[1]" 3 24, 3 24 0, S_0x560a91fac9d0;
 .timescale -9 -12;
P_0x560a91faace0 .param/l "gen" 1 3 24, +C4<01>;
L_0x560a91fd2630 .functor AND 1, L_0x560a91fd2460, L_0x560a91fd2530, C4<1>, C4<1>;
L_0x560a91fd2770 .functor OR 1, L_0x560a91fd23c0, L_0x560a91fd2630, C4<0>, C4<0>;
v0x560a91fcd270_0 .net *"_ivl_2", 0 0, L_0x560a91fd23c0;  1 drivers
v0x560a91fcd370_0 .net *"_ivl_3", 0 0, L_0x560a91fd2460;  1 drivers
v0x560a91fcd450_0 .net *"_ivl_4", 0 0, L_0x560a91fd2530;  1 drivers
v0x560a91fcd510_0 .net *"_ivl_5", 0 0, L_0x560a91fd2630;  1 drivers
v0x560a91fcd5f0_0 .net *"_ivl_7", 0 0, L_0x560a91fd2770;  1 drivers
S_0x560a91f998f0 .scope module, "ha" "ha" 3 25, 4 4 0, S_0x560a91fab440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd1e70/d .functor XOR 1, L_0x560a91fd21e0, L_0x560a91fd22d0, C4<0>, C4<0>;
L_0x560a91fd1e70 .delay 1 (5000,5000,5000) L_0x560a91fd1e70/d;
L_0x560a91fd2000/d .functor AND 1, L_0x560a91fd21e0, L_0x560a91fd22d0, C4<1>, C4<1>;
L_0x560a91fd2000 .delay 1 (2000,2000,2000) L_0x560a91fd2000/d;
v0x560a91facb90_0 .net "a", 0 0, L_0x560a91fd21e0;  1 drivers
v0x560a91fcca40_0 .net "b", 0 0, L_0x560a91fd22d0;  1 drivers
v0x560a91fccb00_0 .net "co", 0 0, L_0x560a91fd2000;  1 drivers
v0x560a91fccba0_0 .net "s", 0 0, L_0x560a91fd1e70;  1 drivers
S_0x560a91fccce0 .scope module, "hha" "ha" 3 32, 4 4 0, S_0x560a91fab440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd2880/d .functor XOR 1, L_0x560a91fd2b70, L_0x560a91fd2ca0, C4<0>, C4<0>;
L_0x560a91fd2880 .delay 1 (5000,5000,5000) L_0x560a91fd2880/d;
L_0x560a91fd2990/d .functor AND 1, L_0x560a91fd2b70, L_0x560a91fd2ca0, C4<1>, C4<1>;
L_0x560a91fd2990 .delay 1 (2000,2000,2000) L_0x560a91fd2990/d;
v0x560a91fccee0_0 .net "a", 0 0, L_0x560a91fd2b70;  1 drivers
v0x560a91fccfa0_0 .net "b", 0 0, L_0x560a91fd2ca0;  1 drivers
v0x560a91fcd060_0 .net "co", 0 0, L_0x560a91fd2990;  1 drivers
v0x560a91fcd100_0 .net "s", 0 0, L_0x560a91fd2880;  1 drivers
S_0x560a91fcd720 .scope generate, "genblk1[2]" "genblk1[2]" 3 24, 3 24 0, S_0x560a91fac9d0;
 .timescale -9 -12;
P_0x560a91fcd940 .param/l "gen" 1 3 24, +C4<010>;
L_0x560a91fd34e0 .functor AND 1, L_0x560a91fd3330, L_0x560a91fd33d0, C4<1>, C4<1>;
L_0x560a91fd35a0 .functor OR 1, L_0x560a91fd31e0, L_0x560a91fd34e0, C4<0>, C4<0>;
v0x560a91fce580_0 .net *"_ivl_2", 0 0, L_0x560a91fd31e0;  1 drivers
v0x560a91fce680_0 .net *"_ivl_3", 0 0, L_0x560a91fd3330;  1 drivers
v0x560a91fce760_0 .net *"_ivl_4", 0 0, L_0x560a91fd33d0;  1 drivers
v0x560a91fce820_0 .net *"_ivl_5", 0 0, L_0x560a91fd34e0;  1 drivers
v0x560a91fce900_0 .net *"_ivl_7", 0 0, L_0x560a91fd35a0;  1 drivers
S_0x560a91fcda00 .scope module, "ha" "ha" 3 25, 4 4 0, S_0x560a91fcd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd2d90/d .functor XOR 1, L_0x560a91fd3050, L_0x560a91fd3140, C4<0>, C4<0>;
L_0x560a91fd2d90 .delay 1 (5000,5000,5000) L_0x560a91fd2d90/d;
L_0x560a91fd2ea0/d .functor AND 1, L_0x560a91fd3050, L_0x560a91fd3140, C4<1>, C4<1>;
L_0x560a91fd2ea0 .delay 1 (2000,2000,2000) L_0x560a91fd2ea0/d;
v0x560a91fcdbe0_0 .net "a", 0 0, L_0x560a91fd3050;  1 drivers
v0x560a91fcdcc0_0 .net "b", 0 0, L_0x560a91fd3140;  1 drivers
v0x560a91fcdd80_0 .net "co", 0 0, L_0x560a91fd2ea0;  1 drivers
v0x560a91fcde50_0 .net "s", 0 0, L_0x560a91fd2d90;  1 drivers
S_0x560a91fcdfc0 .scope module, "hha" "ha" 3 32, 4 4 0, S_0x560a91fcd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd36b0/d .functor XOR 1, L_0x560a91fd39a0, L_0x560a91fd3a40, C4<0>, C4<0>;
L_0x560a91fd36b0 .delay 1 (5000,5000,5000) L_0x560a91fd36b0/d;
L_0x560a91fd37c0/d .functor AND 1, L_0x560a91fd39a0, L_0x560a91fd3a40, C4<1>, C4<1>;
L_0x560a91fd37c0 .delay 1 (2000,2000,2000) L_0x560a91fd37c0/d;
v0x560a91fce1c0_0 .net "a", 0 0, L_0x560a91fd39a0;  1 drivers
v0x560a91fce280_0 .net "b", 0 0, L_0x560a91fd3a40;  1 drivers
v0x560a91fce340_0 .net "co", 0 0, L_0x560a91fd37c0;  1 drivers
v0x560a91fce410_0 .net "s", 0 0, L_0x560a91fd36b0;  1 drivers
S_0x560a91fcea30 .scope generate, "genblk1[3]" "genblk1[3]" 3 24, 3 24 0, S_0x560a91fac9d0;
 .timescale -9 -12;
P_0x560a91fcec30 .param/l "gen" 1 3 24, +C4<011>;
L_0x560a91fd43a0 .functor AND 1, L_0x560a91fd4190, L_0x560a91fd42d0, C4<1>, C4<1>;
L_0x560a91fd4440 .functor OR 1, L_0x560a91fd40f0, L_0x560a91fd43a0, C4<0>, C4<0>;
v0x560a91fcf8a0_0 .net *"_ivl_2", 0 0, L_0x560a91fd40f0;  1 drivers
v0x560a91fcf9a0_0 .net *"_ivl_3", 0 0, L_0x560a91fd4190;  1 drivers
v0x560a91fcfa80_0 .net *"_ivl_4", 0 0, L_0x560a91fd42d0;  1 drivers
v0x560a91fcfb40_0 .net *"_ivl_5", 0 0, L_0x560a91fd43a0;  1 drivers
v0x560a91fcfc20_0 .net *"_ivl_7", 0 0, L_0x560a91fd4440;  1 drivers
S_0x560a91fcecf0 .scope module, "ha" "ha" 3 25, 4 4 0, S_0x560a91fcea30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd3470/d .functor XOR 1, L_0x560a91fd3e00, L_0x560a91fd3f30, C4<0>, C4<0>;
L_0x560a91fd3470 .delay 1 (5000,5000,5000) L_0x560a91fd3470/d;
L_0x560a91fd3c70/d .functor AND 1, L_0x560a91fd3e00, L_0x560a91fd3f30, C4<1>, C4<1>;
L_0x560a91fd3c70 .delay 1 (2000,2000,2000) L_0x560a91fd3c70/d;
v0x560a91fcef00_0 .net "a", 0 0, L_0x560a91fd3e00;  1 drivers
v0x560a91fcefe0_0 .net "b", 0 0, L_0x560a91fd3f30;  1 drivers
v0x560a91fcf0a0_0 .net "co", 0 0, L_0x560a91fd3c70;  1 drivers
v0x560a91fcf170_0 .net "s", 0 0, L_0x560a91fd3470;  1 drivers
S_0x560a91fcf2e0 .scope module, "hha" "ha" 3 32, 4 4 0, S_0x560a91fcea30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd4550/d .functor XOR 1, L_0x560a91fd4840, L_0x560a91fd4230, C4<0>, C4<0>;
L_0x560a91fd4550 .delay 1 (5000,5000,5000) L_0x560a91fd4550/d;
L_0x560a91fd4660/d .functor AND 1, L_0x560a91fd4840, L_0x560a91fd4230, C4<1>, C4<1>;
L_0x560a91fd4660 .delay 1 (2000,2000,2000) L_0x560a91fd4660/d;
v0x560a91fcf4e0_0 .net "a", 0 0, L_0x560a91fd4840;  1 drivers
v0x560a91fcf5a0_0 .net "b", 0 0, L_0x560a91fd4230;  1 drivers
v0x560a91fcf660_0 .net "co", 0 0, L_0x560a91fd4660;  1 drivers
v0x560a91fcf730_0 .net "s", 0 0, L_0x560a91fd4550;  1 drivers
S_0x560a91fcfd50 .scope module, "ha0" "ha" 3 10, 4 4 0, S_0x560a91fac9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd4990/d .functor XOR 1, L_0x560a91fd4cb0, L_0x560a91fd4e10, C4<0>, C4<0>;
L_0x560a91fd4990 .delay 1 (5000,5000,5000) L_0x560a91fd4990/d;
L_0x560a91fd4ad0/d .functor AND 1, L_0x560a91fd4cb0, L_0x560a91fd4e10, C4<1>, C4<1>;
L_0x560a91fd4ad0 .delay 1 (2000,2000,2000) L_0x560a91fd4ad0/d;
v0x560a91fcff30_0 .net "a", 0 0, L_0x560a91fd4cb0;  1 drivers
v0x560a91fd0010_0 .net "b", 0 0, L_0x560a91fd4e10;  1 drivers
v0x560a91fd00d0_0 .net "co", 0 0, L_0x560a91fd4ad0;  1 drivers
v0x560a91fd01a0_0 .net "s", 0 0, L_0x560a91fd4990;  1 drivers
S_0x560a91fd0310 .scope module, "hha0" "ha" 3 17, 4 4 0, S_0x560a91fac9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "co";
L_0x560a91fd5670/d .functor XOR 1, L_0x560a91fd5930, L_0x560a91fd59d0, C4<0>, C4<0>;
L_0x560a91fd5670 .delay 1 (5000,5000,5000) L_0x560a91fd5670/d;
L_0x560a91fd5780/d .functor AND 1, L_0x560a91fd5930, L_0x560a91fd59d0, C4<1>, C4<1>;
L_0x560a91fd5780 .delay 1 (2000,2000,2000) L_0x560a91fd5780/d;
v0x560a91fd05b0_0 .net "a", 0 0, L_0x560a91fd5930;  1 drivers
v0x560a91fd0690_0 .net "b", 0 0, L_0x560a91fd59d0;  1 drivers
v0x560a91fd0750_0 .net "co", 0 0, L_0x560a91fd5780;  1 drivers
v0x560a91fd07f0_0 .net "s", 0 0, L_0x560a91fd5670;  1 drivers
S_0x560a91f95320 .scope module, "fa" "fa" 4 14;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "co";
o0x7f80798851e8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f80798852a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x560a91fd6090/d .functor XOR 1, o0x7f80798851e8, o0x7f80798852a8, C4<0>, C4<0>;
L_0x560a91fd6090 .delay 1 (5000,5000,5000) L_0x560a91fd6090/d;
o0x7f80798852d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x560a91fd62b0/d .functor XOR 1, L_0x560a91fd6090, o0x7f80798852d8, C4<0>, C4<0>;
L_0x560a91fd62b0 .delay 1 (5000,5000,5000) L_0x560a91fd62b0/d;
L_0x560a91fd6410/d .functor AND 1, L_0x560a91fd6090, o0x7f80798852d8, C4<1>, C4<1>;
L_0x560a91fd6410 .delay 1 (2000,2000,2000) L_0x560a91fd6410/d;
L_0x560a91fd6570/d .functor AND 1, o0x7f80798851e8, o0x7f80798852a8, C4<1>, C4<1>;
L_0x560a91fd6570 .delay 1 (2000,2000,2000) L_0x560a91fd6570/d;
L_0x560a91fd6720/d .functor OR 1, L_0x560a91fd6410, L_0x560a91fd6570, C4<0>, C4<0>;
L_0x560a91fd6720 .delay 1 (2000,2000,2000) L_0x560a91fd6720/d;
v0x560a91fd1770_0 .net "a", 0 0, o0x7f80798851e8;  0 drivers
v0x560a91fd1830_0 .net "and1", 0 0, L_0x560a91fd6410;  1 drivers
v0x560a91fd18f0_0 .net "and2", 0 0, L_0x560a91fd6570;  1 drivers
v0x560a91fd19c0_0 .net "axorb", 0 0, L_0x560a91fd6090;  1 drivers
v0x560a91fd1a80_0 .net "b", 0 0, o0x7f80798852a8;  0 drivers
v0x560a91fd1b90_0 .net "ci", 0 0, o0x7f80798852d8;  0 drivers
v0x560a91fd1c50_0 .net "co", 0 0, L_0x560a91fd6720;  1 drivers
v0x560a91fd1d10_0 .net "s", 0 0, L_0x560a91fd62b0;  1 drivers
    .scope S_0x560a91fa8ab0;
T_0 ;
    %vpi_call 2 26 "$dumpfile", "adders_cl_tb.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560a91fa8ab0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560a91fd13a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560a91fd11f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x560a91fd12d0_0, 0, 4;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a91fd1570_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560a91fd1570_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560a91fd1610_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x560a91fd1610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x560a91fd1570_0;
    %pad/s 4;
    %store/vec4 v0x560a91fd11f0_0, 0, 4;
    %load/vec4 v0x560a91fd1610_0;
    %pad/s 4;
    %store/vec4 v0x560a91fd12d0_0, 0, 4;
    %delay 100000, 0;
    %vpi_call 2 37 "$display", "a = %b, b = %b, ci = %b, s = %b, co = %b", v0x560a91fd11f0_0, v0x560a91fd12d0_0, v0x560a91fd13a0_0, v0x560a91fd16b0_0, v0x560a91fd14a0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560a91fd1610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560a91fd1610_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560a91fd1570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560a91fd1570_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "adder_cl_tb.v";
    "adder_cl2.v";
    "adders.v";
