 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : DT
Version: Q-2019.12
Date   : Mon Mar 31 21:25:00 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: index_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res_addr_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DT                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  index_reg_0_/CK (DFFRX2)                 0.00       0.50 r
  index_reg_0_/Q (DFFRX2)                  0.71       1.21 f
  U768/Y (NAND2X1)                         0.51       1.72 r
  U797/Y (NOR2X1)                          0.42       2.14 f
  U809/Y (NAND2X1)                         0.45       2.59 r
  U810/Y (NOR2X1)                          0.32       2.91 f
  U584/Y (NAND2X1)                         0.42       3.33 r
  U483/Y (NOR2X1)                          0.43       3.76 f
  U814/Y (NOR3X1)                          0.36       4.11 r
  U815/Y (AND2X2)                          0.44       4.56 r
  U816/Y (OAI31X1)                         0.31       4.87 f
  U481/Y (NOR2X1)                          0.53       5.40 r
  U479/Y (CLKINVX1)                        0.52       5.92 f
  U829/Y (NOR2X1)                          0.57       6.49 r
  U673/Y (INVXL)                           0.24       6.73 f
  U842/Y (OAI211XL)                        0.51       7.24 r
  U671/Y (XOR2X1)                          0.53       7.77 r
  U474/Y (NOR2X1)                          0.29       8.06 f
  U517/Y (CLKINVX1)                        0.24       8.30 r
  U532/Y (NAND2X1)                         0.22       8.52 f
  U844/Y (NOR2X1)                          0.35       8.87 r
  U848/Y (AOI21X4)                         0.18       9.05 f
  U849/Y (OAI21X4)                         0.20       9.25 r
  U851/Y (AOI21X4)                         0.14       9.39 f
  U703/Y (OAI21X2)                         0.19       9.58 r
  U852/Y (XNOR2X1)                         0.24       9.82 r
  U854/Y (NAND2X1)                         0.18      10.00 f
  U864/Y (OAI211X1)                        0.19      10.19 r
  res_addr_reg_13_/D (DFFRX2)              0.00      10.19 r
  data arrival time                                  10.19

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  res_addr_reg_13_/CK (DFFRX2)             0.00      10.40 r
  library setup time                      -0.21      10.19
  data required time                                 10.19
  -----------------------------------------------------------
  data required time                                 10.19
  data arrival time                                 -10.19
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
