// Seed: 1803754904
module module_0;
  wire  id_1;
  logic id_2;
  ;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    output logic id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output logic id_7,
    input wor id_8,
    input tri0 id_9,
    output uwire id_10,
    input wand id_11,
    output tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input wire id_15,
    output wire id_16
);
  assign id_7 = 1;
  final id_7 = #1 -1;
  module_0 modCall_1 ();
  always id_2 <= -1;
  assign id_7 = -1;
  parameter id_18 = 1;
endmodule
