Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Aug  1 01:35:08 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPU_TEST_timing_summary_routed.rpt -pb GPU_TEST_timing_summary_routed.pb -rpx GPU_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : GPU_TEST
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.837        0.000                      0                  162        0.178        0.000                      0                  162        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_65M_clk_wiz_0   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_65M_clk_wiz_0         7.837        0.000                      0                  162        0.178        0.000                      0                  162        6.712        0.000                       0                   111  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65M_clk_wiz_0
  To Clock:  clk_65M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.837ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 1.829ns (24.578%)  route 5.613ns (75.422%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 13.828 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.621    -0.891    frame_generator/clk_65M
    SLICE_X4Y21          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  frame_generator/vcount_out_reg[2]_rep/Q
                         net (fo=100, routed)         2.880     2.409    frame_generator/vcount_out_reg[2]_rep_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.299     2.708 r  frame_generator/rgb_out[6]_i_20/O
                         net (fo=1, routed)           0.452     3.159    frame_generator/rgb_out[6]_i_20_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  frame_generator/rgb_out[6]_i_12/O
                         net (fo=1, routed)           0.431     3.714    frame_generator/rgb_out[6]_i_12_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.838 r  frame_generator/rgb_out[6]_i_6/O
                         net (fo=1, routed)           0.000     3.838    frame_generator/rgb_out[6]_i_6_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     4.047 r  frame_generator/rgb_out_reg[6]_i_4/O
                         net (fo=3, routed)           1.326     5.373    frame_generator/rgb_out_reg[6]_i_4_n_0
    SLICE_X9Y28          LUT5 (Prop_lut5_I2_O)        0.327     5.700 r  frame_generator/rgb_out[6]_i_3/O
                         net (fo=1, routed)           0.524     6.224    block_generator/rgb_out_reg[6]_1
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.327     6.551 r  block_generator/rgb_out[6]_i_1/O
                         net (fo=1, routed)           0.000     6.551    block_generator/p_1_in[6]
    SLICE_X8Y28          FDRE                                         r  block_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.438    13.828    block_generator/clk_65M
    SLICE_X8Y28          FDRE                                         r  block_generator/rgb_out_reg[6]/C
                         clock pessimism              0.564    14.391    
                         clock uncertainty           -0.079    14.312    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.077    14.389    block_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -6.551    
  -------------------------------------------------------------------
                         slack                                  7.837    

Slack (MET) :             8.090ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 1.830ns (25.394%)  route 5.377ns (74.606%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.621    -0.891    frame_generator/clk_65M
    SLICE_X4Y21          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  frame_generator/vcount_out_reg[2]_rep/Q
                         net (fo=100, routed)         2.880     2.409    frame_generator/vcount_out_reg[2]_rep_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I1_O)        0.299     2.708 r  frame_generator/rgb_out[6]_i_20/O
                         net (fo=1, routed)           0.452     3.159    frame_generator/rgb_out[6]_i_20_n_0
    SLICE_X12Y34         LUT6 (Prop_lut6_I0_O)        0.124     3.283 r  frame_generator/rgb_out[6]_i_12/O
                         net (fo=1, routed)           0.431     3.714    frame_generator/rgb_out[6]_i_12_n_0
    SLICE_X12Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.838 r  frame_generator/rgb_out[6]_i_6/O
                         net (fo=1, routed)           0.000     3.838    frame_generator/rgb_out[6]_i_6_n_0
    SLICE_X12Y32         MUXF7 (Prop_muxf7_I0_O)      0.209     4.047 r  frame_generator/rgb_out_reg[6]_i_4/O
                         net (fo=3, routed)           0.952     4.999    frame_generator/rgb_out_reg[6]_i_4_n_0
    SLICE_X9Y27          LUT3 (Prop_lut3_I0_O)        0.323     5.322 r  frame_generator/rgb_out[4]_i_3/O
                         net (fo=1, routed)           0.662     5.984    block_generator/rgb_out_reg[4]_1
    SLICE_X4Y27          LUT6 (Prop_lut6_I4_O)        0.332     6.316 r  block_generator/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.316    block_generator/p_1_in[4]
    SLICE_X4Y27          FDRE                                         r  block_generator/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.503    13.893    block_generator/clk_65M
    SLICE_X4Y27          FDRE                                         r  block_generator/rgb_out_reg[4]/C
                         clock pessimism              0.564    14.456    
                         clock uncertainty           -0.079    14.377    
    SLICE_X4Y27          FDRE (Setup_fdre_C_D)        0.029    14.406    block_generator/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.406    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  8.090    

Slack (MET) :             8.107ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 1.466ns (20.435%)  route 5.708ns (79.565%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 13.828 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.621    -0.891    frame_generator/clk_65M
    SLICE_X4Y21          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  frame_generator/vcount_out_reg[2]_rep/Q
                         net (fo=100, routed)         3.027     2.556    frame_generator/vcount_out_reg[2]_rep_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.299     2.855 r  frame_generator/rgb_out[10]_i_22/O
                         net (fo=1, routed)           0.433     3.288    frame_generator/rgb_out[10]_i_22_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.412 r  frame_generator/rgb_out[10]_i_9/O
                         net (fo=1, routed)           0.809     4.221    frame_generator/rgb_out[10]_i_9_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.345 r  frame_generator/rgb_out[10]_i_4/O
                         net (fo=3, routed)           1.012     5.356    frame_generator/rgb_out[10]_i_4_n_0
    SLICE_X8Y29          LUT3 (Prop_lut3_I0_O)        0.152     5.508 r  frame_generator/rgb_out[9]_i_3/O
                         net (fo=1, routed)           0.427     5.936    block_generator/rgb_out_reg[9]_1
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.348     6.284 r  block_generator/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000     6.284    block_generator/p_1_in[9]
    SLICE_X8Y28          FDRE                                         r  block_generator/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.438    13.828    block_generator/clk_65M
    SLICE_X8Y28          FDRE                                         r  block_generator/rgb_out_reg[9]/C
                         clock pessimism              0.564    14.391    
                         clock uncertainty           -0.079    14.312    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.079    14.391    block_generator/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.107    

Slack (MET) :             8.204ns  (required time - arrival time)
  Source:                 number_clocker/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 2.157ns (30.395%)  route 4.940ns (69.605%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 13.898 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.622    -0.890    number_clocker/clk_65M
    SLICE_X5Y29          FDRE                                         r  number_clocker/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  number_clocker/out_reg[3]/Q
                         net (fo=171, routed)         2.388     1.955    character_rom/char_number_clocked[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.079 r  character_rom/rgb_out[11]_i_243/O
                         net (fo=1, routed)           0.000     2.079    character_rom/rgb_out[11]_i_243_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     2.296 r  character_rom/rgb_out_reg[11]_i_135/O
                         net (fo=1, routed)           0.949     3.245    character_rom/rgb_out_reg[11]_i_135_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.299     3.544 r  character_rom/rgb_out[11]_i_55/O
                         net (fo=1, routed)           0.000     3.544    character_rom/rgb_out[11]_i_55_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.791 r  character_rom/rgb_out_reg[11]_i_22/O
                         net (fo=1, routed)           0.458     4.248    block_generator/line_data[10]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.298     4.546 r  block_generator/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000     4.546    block_generator/rgb_out[11]_i_9_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     4.763 r  block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.145     5.908    block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.299     6.207 r  block_generator/rgb_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.207    text_generator/D[2]
    SLICE_X3Y29          FDRE                                         r  text_generator/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.508    13.898    text_generator/clk_65M
    SLICE_X3Y29          FDRE                                         r  text_generator/rgb_out_reg[2]/C
                         clock pessimism              0.564    14.461    
                         clock uncertainty           -0.079    14.382    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.029    14.411    text_generator/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  8.204    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 number_clocker/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 2.157ns (30.404%)  route 4.938ns (69.596%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 13.898 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.622    -0.890    number_clocker/clk_65M
    SLICE_X5Y29          FDRE                                         r  number_clocker/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  number_clocker/out_reg[3]/Q
                         net (fo=171, routed)         2.388     1.955    character_rom/char_number_clocked[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.079 r  character_rom/rgb_out[11]_i_243/O
                         net (fo=1, routed)           0.000     2.079    character_rom/rgb_out[11]_i_243_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     2.296 r  character_rom/rgb_out_reg[11]_i_135/O
                         net (fo=1, routed)           0.949     3.245    character_rom/rgb_out_reg[11]_i_135_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.299     3.544 r  character_rom/rgb_out[11]_i_55/O
                         net (fo=1, routed)           0.000     3.544    character_rom/rgb_out[11]_i_55_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.791 r  character_rom/rgb_out_reg[11]_i_22/O
                         net (fo=1, routed)           0.458     4.248    block_generator/line_data[10]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.298     4.546 r  block_generator/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000     4.546    block_generator/rgb_out[11]_i_9_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     4.763 r  block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.143     5.906    block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I3_O)        0.299     6.205 r  block_generator/rgb_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.205    text_generator/D[5]
    SLICE_X3Y29          FDRE                                         r  text_generator/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.508    13.898    text_generator/clk_65M
    SLICE_X3Y29          FDRE                                         r  text_generator/rgb_out_reg[5]/C
                         clock pessimism              0.564    14.461    
                         clock uncertainty           -0.079    14.382    
    SLICE_X3Y29          FDRE (Setup_fdre_C_D)        0.031    14.413    text_generator/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.242ns  (required time - arrival time)
  Source:                 number_clocker/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 2.157ns (30.344%)  route 4.952ns (69.656%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 13.898 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.622    -0.890    number_clocker/clk_65M
    SLICE_X5Y29          FDRE                                         r  number_clocker/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  number_clocker/out_reg[3]/Q
                         net (fo=171, routed)         2.388     1.955    character_rom/char_number_clocked[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.079 r  character_rom/rgb_out[11]_i_243/O
                         net (fo=1, routed)           0.000     2.079    character_rom/rgb_out[11]_i_243_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     2.296 r  character_rom/rgb_out_reg[11]_i_135/O
                         net (fo=1, routed)           0.949     3.245    character_rom/rgb_out_reg[11]_i_135_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.299     3.544 r  character_rom/rgb_out[11]_i_55/O
                         net (fo=1, routed)           0.000     3.544    character_rom/rgb_out[11]_i_55_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.791 r  character_rom/rgb_out_reg[11]_i_22/O
                         net (fo=1, routed)           0.458     4.248    block_generator/line_data[10]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.298     4.546 r  block_generator/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000     4.546    block_generator/rgb_out[11]_i_9_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     4.763 r  block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.157     5.920    block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.299     6.219 r  block_generator/rgb_out[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.219    text_generator/D[8]
    SLICE_X2Y29          FDRE                                         r  text_generator/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.508    13.898    text_generator/clk_65M
    SLICE_X2Y29          FDRE                                         r  text_generator/rgb_out_reg[8]/C
                         clock pessimism              0.564    14.461    
                         clock uncertainty           -0.079    14.382    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)        0.079    14.461    text_generator/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                  8.242    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 frame_generator/vcount_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.090ns  (logic 1.214ns (17.122%)  route 5.876ns (82.878%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 13.893 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.621    -0.891    frame_generator/clk_65M
    SLICE_X4Y21          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  frame_generator/vcount_out_reg[2]_rep/Q
                         net (fo=100, routed)         3.027     2.556    frame_generator/vcount_out_reg[2]_rep_n_0
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.299     2.855 r  frame_generator/rgb_out[10]_i_22/O
                         net (fo=1, routed)           0.433     3.288    frame_generator/rgb_out[10]_i_22_n_0
    SLICE_X13Y34         LUT5 (Prop_lut5_I3_O)        0.124     3.412 r  frame_generator/rgb_out[10]_i_9/O
                         net (fo=1, routed)           0.809     4.221    frame_generator/rgb_out[10]_i_9_n_0
    SLICE_X11Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.345 r  frame_generator/rgb_out[10]_i_4/O
                         net (fo=3, routed)           1.300     5.644    frame_generator/rgb_out[10]_i_4_n_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I0_O)        0.124     5.768 r  frame_generator/rgb_out[5]_i_3/O
                         net (fo=1, routed)           0.307     6.076    block_generator/rgb_out_reg[5]_1
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     6.200 r  block_generator/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.200    block_generator/p_1_in[5]
    SLICE_X6Y27          FDRE                                         r  block_generator/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.503    13.893    block_generator/clk_65M
    SLICE_X6Y27          FDRE                                         r  block_generator/rgb_out_reg[5]/C
                         clock pessimism              0.564    14.456    
                         clock uncertainty           -0.079    14.377    
    SLICE_X6Y27          FDRE (Setup_fdre_C_D)        0.077    14.454    block_generator/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -6.200    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.285ns  (required time - arrival time)
  Source:                 number_clocker/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 2.157ns (30.533%)  route 4.908ns (69.467%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.622    -0.890    number_clocker/clk_65M
    SLICE_X5Y29          FDRE                                         r  number_clocker/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  number_clocker/out_reg[3]/Q
                         net (fo=171, routed)         2.388     1.955    character_rom/char_number_clocked[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.079 r  character_rom/rgb_out[11]_i_243/O
                         net (fo=1, routed)           0.000     2.079    character_rom/rgb_out[11]_i_243_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     2.296 r  character_rom/rgb_out_reg[11]_i_135/O
                         net (fo=1, routed)           0.949     3.245    character_rom/rgb_out_reg[11]_i_135_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.299     3.544 r  character_rom/rgb_out[11]_i_55/O
                         net (fo=1, routed)           0.000     3.544    character_rom/rgb_out[11]_i_55_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.791 r  character_rom/rgb_out_reg[11]_i_22/O
                         net (fo=1, routed)           0.458     4.248    block_generator/line_data[10]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.298     4.546 r  block_generator/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000     4.546    block_generator/rgb_out[11]_i_9_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     4.763 r  block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.113     5.876    block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.299     6.175 r  block_generator/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.175    text_generator/D[7]
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.507    13.897    text_generator/clk_65M
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[7]/C
                         clock pessimism              0.564    14.460    
                         clock uncertainty           -0.079    14.381    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.079    14.460    text_generator/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -6.175    
  -------------------------------------------------------------------
                         slack                                  8.285    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 number_clocker/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 2.157ns (30.606%)  route 4.891ns (69.394%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.622    -0.890    number_clocker/clk_65M
    SLICE_X5Y29          FDRE                                         r  number_clocker/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  number_clocker/out_reg[3]/Q
                         net (fo=171, routed)         2.388     1.955    character_rom/char_number_clocked[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.079 r  character_rom/rgb_out[11]_i_243/O
                         net (fo=1, routed)           0.000     2.079    character_rom/rgb_out[11]_i_243_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     2.296 r  character_rom/rgb_out_reg[11]_i_135/O
                         net (fo=1, routed)           0.949     3.245    character_rom/rgb_out_reg[11]_i_135_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.299     3.544 r  character_rom/rgb_out[11]_i_55/O
                         net (fo=1, routed)           0.000     3.544    character_rom/rgb_out[11]_i_55_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.791 r  character_rom/rgb_out_reg[11]_i_22/O
                         net (fo=1, routed)           0.458     4.248    block_generator/line_data[10]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.298     4.546 r  block_generator/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000     4.546    block_generator/rgb_out[11]_i_9_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     4.763 r  block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.096     5.859    block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.299     6.158 r  block_generator/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.158    text_generator/D[6]
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.507    13.897    text_generator/clk_65M
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[6]/C
                         clock pessimism              0.564    14.460    
                         clock uncertainty           -0.079    14.381    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.079    14.460    text_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  8.302    

Slack (MET) :             8.309ns  (required time - arrival time)
  Source:                 number_clocker/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65M_clk_wiz_0 rise@15.385ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 2.157ns (30.628%)  route 4.886ns (69.372%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.622    -0.890    number_clocker/clk_65M
    SLICE_X5Y29          FDRE                                         r  number_clocker/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.434 r  number_clocker/out_reg[3]/Q
                         net (fo=171, routed)         2.388     1.955    character_rom/char_number_clocked[3]
    SLICE_X1Y36          LUT6 (Prop_lut6_I0_O)        0.124     2.079 r  character_rom/rgb_out[11]_i_243/O
                         net (fo=1, routed)           0.000     2.079    character_rom/rgb_out[11]_i_243_n_0
    SLICE_X1Y36          MUXF7 (Prop_muxf7_I1_O)      0.217     2.296 r  character_rom/rgb_out_reg[11]_i_135/O
                         net (fo=1, routed)           0.949     3.245    character_rom/rgb_out_reg[11]_i_135_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.299     3.544 r  character_rom/rgb_out[11]_i_55/O
                         net (fo=1, routed)           0.000     3.544    character_rom/rgb_out[11]_i_55_n_0
    SLICE_X2Y36          MUXF7 (Prop_muxf7_I1_O)      0.247     3.791 r  character_rom/rgb_out_reg[11]_i_22/O
                         net (fo=1, routed)           0.458     4.248    block_generator/line_data[10]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.298     4.546 r  block_generator/rgb_out[11]_i_9/O
                         net (fo=1, routed)           0.000     4.546    block_generator/rgb_out[11]_i_9_n_0
    SLICE_X4Y34          MUXF7 (Prop_muxf7_I1_O)      0.217     4.763 r  block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.091     5.854    block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X2Y28          LUT5 (Prop_lut5_I3_O)        0.299     6.153 r  block_generator/rgb_out[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.153    text_generator/D[4]
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.389 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         1.507    13.897    text_generator/clk_65M
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[4]/C
                         clock pessimism              0.564    14.460    
                         clock uncertainty           -0.079    14.381    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)        0.081    14.462    text_generator/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  8.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 block_generator/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.701%)  route 0.126ns (40.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.585    -0.596    block_generator/clk_65M
    SLICE_X3Y28          FDRE                                         r  block_generator/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  block_generator/hcount_out_reg[4]/Q
                         net (fo=12, routed)          0.126    -0.330    block_generator/hcount_block[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.045    -0.285 r  block_generator/rgb_out[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.285    text_generator/D[7]
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.854    -0.836    text_generator/clk_65M
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[7]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.462    text_generator/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.585    -0.596    timing_generator/clk_65M
    SLICE_X0Y22          FDRE                                         r  timing_generator/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timing_generator/hcount_reg[5]/Q
                         net (fo=7, routed)           0.098    -0.357    timing_generator/hcount_out[5]
    SLICE_X1Y22          LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  timing_generator/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    timing_generator/hcount[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  timing_generator/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.853    -0.837    timing_generator/clk_65M
    SLICE_X1Y22          FDRE                                         r  timing_generator/hcount_reg[7]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.092    -0.491    timing_generator/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 timing_generator/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/vcount_out_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.704%)  route 0.101ns (35.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.583    -0.598    timing_generator/clk_65M
    SLICE_X4Y21          FDRE                                         r  timing_generator/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  timing_generator/vcount_reg[0]/Q
                         net (fo=20, routed)          0.101    -0.356    timing_generator/vcount[0]
    SLICE_X5Y21          LUT5 (Prop_lut5_I1_O)        0.045    -0.311 r  timing_generator/vcount_out[2]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    -0.311    frame_generator/vcount_out_reg[2]_rep__1_0
    SLICE_X5Y21          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.852    -0.838    frame_generator/clk_65M
    SLICE_X5Y21          FDRE                                         r  frame_generator/vcount_out_reg[2]_rep__1/C
                         clock pessimism              0.252    -0.585    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.091    -0.494    frame_generator/vcount_out_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 block_generator/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            text_generator/rgb_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.585    -0.596    block_generator/clk_65M
    SLICE_X3Y28          FDRE                                         r  block_generator/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  block_generator/hcount_out_reg[4]/Q
                         net (fo=12, routed)          0.135    -0.321    block_generator/hcount_block[4]
    SLICE_X2Y28          LUT5 (Prop_lut5_I2_O)        0.045    -0.276 r  block_generator/rgb_out[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.276    text_generator/D[6]
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.854    -0.836    text_generator/clk_65M
    SLICE_X2Y28          FDRE                                         r  text_generator/rgb_out_reg[6]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.121    -0.462    text_generator/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 frame_generator/vcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            number_clocker/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.311%)  route 0.144ns (43.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.586    -0.595    frame_generator/clk_65M
    SLICE_X1Y20          FDRE                                         r  frame_generator/vcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 f  frame_generator/vcount_out_reg[9]/Q
                         net (fo=2, routed)           0.144    -0.310    frame_generator/Q[8]
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.045    -0.265 r  frame_generator/out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    number_clocker/D[1]
    SLICE_X2Y20          FDRE                                         r  number_clocker/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.855    -0.835    number_clocker/clk_65M
    SLICE_X2Y20          FDRE                                         r  number_clocker/out_reg[5]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.120    -0.461    number_clocker/out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 frame_generator/hblank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            block_generator/hblank_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.583    -0.598    frame_generator/clk_65M
    SLICE_X3Y26          FDRE                                         r  frame_generator/hblank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frame_generator/hblank_out_reg/Q
                         net (fo=2, routed)           0.128    -0.330    block_generator/hblank_out
    SLICE_X3Y26          FDRE                                         r  block_generator/hblank_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.851    -0.839    block_generator/clk_65M
    SLICE_X3Y26          FDRE                                         r  block_generator/hblank_out_reg/C
                         clock pessimism              0.240    -0.598    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.070    -0.528    block_generator/hblank_out_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.077%)  route 0.131ns (40.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.585    -0.596    timing_generator/clk_65M
    SLICE_X0Y22          FDRE                                         r  timing_generator/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timing_generator/hcount_reg[0]/Q
                         net (fo=11, routed)          0.131    -0.324    timing_generator/hcount_out[0]
    SLICE_X1Y22          LUT5 (Prop_lut5_I2_O)        0.048    -0.276 r  timing_generator/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    timing_generator/hcount[4]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  timing_generator/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.853    -0.837    timing_generator/clk_65M
    SLICE_X1Y22          FDRE                                         r  timing_generator/hcount_reg[4]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.107    -0.476    timing_generator/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.585    -0.596    timing_generator/clk_65M
    SLICE_X0Y22          FDRE                                         r  timing_generator/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timing_generator/hcount_reg[0]/Q
                         net (fo=11, routed)          0.131    -0.324    timing_generator/hcount_out[0]
    SLICE_X1Y22          LUT4 (Prop_lut4_I1_O)        0.045    -0.279 r  timing_generator/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    timing_generator/hcount[3]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  timing_generator/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.853    -0.837    timing_generator/clk_65M
    SLICE_X1Y22          FDRE                                         r  timing_generator/hcount_reg[3]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.091    -0.492    timing_generator/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            frame_generator/hcount_out_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.356%)  route 0.192ns (57.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.585    -0.596    timing_generator/clk_65M
    SLICE_X1Y22          FDRE                                         r  timing_generator/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  timing_generator/hcount_reg[3]/Q
                         net (fo=11, routed)          0.192    -0.263    frame_generator/hcount_out[3]
    SLICE_X4Y22          FDRE                                         r  frame_generator/hcount_out_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.851    -0.839    frame_generator/clk_65M
    SLICE_X4Y22          FDRE                                         r  frame_generator/hcount_out_reg[3]_rep__0/C
                         clock pessimism              0.274    -0.564    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.070    -0.494    frame_generator/hcount_out_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 timing_generator/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            timing_generator/vcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65M_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65M_clk_wiz_0 rise@0.000ns - clk_65M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.585    -0.596    timing_generator/clk_65M
    SLICE_X2Y22          FDRE                                         r  timing_generator/hcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.432 f  timing_generator/hcount_reg[10]/Q
                         net (fo=8, routed)           0.130    -0.303    timing_generator/hcount_out[10]
    SLICE_X3Y22          LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  timing_generator/vcount[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    timing_generator/vcount_timing[10]
    SLICE_X3Y22          FDRE                                         r  timing_generator/vcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wizard/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clk_wizard/inst/clk_65M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wizard/inst/clkout2_buf/O
                         net (fo=109, routed)         0.853    -0.837    timing_generator/clk_65M
    SLICE_X3Y22          FDRE                                         r  timing_generator/vcount_reg[10]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.092    -0.491    timing_generator/vcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65M_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y26      block_generator/hblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y27      block_generator/hcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y31      block_generator/hcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y34      block_generator/hcount_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y28      block_generator/hcount_out_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y24      frame_generator/hcount_out_reg[3]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X4Y22      frame_generator/hcount_out_reg[3]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y25      frame_generator/hcount_out_reg[3]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/hsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/hsync_out_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/vsync_out_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/vsync_out_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y26      block_generator/hblank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y26      block_generator/hblank_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y27      block_generator/hcount_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y27      block_generator/hcount_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y31      block_generator/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y31      block_generator/hcount_out_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/hsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/hsync_out_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/vsync_out_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X2Y19      block_generator/vsync_out_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y26      block_generator/hblank_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y26      block_generator/hblank_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y27      block_generator/hcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y27      block_generator/hcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y31      block_generator/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y31      block_generator/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wizard/inst/mmcm_adv_inst/CLKFBOUT



