;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SW */
SW__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SW__0__MASK EQU 0x04
SW__0__PC EQU CYREG_PRT2_PC2
SW__0__PORT EQU 2
SW__0__SHIFT EQU 2
SW__AG EQU CYREG_PRT2_AG
SW__AMUX EQU CYREG_PRT2_AMUX
SW__BIE EQU CYREG_PRT2_BIE
SW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW__BYP EQU CYREG_PRT2_BYP
SW__CTL EQU CYREG_PRT2_CTL
SW__DM0 EQU CYREG_PRT2_DM0
SW__DM1 EQU CYREG_PRT2_DM1
SW__DM2 EQU CYREG_PRT2_DM2
SW__DR EQU CYREG_PRT2_DR
SW__INP_DIS EQU CYREG_PRT2_INP_DIS
SW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW__LCD_EN EQU CYREG_PRT2_LCD_EN
SW__MASK EQU 0x04
SW__PORT EQU 2
SW__PRT EQU CYREG_PRT2_PRT
SW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW__PS EQU CYREG_PRT2_PS
SW__SHIFT EQU 2
SW__SLW EQU CYREG_PRT2_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x04
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x10
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x10
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x80
UART_TXInternalInterrupt__INTC_NUMBER EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CMG_Rx */
CMG_Rx__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
CMG_Rx__0__MASK EQU 0x08
CMG_Rx__0__PC EQU CYREG_IO_PC_PRT15_PC3
CMG_Rx__0__PORT EQU 15
CMG_Rx__0__SHIFT EQU 3
CMG_Rx__AG EQU CYREG_PRT15_AG
CMG_Rx__AMUX EQU CYREG_PRT15_AMUX
CMG_Rx__BIE EQU CYREG_PRT15_BIE
CMG_Rx__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CMG_Rx__BYP EQU CYREG_PRT15_BYP
CMG_Rx__CTL EQU CYREG_PRT15_CTL
CMG_Rx__DM0 EQU CYREG_PRT15_DM0
CMG_Rx__DM1 EQU CYREG_PRT15_DM1
CMG_Rx__DM2 EQU CYREG_PRT15_DM2
CMG_Rx__DR EQU CYREG_PRT15_DR
CMG_Rx__INP_DIS EQU CYREG_PRT15_INP_DIS
CMG_Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CMG_Rx__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CMG_Rx__LCD_EN EQU CYREG_PRT15_LCD_EN
CMG_Rx__MASK EQU 0x08
CMG_Rx__PORT EQU 15
CMG_Rx__PRT EQU CYREG_PRT15_PRT
CMG_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CMG_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CMG_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CMG_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CMG_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CMG_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CMG_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CMG_Rx__PS EQU CYREG_PRT15_PS
CMG_Rx__SHIFT EQU 3
CMG_Rx__SLW EQU CYREG_PRT15_SLW

/* CMG_Tx */
CMG_Tx__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
CMG_Tx__0__MASK EQU 0x02
CMG_Tx__0__PC EQU CYREG_PRT0_PC1
CMG_Tx__0__PORT EQU 0
CMG_Tx__0__SHIFT EQU 1
CMG_Tx__AG EQU CYREG_PRT0_AG
CMG_Tx__AMUX EQU CYREG_PRT0_AMUX
CMG_Tx__BIE EQU CYREG_PRT0_BIE
CMG_Tx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CMG_Tx__BYP EQU CYREG_PRT0_BYP
CMG_Tx__CTL EQU CYREG_PRT0_CTL
CMG_Tx__DM0 EQU CYREG_PRT0_DM0
CMG_Tx__DM1 EQU CYREG_PRT0_DM1
CMG_Tx__DM2 EQU CYREG_PRT0_DM2
CMG_Tx__DR EQU CYREG_PRT0_DR
CMG_Tx__INP_DIS EQU CYREG_PRT0_INP_DIS
CMG_Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CMG_Tx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CMG_Tx__LCD_EN EQU CYREG_PRT0_LCD_EN
CMG_Tx__MASK EQU 0x02
CMG_Tx__PORT EQU 0
CMG_Tx__PRT EQU CYREG_PRT0_PRT
CMG_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CMG_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CMG_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CMG_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CMG_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CMG_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CMG_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CMG_Tx__PS EQU CYREG_PRT0_PS
CMG_Tx__SHIFT EQU 1
CMG_Tx__SLW EQU CYREG_PRT0_SLW

/* Rx_RPi */
Rx_RPi__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Rx_RPi__0__MASK EQU 0x08
Rx_RPi__0__PC EQU CYREG_PRT3_PC3
Rx_RPi__0__PORT EQU 3
Rx_RPi__0__SHIFT EQU 3
Rx_RPi__AG EQU CYREG_PRT3_AG
Rx_RPi__AMUX EQU CYREG_PRT3_AMUX
Rx_RPi__BIE EQU CYREG_PRT3_BIE
Rx_RPi__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_RPi__BYP EQU CYREG_PRT3_BYP
Rx_RPi__CTL EQU CYREG_PRT3_CTL
Rx_RPi__DM0 EQU CYREG_PRT3_DM0
Rx_RPi__DM1 EQU CYREG_PRT3_DM1
Rx_RPi__DM2 EQU CYREG_PRT3_DM2
Rx_RPi__DR EQU CYREG_PRT3_DR
Rx_RPi__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_RPi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_RPi__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_RPi__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_RPi__MASK EQU 0x08
Rx_RPi__PORT EQU 3
Rx_RPi__PRT EQU CYREG_PRT3_PRT
Rx_RPi__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_RPi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_RPi__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_RPi__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_RPi__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_RPi__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_RPi__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_RPi__PS EQU CYREG_PRT3_PS
Rx_RPi__SHIFT EQU 3
Rx_RPi__SLW EQU CYREG_PRT3_SLW

/* Tx_RPi */
Tx_RPi__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Tx_RPi__0__MASK EQU 0x04
Tx_RPi__0__PC EQU CYREG_PRT12_PC2
Tx_RPi__0__PORT EQU 12
Tx_RPi__0__SHIFT EQU 2
Tx_RPi__AG EQU CYREG_PRT12_AG
Tx_RPi__BIE EQU CYREG_PRT12_BIE
Tx_RPi__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_RPi__BYP EQU CYREG_PRT12_BYP
Tx_RPi__DM0 EQU CYREG_PRT12_DM0
Tx_RPi__DM1 EQU CYREG_PRT12_DM1
Tx_RPi__DM2 EQU CYREG_PRT12_DM2
Tx_RPi__DR EQU CYREG_PRT12_DR
Tx_RPi__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_RPi__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_RPi__MASK EQU 0x04
Tx_RPi__PORT EQU 12
Tx_RPi__PRT EQU CYREG_PRT12_PRT
Tx_RPi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_RPi__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_RPi__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_RPi__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_RPi__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_RPi__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_RPi__PS EQU CYREG_PRT12_PS
Tx_RPi__SHIFT EQU 2
Tx_RPi__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_RPi__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_RPi__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_RPi__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_RPi__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x07
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x80
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x80

/* Clock_4 */
Clock_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_4__CFG2_SRC_SEL_MASK EQU 0x07
Clock_4__INDEX EQU 0x01
Clock_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_4__PM_ACT_MSK EQU 0x02
Clock_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_4__PM_STBY_MSK EQU 0x02

/* Clock_5 */
Clock_5__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
Clock_5__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
Clock_5__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
Clock_5__CFG2_SRC_SEL_MASK EQU 0x07
Clock_5__INDEX EQU 0x06
Clock_5__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_5__PM_ACT_MSK EQU 0x40
Clock_5__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_5__PM_STBY_MSK EQU 0x40

/* Clock_6 */
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x00
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x01
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x01

/* Rx_SBUS */
Rx_SBUS__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Rx_SBUS__0__MASK EQU 0x40
Rx_SBUS__0__PC EQU CYREG_PRT1_PC6
Rx_SBUS__0__PORT EQU 1
Rx_SBUS__0__SHIFT EQU 6
Rx_SBUS__AG EQU CYREG_PRT1_AG
Rx_SBUS__AMUX EQU CYREG_PRT1_AMUX
Rx_SBUS__BIE EQU CYREG_PRT1_BIE
Rx_SBUS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Rx_SBUS__BYP EQU CYREG_PRT1_BYP
Rx_SBUS__CTL EQU CYREG_PRT1_CTL
Rx_SBUS__DM0 EQU CYREG_PRT1_DM0
Rx_SBUS__DM1 EQU CYREG_PRT1_DM1
Rx_SBUS__DM2 EQU CYREG_PRT1_DM2
Rx_SBUS__DR EQU CYREG_PRT1_DR
Rx_SBUS__INP_DIS EQU CYREG_PRT1_INP_DIS
Rx_SBUS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Rx_SBUS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Rx_SBUS__LCD_EN EQU CYREG_PRT1_LCD_EN
Rx_SBUS__MASK EQU 0x40
Rx_SBUS__PORT EQU 1
Rx_SBUS__PRT EQU CYREG_PRT1_PRT
Rx_SBUS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Rx_SBUS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Rx_SBUS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Rx_SBUS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Rx_SBUS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Rx_SBUS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Rx_SBUS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Rx_SBUS__PS EQU CYREG_PRT1_PS
Rx_SBUS__SHIFT EQU 6
Rx_SBUS__SLW EQU CYREG_PRT1_SLW

/* TestPin */
TestPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
TestPin__0__MASK EQU 0x02
TestPin__0__PC EQU CYREG_PRT2_PC1
TestPin__0__PORT EQU 2
TestPin__0__SHIFT EQU 1
TestPin__AG EQU CYREG_PRT2_AG
TestPin__AMUX EQU CYREG_PRT2_AMUX
TestPin__BIE EQU CYREG_PRT2_BIE
TestPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TestPin__BYP EQU CYREG_PRT2_BYP
TestPin__CTL EQU CYREG_PRT2_CTL
TestPin__DM0 EQU CYREG_PRT2_DM0
TestPin__DM1 EQU CYREG_PRT2_DM1
TestPin__DM2 EQU CYREG_PRT2_DM2
TestPin__DR EQU CYREG_PRT2_DR
TestPin__INP_DIS EQU CYREG_PRT2_INP_DIS
TestPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TestPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TestPin__LCD_EN EQU CYREG_PRT2_LCD_EN
TestPin__MASK EQU 0x02
TestPin__PORT EQU 2
TestPin__PRT EQU CYREG_PRT2_PRT
TestPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TestPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TestPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TestPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TestPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TestPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TestPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TestPin__PS EQU CYREG_PRT2_PS
TestPin__SHIFT EQU 1
TestPin__SLW EQU CYREG_PRT2_SLW

/* VDAC8_1 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC2_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* CMG_UART */
CMG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CMG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CMG_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CMG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CMG_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CMG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CMG_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CMG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CMG_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CMG_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CMG_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
CMG_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CMG_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
CMG_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CMG_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CMG_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CMG_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
CMG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CMG_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
CMG_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
CMG_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CMG_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
CMG_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
CMG_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
CMG_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
CMG_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
CMG_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
CMG_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
CMG_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
CMG_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
CMG_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
CMG_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
CMG_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
CMG_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
CMG_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
CMG_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
CMG_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
CMG_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
CMG_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
CMG_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
CMG_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
CMG_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
CMG_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
CMG_UART_BUART_sRX_RxSts__3__POS EQU 3
CMG_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
CMG_UART_BUART_sRX_RxSts__4__POS EQU 4
CMG_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
CMG_UART_BUART_sRX_RxSts__5__POS EQU 5
CMG_UART_BUART_sRX_RxSts__MASK EQU 0x38
CMG_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
CMG_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
CMG_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
CMG_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
CMG_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
CMG_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
CMG_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
CMG_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
CMG_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
CMG_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
CMG_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
CMG_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
CMG_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
CMG_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
CMG_UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CMG_UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
CMG_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
CMG_UART_BUART_sTX_TxSts__0__POS EQU 0
CMG_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
CMG_UART_BUART_sTX_TxSts__1__POS EQU 1
CMG_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
CMG_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
CMG_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
CMG_UART_BUART_sTX_TxSts__2__POS EQU 2
CMG_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
CMG_UART_BUART_sTX_TxSts__3__POS EQU 3
CMG_UART_BUART_sTX_TxSts__MASK EQU 0x0F
CMG_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
CMG_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
CMG_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
CMG_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
CMG_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
CMG_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
CMG_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CMG_UART_IntClock__INDEX EQU 0x05
CMG_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CMG_UART_IntClock__PM_ACT_MSK EQU 0x20
CMG_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CMG_UART_IntClock__PM_STBY_MSK EQU 0x20
CMG_UART_Rx_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CMG_UART_Rx_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CMG_UART_Rx_ISR__INTC_MASK EQU 0x01
CMG_UART_Rx_ISR__INTC_NUMBER EQU 0
CMG_UART_Rx_ISR__INTC_PRIOR_NUM EQU 7
CMG_UART_Rx_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
CMG_UART_Rx_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CMG_UART_Rx_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Throttle */
Throttle_Pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Throttle_Pin__0__MASK EQU 0x80
Throttle_Pin__0__PC EQU CYREG_PRT3_PC7
Throttle_Pin__0__PORT EQU 3
Throttle_Pin__0__SHIFT EQU 7
Throttle_Pin__AG EQU CYREG_PRT3_AG
Throttle_Pin__AMUX EQU CYREG_PRT3_AMUX
Throttle_Pin__BIE EQU CYREG_PRT3_BIE
Throttle_Pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Throttle_Pin__BYP EQU CYREG_PRT3_BYP
Throttle_Pin__CTL EQU CYREG_PRT3_CTL
Throttle_Pin__DM0 EQU CYREG_PRT3_DM0
Throttle_Pin__DM1 EQU CYREG_PRT3_DM1
Throttle_Pin__DM2 EQU CYREG_PRT3_DM2
Throttle_Pin__DR EQU CYREG_PRT3_DR
Throttle_Pin__INP_DIS EQU CYREG_PRT3_INP_DIS
Throttle_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Throttle_Pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Throttle_Pin__LCD_EN EQU CYREG_PRT3_LCD_EN
Throttle_Pin__MASK EQU 0x80
Throttle_Pin__PORT EQU 3
Throttle_Pin__PRT EQU CYREG_PRT3_PRT
Throttle_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Throttle_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Throttle_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Throttle_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Throttle_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Throttle_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Throttle_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Throttle_Pin__PS EQU CYREG_PRT3_PS
Throttle_Pin__SHIFT EQU 7
Throttle_Pin__SLW EQU CYREG_PRT3_SLW
Throttle_viDAC8__CR0 EQU CYREG_DAC3_CR0
Throttle_viDAC8__CR1 EQU CYREG_DAC3_CR1
Throttle_viDAC8__D EQU CYREG_DAC3_D
Throttle_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Throttle_viDAC8__PM_ACT_MSK EQU 0x08
Throttle_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Throttle_viDAC8__PM_STBY_MSK EQU 0x08
Throttle_viDAC8__STROBE EQU CYREG_DAC3_STROBE
Throttle_viDAC8__SW0 EQU CYREG_DAC3_SW0
Throttle_viDAC8__SW2 EQU CYREG_DAC3_SW2
Throttle_viDAC8__SW3 EQU CYREG_DAC3_SW3
Throttle_viDAC8__SW4 EQU CYREG_DAC3_SW4
Throttle_viDAC8__TR EQU CYREG_DAC3_TR
Throttle_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
Throttle_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
Throttle_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
Throttle_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
Throttle_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
Throttle_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
Throttle_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
Throttle_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
Throttle_viDAC8__TST EQU CYREG_DAC3_TST

/* Brake_PWM */
Brake_PWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Brake_PWM__0__MASK EQU 0x01
Brake_PWM__0__PC EQU CYREG_PRT2_PC0
Brake_PWM__0__PORT EQU 2
Brake_PWM__0__SHIFT EQU 0
Brake_PWM__AG EQU CYREG_PRT2_AG
Brake_PWM__AMUX EQU CYREG_PRT2_AMUX
Brake_PWM__BIE EQU CYREG_PRT2_BIE
Brake_PWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Brake_PWM__BYP EQU CYREG_PRT2_BYP
Brake_PWM__CTL EQU CYREG_PRT2_CTL
Brake_PWM__DM0 EQU CYREG_PRT2_DM0
Brake_PWM__DM1 EQU CYREG_PRT2_DM1
Brake_PWM__DM2 EQU CYREG_PRT2_DM2
Brake_PWM__DR EQU CYREG_PRT2_DR
Brake_PWM__INP_DIS EQU CYREG_PRT2_INP_DIS
Brake_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Brake_PWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Brake_PWM__LCD_EN EQU CYREG_PRT2_LCD_EN
Brake_PWM__MASK EQU 0x01
Brake_PWM__PORT EQU 2
Brake_PWM__PRT EQU CYREG_PRT2_PRT
Brake_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Brake_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Brake_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Brake_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Brake_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Brake_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Brake_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Brake_PWM__PS EQU CYREG_PRT2_PS
Brake_PWM__SHIFT EQU 0
Brake_PWM__SLW EQU CYREG_PRT2_SLW

/* PWM_Brake */
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Brake_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
PWM_Brake_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Brake_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Brake_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
PWM_Brake_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
PWM_Brake_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Brake_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Brake_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Brake_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_Brake_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Brake_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Brake_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Brake_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Brake_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Brake_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_Brake_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Brake_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
PWM_Brake_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
PWM_Brake_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
PWM_Brake_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
PWM_Brake_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
PWM_Brake_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
PWM_Brake_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
PWM_Brake_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
PWM_Brake_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
PWM_Brake_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_Brake_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
PWM_Brake_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
PWM_Brake_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB05_F1

/* PWM_Steer */
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Steer_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Steer_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Steer_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steer_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_Steer_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Steer_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_Steer_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Steer_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Steer_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Steer_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Steer_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Steer_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_Steer_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Steer_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB10_A0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB10_A1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB10_D0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB10_D1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_Steer_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB10_F0
PWM_Steer_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB10_F1

/* QuadDec_1 */
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
QuadDec_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_1_isr__INTC_MASK EQU 0x40
QuadDec_1_isr__INTC_NUMBER EQU 6
QuadDec_1_isr__INTC_PRIOR_NUM EQU 7
QuadDec_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
QuadDec_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* SBUS_UART */
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SBUS_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
SBUS_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SBUS_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
SBUS_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SBUS_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SBUS_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SBUS_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
SBUS_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SBUS_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SBUS_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
SBUS_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SBUS_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
SBUS_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
SBUS_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
SBUS_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
SBUS_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
SBUS_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
SBUS_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
SBUS_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
SBUS_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
SBUS_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SBUS_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
SBUS_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
SBUS_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
SBUS_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SBUS_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SBUS_UART_BUART_sRX_RxSts__2__MASK EQU 0x04
SBUS_UART_BUART_sRX_RxSts__2__POS EQU 2
SBUS_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
SBUS_UART_BUART_sRX_RxSts__3__POS EQU 3
SBUS_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
SBUS_UART_BUART_sRX_RxSts__4__POS EQU 4
SBUS_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
SBUS_UART_BUART_sRX_RxSts__5__POS EQU 5
SBUS_UART_BUART_sRX_RxSts__MASK EQU 0x3C
SBUS_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
SBUS_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SBUS_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

/* Speed_Timer */
Speed_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Speed_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Speed_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Speed_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Speed_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Speed_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Speed_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Speed_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Speed_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Speed_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Speed_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Speed_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Speed_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Speed_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Speed_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Speed_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* RearHall_Pin */
RearHall_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RearHall_Pin__0__MASK EQU 0x40
RearHall_Pin__0__PC EQU CYREG_PRT2_PC6
RearHall_Pin__0__PORT EQU 2
RearHall_Pin__0__SHIFT EQU 6
RearHall_Pin__AG EQU CYREG_PRT2_AG
RearHall_Pin__AMUX EQU CYREG_PRT2_AMUX
RearHall_Pin__BIE EQU CYREG_PRT2_BIE
RearHall_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RearHall_Pin__BYP EQU CYREG_PRT2_BYP
RearHall_Pin__CTL EQU CYREG_PRT2_CTL
RearHall_Pin__DM0 EQU CYREG_PRT2_DM0
RearHall_Pin__DM1 EQU CYREG_PRT2_DM1
RearHall_Pin__DM2 EQU CYREG_PRT2_DM2
RearHall_Pin__DR EQU CYREG_PRT2_DR
RearHall_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
RearHall_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RearHall_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RearHall_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
RearHall_Pin__MASK EQU 0x40
RearHall_Pin__PORT EQU 2
RearHall_Pin__PRT EQU CYREG_PRT2_PRT
RearHall_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RearHall_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RearHall_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RearHall_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RearHall_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RearHall_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RearHall_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RearHall_Pin__PS EQU CYREG_PRT2_PS
RearHall_Pin__SHIFT EQU 6
RearHall_Pin__SLW EQU CYREG_PRT2_SLW

/* Steering_Dir */
Steering_Dir__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Steering_Dir__0__MASK EQU 0x08
Steering_Dir__0__PC EQU CYREG_PRT2_PC3
Steering_Dir__0__PORT EQU 2
Steering_Dir__0__SHIFT EQU 3
Steering_Dir__AG EQU CYREG_PRT2_AG
Steering_Dir__AMUX EQU CYREG_PRT2_AMUX
Steering_Dir__BIE EQU CYREG_PRT2_BIE
Steering_Dir__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Steering_Dir__BYP EQU CYREG_PRT2_BYP
Steering_Dir__CTL EQU CYREG_PRT2_CTL
Steering_Dir__DM0 EQU CYREG_PRT2_DM0
Steering_Dir__DM1 EQU CYREG_PRT2_DM1
Steering_Dir__DM2 EQU CYREG_PRT2_DM2
Steering_Dir__DR EQU CYREG_PRT2_DR
Steering_Dir__INP_DIS EQU CYREG_PRT2_INP_DIS
Steering_Dir__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Steering_Dir__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Steering_Dir__LCD_EN EQU CYREG_PRT2_LCD_EN
Steering_Dir__MASK EQU 0x08
Steering_Dir__PORT EQU 2
Steering_Dir__PRT EQU CYREG_PRT2_PRT
Steering_Dir__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Steering_Dir__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Steering_Dir__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Steering_Dir__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Steering_Dir__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Steering_Dir__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Steering_Dir__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Steering_Dir__PS EQU CYREG_PRT2_PS
Steering_Dir__SHIFT EQU 3
Steering_Dir__SLW EQU CYREG_PRT2_SLW

/* Steering_PWM */
Steering_PWM__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Steering_PWM__0__MASK EQU 0x10
Steering_PWM__0__PC EQU CYREG_PRT2_PC4
Steering_PWM__0__PORT EQU 2
Steering_PWM__0__SHIFT EQU 4
Steering_PWM__AG EQU CYREG_PRT2_AG
Steering_PWM__AMUX EQU CYREG_PRT2_AMUX
Steering_PWM__BIE EQU CYREG_PRT2_BIE
Steering_PWM__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Steering_PWM__BYP EQU CYREG_PRT2_BYP
Steering_PWM__CTL EQU CYREG_PRT2_CTL
Steering_PWM__DM0 EQU CYREG_PRT2_DM0
Steering_PWM__DM1 EQU CYREG_PRT2_DM1
Steering_PWM__DM2 EQU CYREG_PRT2_DM2
Steering_PWM__DR EQU CYREG_PRT2_DR
Steering_PWM__INP_DIS EQU CYREG_PRT2_INP_DIS
Steering_PWM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Steering_PWM__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Steering_PWM__LCD_EN EQU CYREG_PRT2_LCD_EN
Steering_PWM__MASK EQU 0x10
Steering_PWM__PORT EQU 2
Steering_PWM__PRT EQU CYREG_PRT2_PRT
Steering_PWM__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Steering_PWM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Steering_PWM__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Steering_PWM__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Steering_PWM__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Steering_PWM__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Steering_PWM__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Steering_PWM__PS EQU CYREG_PRT2_PS
Steering_PWM__SHIFT EQU 4
Steering_PWM__SLW EQU CYREG_PRT2_SLW

/* FrontHall_Pin */
FrontHall_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
FrontHall_Pin__0__MASK EQU 0x80
FrontHall_Pin__0__PC EQU CYREG_PRT2_PC7
FrontHall_Pin__0__PORT EQU 2
FrontHall_Pin__0__SHIFT EQU 7
FrontHall_Pin__AG EQU CYREG_PRT2_AG
FrontHall_Pin__AMUX EQU CYREG_PRT2_AMUX
FrontHall_Pin__BIE EQU CYREG_PRT2_BIE
FrontHall_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
FrontHall_Pin__BYP EQU CYREG_PRT2_BYP
FrontHall_Pin__CTL EQU CYREG_PRT2_CTL
FrontHall_Pin__DM0 EQU CYREG_PRT2_DM0
FrontHall_Pin__DM1 EQU CYREG_PRT2_DM1
FrontHall_Pin__DM2 EQU CYREG_PRT2_DM2
FrontHall_Pin__DR EQU CYREG_PRT2_DR
FrontHall_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
FrontHall_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
FrontHall_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
FrontHall_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
FrontHall_Pin__MASK EQU 0x80
FrontHall_Pin__PORT EQU 2
FrontHall_Pin__PRT EQU CYREG_PRT2_PRT
FrontHall_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
FrontHall_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
FrontHall_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
FrontHall_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
FrontHall_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
FrontHall_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
FrontHall_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
FrontHall_Pin__PS EQU CYREG_PRT2_PS
FrontHall_Pin__SHIFT EQU 7
FrontHall_Pin__SLW EQU CYREG_PRT2_SLW

/* Handle_Encoder */
Handle_Encoder_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Handle_Encoder_A__0__MASK EQU 0x80
Handle_Encoder_A__0__PC EQU CYREG_PRT0_PC7
Handle_Encoder_A__0__PORT EQU 0
Handle_Encoder_A__0__SHIFT EQU 7
Handle_Encoder_A__AG EQU CYREG_PRT0_AG
Handle_Encoder_A__AMUX EQU CYREG_PRT0_AMUX
Handle_Encoder_A__BIE EQU CYREG_PRT0_BIE
Handle_Encoder_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Handle_Encoder_A__BYP EQU CYREG_PRT0_BYP
Handle_Encoder_A__CTL EQU CYREG_PRT0_CTL
Handle_Encoder_A__DM0 EQU CYREG_PRT0_DM0
Handle_Encoder_A__DM1 EQU CYREG_PRT0_DM1
Handle_Encoder_A__DM2 EQU CYREG_PRT0_DM2
Handle_Encoder_A__DR EQU CYREG_PRT0_DR
Handle_Encoder_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Handle_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Handle_Encoder_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Handle_Encoder_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Handle_Encoder_A__MASK EQU 0x80
Handle_Encoder_A__PORT EQU 0
Handle_Encoder_A__PRT EQU CYREG_PRT0_PRT
Handle_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Handle_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Handle_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Handle_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Handle_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Handle_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Handle_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Handle_Encoder_A__PS EQU CYREG_PRT0_PS
Handle_Encoder_A__SHIFT EQU 7
Handle_Encoder_A__SLW EQU CYREG_PRT0_SLW
Handle_Encoder_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Handle_Encoder_B__0__MASK EQU 0x40
Handle_Encoder_B__0__PC EQU CYREG_PRT0_PC6
Handle_Encoder_B__0__PORT EQU 0
Handle_Encoder_B__0__SHIFT EQU 6
Handle_Encoder_B__AG EQU CYREG_PRT0_AG
Handle_Encoder_B__AMUX EQU CYREG_PRT0_AMUX
Handle_Encoder_B__BIE EQU CYREG_PRT0_BIE
Handle_Encoder_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Handle_Encoder_B__BYP EQU CYREG_PRT0_BYP
Handle_Encoder_B__CTL EQU CYREG_PRT0_CTL
Handle_Encoder_B__DM0 EQU CYREG_PRT0_DM0
Handle_Encoder_B__DM1 EQU CYREG_PRT0_DM1
Handle_Encoder_B__DM2 EQU CYREG_PRT0_DM2
Handle_Encoder_B__DR EQU CYREG_PRT0_DR
Handle_Encoder_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Handle_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Handle_Encoder_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Handle_Encoder_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Handle_Encoder_B__MASK EQU 0x40
Handle_Encoder_B__PORT EQU 0
Handle_Encoder_B__PRT EQU CYREG_PRT0_PRT
Handle_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Handle_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Handle_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Handle_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Handle_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Handle_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Handle_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Handle_Encoder_B__PS EQU CYREG_PRT0_PS
Handle_Encoder_B__SHIFT EQU 6
Handle_Encoder_B__SLW EQU CYREG_PRT0_SLW
Handle_Encoder_bQuadDec_Stsreg__0__MASK EQU 0x01
Handle_Encoder_bQuadDec_Stsreg__0__POS EQU 0
Handle_Encoder_bQuadDec_Stsreg__1__MASK EQU 0x02
Handle_Encoder_bQuadDec_Stsreg__1__POS EQU 1
Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Handle_Encoder_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Handle_Encoder_bQuadDec_Stsreg__2__MASK EQU 0x04
Handle_Encoder_bQuadDec_Stsreg__2__POS EQU 2
Handle_Encoder_bQuadDec_Stsreg__3__MASK EQU 0x08
Handle_Encoder_bQuadDec_Stsreg__3__POS EQU 3
Handle_Encoder_bQuadDec_Stsreg__MASK EQU 0x0F
Handle_Encoder_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Handle_Encoder_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Handle_Encoder_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Handle_Encoder_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Handle_Encoder_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB04_MSK
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Handle_Encoder_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* Opamp_Throttle */
Opamp_Throttle_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_Throttle_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_Throttle_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_Throttle_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_Throttle_ABuf__PM_ACT_MSK EQU 0x08
Opamp_Throttle_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_Throttle_ABuf__PM_STBY_MSK EQU 0x08
Opamp_Throttle_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_Throttle_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_Throttle_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_Throttle_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* SBUS_Interrupt */
SBUS_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
SBUS_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
SBUS_Interrupt__INTC_MASK EQU 0x10
SBUS_Interrupt__INTC_NUMBER EQU 4
SBUS_Interrupt__INTC_PRIOR_NUM EQU 7
SBUS_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
SBUS_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
SBUS_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Steering_Timer */
Steering_Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Steering_Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Steering_Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Steering_Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Steering_Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Steering_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Steering_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Steering_Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
Steering_Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
Steering_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Steering_Timer_TimerHW__PM_ACT_MSK EQU 0x02
Steering_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Steering_Timer_TimerHW__PM_STBY_MSK EQU 0x02
Steering_Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
Steering_Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
Steering_Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Motor_Encoder_A */
Motor_Encoder_A__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Motor_Encoder_A__0__MASK EQU 0x20
Motor_Encoder_A__0__PC EQU CYREG_PRT0_PC5
Motor_Encoder_A__0__PORT EQU 0
Motor_Encoder_A__0__SHIFT EQU 5
Motor_Encoder_A__AG EQU CYREG_PRT0_AG
Motor_Encoder_A__AMUX EQU CYREG_PRT0_AMUX
Motor_Encoder_A__BIE EQU CYREG_PRT0_BIE
Motor_Encoder_A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor_Encoder_A__BYP EQU CYREG_PRT0_BYP
Motor_Encoder_A__CTL EQU CYREG_PRT0_CTL
Motor_Encoder_A__DM0 EQU CYREG_PRT0_DM0
Motor_Encoder_A__DM1 EQU CYREG_PRT0_DM1
Motor_Encoder_A__DM2 EQU CYREG_PRT0_DM2
Motor_Encoder_A__DR EQU CYREG_PRT0_DR
Motor_Encoder_A__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor_Encoder_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor_Encoder_A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor_Encoder_A__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor_Encoder_A__MASK EQU 0x20
Motor_Encoder_A__PORT EQU 0
Motor_Encoder_A__PRT EQU CYREG_PRT0_PRT
Motor_Encoder_A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor_Encoder_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor_Encoder_A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor_Encoder_A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor_Encoder_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor_Encoder_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor_Encoder_A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor_Encoder_A__PS EQU CYREG_PRT0_PS
Motor_Encoder_A__SHIFT EQU 5
Motor_Encoder_A__SLW EQU CYREG_PRT0_SLW

/* Motor_Encoder_B */
Motor_Encoder_B__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Motor_Encoder_B__0__MASK EQU 0x10
Motor_Encoder_B__0__PC EQU CYREG_PRT0_PC4
Motor_Encoder_B__0__PORT EQU 0
Motor_Encoder_B__0__SHIFT EQU 4
Motor_Encoder_B__AG EQU CYREG_PRT0_AG
Motor_Encoder_B__AMUX EQU CYREG_PRT0_AMUX
Motor_Encoder_B__BIE EQU CYREG_PRT0_BIE
Motor_Encoder_B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Motor_Encoder_B__BYP EQU CYREG_PRT0_BYP
Motor_Encoder_B__CTL EQU CYREG_PRT0_CTL
Motor_Encoder_B__DM0 EQU CYREG_PRT0_DM0
Motor_Encoder_B__DM1 EQU CYREG_PRT0_DM1
Motor_Encoder_B__DM2 EQU CYREG_PRT0_DM2
Motor_Encoder_B__DR EQU CYREG_PRT0_DR
Motor_Encoder_B__INP_DIS EQU CYREG_PRT0_INP_DIS
Motor_Encoder_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Motor_Encoder_B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Motor_Encoder_B__LCD_EN EQU CYREG_PRT0_LCD_EN
Motor_Encoder_B__MASK EQU 0x10
Motor_Encoder_B__PORT EQU 0
Motor_Encoder_B__PRT EQU CYREG_PRT0_PRT
Motor_Encoder_B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Motor_Encoder_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Motor_Encoder_B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Motor_Encoder_B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Motor_Encoder_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Motor_Encoder_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Motor_Encoder_B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Motor_Encoder_B__PS EQU CYREG_PRT0_PS
Motor_Encoder_B__SHIFT EQU 4
Motor_Encoder_B__SLW EQU CYREG_PRT0_SLW

/* Timer_Interrupt */
Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Timer_Interrupt__INTC_MASK EQU 0x20
Timer_Interrupt__INTC_NUMBER EQU 5
Timer_Interrupt__INTC_PRIOR_NUM EQU 7
Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rpi_Tx_Interrupt */
Rpi_Tx_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Rpi_Tx_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Rpi_Tx_Interrupt__INTC_MASK EQU 0x08
Rpi_Tx_Interrupt__INTC_NUMBER EQU 3
Rpi_Tx_Interrupt__INTC_PRIOR_NUM EQU 7
Rpi_Tx_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
Rpi_Tx_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Rpi_Tx_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Hall_Interrupt_Rear */
Hall_Interrupt_Rear__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Hall_Interrupt_Rear__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Hall_Interrupt_Rear__INTC_MASK EQU 0x04
Hall_Interrupt_Rear__INTC_NUMBER EQU 2
Hall_Interrupt_Rear__INTC_PRIOR_NUM EQU 7
Hall_Interrupt_Rear__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Hall_Interrupt_Rear__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Hall_Interrupt_Rear__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Hall_Interrupt_Front */
Hall_Interrupt_Front__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Hall_Interrupt_Front__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Hall_Interrupt_Front__INTC_MASK EQU 0x02
Hall_Interrupt_Front__INTC_NUMBER EQU 1
Hall_Interrupt_Front__INTC_PRIOR_NUM EQU 7
Hall_Interrupt_Front__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Hall_Interrupt_Front__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Hall_Interrupt_Front__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Control_Loop_Interrupt */
Control_Loop_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Control_Loop_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Control_Loop_Interrupt__INTC_MASK EQU 0x40000
Control_Loop_Interrupt__INTC_NUMBER EQU 18
Control_Loop_Interrupt__INTC_PRIOR_NUM EQU 7
Control_Loop_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
Control_Loop_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Control_Loop_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Speed_Control_Interrupt */
Speed_Control_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Speed_Control_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Speed_Control_Interrupt__INTC_MASK EQU 0x20000
Speed_Control_Interrupt__INTC_NUMBER EQU 17
Speed_Control_Interrupt__INTC_PRIOR_NUM EQU 7
Speed_Control_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Speed_Control_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Speed_Control_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000000FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
