<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>Controller: E:/ISEL Projects/controller/contiki_multiple_interface/cpu/arm/at91sam7s/AT91SAM7S256.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Controller
   </div>
   <div id="projectbrief">IOT Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_579df2785fbf403aaa32c042e4089629.html">contiki_multiple_interface</a></li><li class="navelem"><a class="el" href="dir_fc55baa8fdfc50cc9e8eed7f945a8139.html">cpu</a></li><li class="navelem"><a class="el" href="dir_63a58e28f211664b95560a56f453d705.html">arm</a></li><li class="navelem"><a class="el" href="dir_e7bfc5b8a9c277c0858b322515855cd1.html">at91sam7s</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AT91SAM7S256.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AT91SAM7S256_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//          ATMEL Microcontroller Software Support  -  ROUSSET  -</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//  Copyright (c) 2006, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//  All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//  modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//  - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//  this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//  Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//  this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//  DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//  IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//  DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//  OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//  LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//  NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//  EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// File Name           : AT91SAM7S256.h</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// Object              : AT91SAM7S256 definitions</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// Generated           : AT91 SW Application Group  07/07/2008 (16:12:57)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// CVS Reference       : /AT91SAM7S256.pl/1.12/Wed Aug 30 14:08:39 2006//</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// CVS Reference       : /SYS_SAM7S.pl/1.2/Thu Feb  3 10:47:39 2005//</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// CVS Reference       : /MC_SAM7S.pl/1.4/Thu Feb 16 16:45:50 2006//</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">// CVS Reference       : /PMC_SAM7S_USB.pl/1.4/Tue Feb  8 14:00:19 2005//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// CVS Reference       : /RSTC_SAM7S.pl/1.2/Wed Jul 13 15:25:17 2005//</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// CVS Reference       : /UDP_4ept.pl/1.1/Thu Aug  3 12:26:00 2006//</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// CVS Reference       : /PWM_SAM7S.pl/1.1/Tue May 10 12:38:54 2005//</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">// CVS Reference       : /RTTC_6081A.pl/1.2/Thu Nov  4 13:57:22 2004//</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// CVS Reference       : /PITC_6079A.pl/1.2/Thu Nov  4 13:56:22 2004//</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">// CVS Reference       : /WDTC_6080A.pl/1.3/Thu Nov  4 13:58:52 2004//</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">// CVS Reference       : /VREG_6085B.pl/1.1/Tue Feb  1 16:40:38 2005//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// CVS Reference       : /AIC_6075B.pl/1.3/Fri May 20 14:21:42 2005//</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// CVS Reference       : /PIO_6057A.pl/1.2/Thu Feb  3 10:29:42 2005//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// CVS Reference       : /DBGU_6059D.pl/1.1/Mon Jan 31 13:54:41 2005//</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// CVS Reference       : /US_6089C.pl/1.1/Mon Jan 31 13:56:02 2005//</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// CVS Reference       : /SPI_6088D.pl/1.3/Fri May 20 14:23:02 2005//</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// CVS Reference       : /SSC_6078A.pl/1.1/Tue Jul 13 07:10:41 2004//</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// CVS Reference       : /TC_6082A.pl/1.7/Wed Mar  9 16:31:51 2005//</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">// CVS Reference       : /TWI_6061A.pl/1.2/Fri Oct 27 11:40:48 2006//</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// CVS Reference       : /PDC_6074C.pl/1.2/Thu Feb  3 09:02:11 2005//</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// CVS Reference       : /ADC_6051C.pl/1.1/Mon Jan 31 13:12:40 2005//</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//  ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef AT91SAM7S256_H</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define AT91SAM7S256_H</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">   59</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="AT91SAM7S256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>;<span class="comment">// Hardware register definition</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aed6723d9ad34898ee3482ccfdfac63d6">   60</a></span>&#160;<span class="preprocessor">#define AT91_CAST(a) (a)</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define AT91_CAST(a)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR System Peripherals</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SYS.html">_AT91S_SYS</a> {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a6b2dc25fefb6a43c8839d3a0ba85a408">AIC_SMR</a>[32];   <span class="comment">// Source Mode Register</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1b583e863c3624110adb15846ef78427">AIC_SVR</a>[32];   <span class="comment">// Source Vector Register</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a24e5233d7ec9c2daed8dc29aeac22ce1">AIC_IVR</a>;   <span class="comment">// IRQ Vector Register</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2d92f48e5b842c2c77f134b979fd2bc7">AIC_FVR</a>;   <span class="comment">// FIQ Vector Register</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aed4a9f739e52edf7c7815f458799b6e4">AIC_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#af420a7282f407323cc7d796699c0720b">AIC_IPR</a>;   <span class="comment">// Interrupt Pending Register</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ae0ed0c0a3132843b4059265489ee2063">AIC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a571a3b496f349c04d930abbb45adf942">AIC_CISR</a>;  <span class="comment">// Core Interrupt Status Register</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[2];  <span class="comment">//</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2f6e0a16409471a92afa7209566ceae5">AIC_IECR</a>;  <span class="comment">// Interrupt Enable Command Register</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac395b87cf997ad27e3a546e431234e60">AIC_IDCR</a>;  <span class="comment">// Interrupt Disable Command Register</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a093022bc266aa23862995958e372d6c5">AIC_ICCR</a>;  <span class="comment">// Interrupt Clear Command Register</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab4d075081830d2478953890d25b4b143">AIC_ISCR</a>;  <span class="comment">// Interrupt Set Command Register</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad338dd123b65a1f2ae500c4f09efa37d">AIC_EOICR</a>;     <span class="comment">// End of Interrupt Command Register</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aaf7f74756a1e4c294820ce6c5a47e7d6">AIC_SPU</a>;   <span class="comment">// Spurious Vector Register</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a36ef1a3079442f8ae3970589a54a5632">AIC_DCR</a>;   <span class="comment">// Debug Control Register (Protect)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0bf8012e1d5c7f1dae1aacbf7b3e9c8b">AIC_FFER</a>;  <span class="comment">// Fast Forcing Enable Register</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad0ac871b0b4314d3bd18c2f5f6f1fbfa">AIC_FFDR</a>;  <span class="comment">// Fast Forcing Disable Register</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aea5574a7b09efe685246b130cd798444">AIC_FFSR</a>;  <span class="comment">// Fast Forcing Status Register</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[45];     <span class="comment">//</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aab2b8081e88852a5307197cf87c829f9">DBGU_CR</a>;   <span class="comment">// Control Register</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a01077f44487c7d610f8ff9896875bb14">DBGU_MR</a>;   <span class="comment">// Mode Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2d2d7acefce9491f531b0dab2923b336">DBGU_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a86423640825d970c7eabc2cb6820d659">DBGU_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a057557aeac77a431b57d15eb21054709">DBGU_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a56aee1459577cfd1d6e75580ada359b3">DBGU_CSR</a>;  <span class="comment">// Channel Status Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a556b96c91a5a7ebbfa8e11a02be83e48">DBGU_RHR</a>;  <span class="comment">// Receiver Holding Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a15b107f8d769a3c10fbae2013cc97fc5">DBGU_THR</a>;  <span class="comment">// Transmitter Holding Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ae16bebd5ab83589f0c04216d5bad07f2">DBGU_BRGR</a>;     <span class="comment">// Baud Rate Generator Register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4f92c37690efa2dc448901e3d194292f">Reserved3</a>[7];  <span class="comment">//</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aa32fb31e17c392f2c1597d38cb911bc7">DBGU_CIDR</a>;     <span class="comment">// Chip ID Register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a91e2afed535a66d81a83af2803d030a0">DBGU_EXID</a>;     <span class="comment">// Chip ID Extension Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a6d22e38c7b85e0de6fe4f10bbd9b21ef">DBGU_FNTR</a>;     <span class="comment">// Force NTRST Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a140445d0277ce5fd0efdbc6d5e7b1492">Reserved4</a>[45];     <span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1ac52db57a321dbd5cb2d62e2a44ba73">DBGU_RPR</a>;  <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad99c2be9f9767eb2d06a90e28c78fc03">DBGU_RCR</a>;  <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a332eead065a95b97bac9103a6b333d84">DBGU_TPR</a>;  <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a9ffd65c8c98948d865b7a289234c65ed">DBGU_TCR</a>;  <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a29bd4f4a73787c58be4bc49cd430f6ab">DBGU_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a86fccdee374a79dc2430d883c04fc2bb">DBGU_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ada239f1d3bbb228ed42662707d9d5ba2">DBGU_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a9dad1fe5538d2a9edf595fdfd62b3cbc">DBGU_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a6098065afc0a5dfdd09a8dd6246ecd94">DBGU_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2713716d82e126b18ab58955ad580129">DBGU_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a88efbf7ec5009c0cff70658344a74ca9">Reserved5</a>[54];     <span class="comment">//</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f9e83abdf757767ecd653df04de7eed">PIOA_PER</a>;  <span class="comment">// PIO Enable Register</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a74d123c1db1c8a29bfbcbbc2837d2c7a">PIOA_PDR</a>;  <span class="comment">// PIO Disable Register</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4df284a3785ae9423da1d3bd1f23f800">PIOA_PSR</a>;  <span class="comment">// PIO Status Register</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a301b9aec5a9c3f09f2c1246ec09b2191">Reserved6</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a00e1feec91e82c62d69767a5edb519d0">PIOA_OER</a>;  <span class="comment">// Output Enable Register</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab4a8d79cacf41c8e0db599ab6e6f35e1">PIOA_ODR</a>;  <span class="comment">// Output Disable Registerr</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab07d5cea6b924d7e04e7db2ca27e1eda">PIOA_OSR</a>;  <span class="comment">// Output Status Register</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac046cdc4abd70b271e1e1d075340e505">Reserved7</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a3785e8bb4091831a8bc0d0a1197a5913">PIOA_IFER</a>;     <span class="comment">// Input Filter Enable Register</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a02009c907e1c2949212524d57eff62f3">PIOA_IFDR</a>;     <span class="comment">// Input Filter Disable Register</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad3cdf57a19a55a68e2763ed472704733">PIOA_IFSR</a>;     <span class="comment">// Input Filter Status Register</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aa6cfec9dfc09272835191dc77953dfdc">Reserved8</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0cd4fb0b8075a0a73e5775b603f7847c">PIOA_SODR</a>;     <span class="comment">// Set Output Data Register</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1e2aa75c32f3dccf680af85eed50e1a1">PIOA_CODR</a>;     <span class="comment">// Clear Output Data Register</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a33e3a1625cd80cc9d0af375189fbf53c">PIOA_ODSR</a>;     <span class="comment">// Output Data Status Register</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a7ad9a840b1bb43bdb14f82a64f417671">PIOA_PDSR</a>;     <span class="comment">// Pin Data Status Register</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#afb881748029e07c97c00643856807d57">PIOA_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a70e5b268f31c94e9a3a004c4e07f54bd">PIOA_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a8bb9c5e371d8577d6c4492effeb47f0b">PIOA_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a93a696bb106cb155cf2a9ff4aa6d8aba">PIOA_ISR</a>;  <span class="comment">// Interrupt Status Register</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac8d4c72832e5b6ced0fb5f943cfbda30">PIOA_MDER</a>;     <span class="comment">// Multi-driver Enable Register</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#afc0ccb89a85a34ea1c7662e0f9945ef1">PIOA_MDDR</a>;     <span class="comment">// Multi-driver Disable Register</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a9300f3fcd797dcc30371db34f8d4335d">PIOA_MDSR</a>;     <span class="comment">// Multi-driver Status Register</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a6662b5d7076af1103f25e0e49e82b6d3">Reserved9</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a43b1e4fb64ff7cd9e7d6bc61d880fb0e">PIOA_PPUDR</a>;    <span class="comment">// Pull-up Disable Register</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a8d48501f9345c39f41e9a99cdcc62d52">PIOA_PPUER</a>;    <span class="comment">// Pull-up Enable Register</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a24b726ec8df3aa24ccaea5462a7a1bcd">PIOA_PPUSR</a>;    <span class="comment">// Pull-up Status Register</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#af3083cfdc3adc828d8666fcdafe60700">Reserved10</a>[1];     <span class="comment">//</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aa5d1c90bdc726149ae7bf5e1c3a685aa">PIOA_ASR</a>;  <span class="comment">// Select A Register</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a26830945a69e445b4e9ef75765b780c2">PIOA_BSR</a>;  <span class="comment">// Select B Register</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#af8848d88d55ec7f6aa79e9ec8eed81c9">PIOA_ABSR</a>;     <span class="comment">// AB Select Status Register</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aa084019e029ff55498f890dfff92e1eb">Reserved11</a>[9];     <span class="comment">//</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab4174a002195a128467562f37c4f31b1">PIOA_OWER</a>;     <span class="comment">// Output Write Enable Register</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4fe0d5bb6879d39d1f2709d7be4cf0d9">PIOA_OWDR</a>;     <span class="comment">// Output Write Disable Register</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab8318d22148f87941323a3bd30e62194">PIOA_OWSR</a>;     <span class="comment">// Output Write Status Register</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1fa39527980cd49238ac7f44189cb714">Reserved12</a>[469];   <span class="comment">//</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a7acb2e81e07163d588e9acefbfb4c97d">PMC_SCER</a>;  <span class="comment">// System Clock Enable Register</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aa3e50485ade22f20d8bcad8dbad6f223">PMC_SCDR</a>;  <span class="comment">// System Clock Disable Register</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0a74a56c5c5b247ea8bdc103cf69de93">PMC_SCSR</a>;  <span class="comment">// System Clock Status Register</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a82027a1102a590c83a1a65579a56d34a">Reserved13</a>[1];     <span class="comment">//</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac6b1ed3a4b9fd5f5b794ba9b7c5686ba">PMC_PCER</a>;  <span class="comment">// Peripheral Clock Enable Register</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a8830de30a95202cb9b5bc04896a7db2d">PMC_PCDR</a>;  <span class="comment">// Peripheral Clock Disable Register</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a3387f8e5edd3ec827ed68f194b7c7b0e">PMC_PCSR</a>;  <span class="comment">// Peripheral Clock Status Register</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a9cc920a79f4e926dd6dbaa50c96bb946">Reserved14</a>[1];     <span class="comment">//</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a41c7a9cb4b2b9c5c97ef4a6d2dfc8931">PMC_MOR</a>;   <span class="comment">// Main Oscillator Register</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a3dd24840dea36caca6ec5658a16c260e">PMC_MCFR</a>;  <span class="comment">// Main Clock  Frequency Register</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2ad968179201cc6a96856f7ad879bcb1">Reserved15</a>[1];     <span class="comment">//</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a5b5b479df0bf494d04bfbcc0035ce88a">PMC_PLLR</a>;  <span class="comment">// PLL Register</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2c724987deb4340ddfbe9c87dc4348f3">PMC_MCKR</a>;  <span class="comment">// Master Clock Register</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a731a732ba47ab70a76ab7a1355ca9294">Reserved16</a>[3];     <span class="comment">//</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad9306ad690a7c7b5944d14d06711a313">PMC_PCKR</a>[3];   <span class="comment">// Programmable Clock Register</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0a12a888686448c003d6d51c7f84b8fd">Reserved17</a>[5];     <span class="comment">//</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a7ff6ae4a4c9dd78ba80141ff77b594e6">PMC_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4f3fd7ed6d469aeb787ce7acdd8647e6">PMC_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a3f9cd9240d2ef420bde177634403dcc1">PMC_SR</a>;    <span class="comment">// Status Register</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a91060bb2f8ac6b1cd821c19677e36fa4">PMC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#adddde4e489008eb3c14a71a465f3120a">Reserved18</a>[36];    <span class="comment">//</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a50a268df275ae275a36ae16b1104c389">RSTC_RCR</a>;  <span class="comment">// Reset Control Register</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a96d0df57d83741d4ee276d36446693c5">RSTC_RSR</a>;  <span class="comment">// Reset Status Register</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#abbf3d3299e4f13a12f58e28ea488e1f2">RSTC_RMR</a>;  <span class="comment">// Reset Mode Register</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad7adb4d45117fb6cdab5cfdcc1250798">Reserved19</a>[5];     <span class="comment">//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2205b60f5430c699fad71220f15b19c3">RTTC_RTMR</a>;     <span class="comment">// Real-time Mode Register</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#af82f564091ed435d5a6206eae66ff0dd">RTTC_RTAR</a>;     <span class="comment">// Real-time Alarm Register</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a71376dcbd67913fcdaa3e11b67ce98c4">RTTC_RTVR</a>;     <span class="comment">// Real-time Value Register</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a02c5936057d42f84634f10f188fd4335">RTTC_RTSR</a>;     <span class="comment">// Real-time Status Register</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac6ddaac4e95dc32c1ab654bb3b8b2b2f">PITC_PIMR</a>;     <span class="comment">// Period Interval Mode Register</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab250b865cba86405c8c33dd28a684159">PITC_PISR</a>;     <span class="comment">// Period Interval Status Register</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a13cecafc8a74c8fa3585626d0265876c">PITC_PIVR</a>;     <span class="comment">// Period Interval Value Register</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#abeea85e737c404d91017451058830aa3">PITC_PIIR</a>;     <span class="comment">// Period Interval Image Register</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a05e8938bde3ecd781749a5b9539598fb">WDTC_WDCR</a>;     <span class="comment">// Watchdog Control Register</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a81ab17c1d918b34a6d8d4698d55141a6">WDTC_WDMR</a>;     <span class="comment">// Watchdog Mode Register</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#afaa66f92cf1aa8b7c47de4f0f9db14e9">WDTC_WDSR</a>;     <span class="comment">// Watchdog Status Register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aecc7f2225d7dd42360d2fe0c582ae772">Reserved20</a>[5];     <span class="comment">//</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4efdcbc14c8c6c4da09911bdc8401748">VREG_MR</a>;   <span class="comment">// Voltage Regulator Mode Register</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#ac2953ac75981bb75100cdf1d9ef48ce2">AT91S_SYS</a>, *<a class="code" href="AT91SAM7S256_8h.html#ad1ad913c14abe78cc25a2f9579b061e7">AT91PS_SYS</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__AIC.html">_AT91S_AIC</a> {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a6b2dc25fefb6a43c8839d3a0ba85a408">AIC_SMR</a>[32];   <span class="comment">// Source Mode Register</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1b583e863c3624110adb15846ef78427">AIC_SVR</a>[32];   <span class="comment">// Source Vector Register</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a24e5233d7ec9c2daed8dc29aeac22ce1">AIC_IVR</a>;   <span class="comment">// IRQ Vector Register</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2d92f48e5b842c2c77f134b979fd2bc7">AIC_FVR</a>;   <span class="comment">// FIQ Vector Register</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aed4a9f739e52edf7c7815f458799b6e4">AIC_ISR</a>;   <span class="comment">// Interrupt Status Register</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#af420a7282f407323cc7d796699c0720b">AIC_IPR</a>;   <span class="comment">// Interrupt Pending Register</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ae0ed0c0a3132843b4059265489ee2063">AIC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a571a3b496f349c04d930abbb45adf942">AIC_CISR</a>;  <span class="comment">// Core Interrupt Status Register</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[2];  <span class="comment">//</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2f6e0a16409471a92afa7209566ceae5">AIC_IECR</a>;  <span class="comment">// Interrupt Enable Command Register</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac395b87cf997ad27e3a546e431234e60">AIC_IDCR</a>;  <span class="comment">// Interrupt Disable Command Register</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a093022bc266aa23862995958e372d6c5">AIC_ICCR</a>;  <span class="comment">// Interrupt Clear Command Register</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab4d075081830d2478953890d25b4b143">AIC_ISCR</a>;  <span class="comment">// Interrupt Set Command Register</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad338dd123b65a1f2ae500c4f09efa37d">AIC_EOICR</a>;     <span class="comment">// End of Interrupt Command Register</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aaf7f74756a1e4c294820ce6c5a47e7d6">AIC_SPU</a>;   <span class="comment">// Spurious Vector Register</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a36ef1a3079442f8ae3970589a54a5632">AIC_DCR</a>;   <span class="comment">// Debug Control Register (Protect)</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0bf8012e1d5c7f1dae1aacbf7b3e9c8b">AIC_FFER</a>;  <span class="comment">// Fast Forcing Enable Register</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad0ac871b0b4314d3bd18c2f5f6f1fbfa">AIC_FFDR</a>;  <span class="comment">// Fast Forcing Disable Register</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aea5574a7b09efe685246b130cd798444">AIC_FFSR</a>;  <span class="comment">// Fast Forcing Status Register</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#ac48ce68be7072d9626d8f4d608791ab3">AT91S_AIC</a>, *<a class="code" href="AT91SAM7S256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define AIC_SMR         (AT91_CAST(AT91_REG *)  0x00000000) // (AIC_SMR) Source Mode Register</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define AIC_SVR         (AT91_CAST(AT91_REG *)  0x00000080) // (AIC_SVR) Source Vector Register</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define AIC_IVR         (AT91_CAST(AT91_REG *)  0x00000100) // (AIC_IVR) IRQ Vector Register</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define AIC_FVR         (AT91_CAST(AT91_REG *)  0x00000104) // (AIC_FVR) FIQ Vector Register</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define AIC_ISR         (AT91_CAST(AT91_REG *)  0x00000108) // (AIC_ISR) Interrupt Status Register</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define AIC_IPR         (AT91_CAST(AT91_REG *)  0x0000010C) // (AIC_IPR) Interrupt Pending Register</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define AIC_IMR         (AT91_CAST(AT91_REG *)  0x00000110) // (AIC_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define AIC_CISR        (AT91_CAST(AT91_REG *)  0x00000114) // (AIC_CISR) Core Interrupt Status Register</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define AIC_IECR        (AT91_CAST(AT91_REG *)  0x00000120) // (AIC_IECR) Interrupt Enable Command Register</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define AIC_IDCR        (AT91_CAST(AT91_REG *)  0x00000124) // (AIC_IDCR) Interrupt Disable Command Register</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define AIC_ICCR        (AT91_CAST(AT91_REG *)  0x00000128) // (AIC_ICCR) Interrupt Clear Command Register</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define AIC_ISCR        (AT91_CAST(AT91_REG *)  0x0000012C) // (AIC_ISCR) Interrupt Set Command Register</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define AIC_EOICR       (AT91_CAST(AT91_REG *)  0x00000130) // (AIC_EOICR) End of Interrupt Command Register</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define AIC_SPU         (AT91_CAST(AT91_REG *)  0x00000134) // (AIC_SPU) Spurious Vector Register</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define AIC_DCR         (AT91_CAST(AT91_REG *)  0x00000138) // (AIC_DCR) Debug Control Register (Protect)</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define AIC_FFER        (AT91_CAST(AT91_REG *)  0x00000140) // (AIC_FFER) Fast Forcing Enable Register</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define AIC_FFDR        (AT91_CAST(AT91_REG *)  0x00000144) // (AIC_FFDR) Fast Forcing Disable Register</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define AIC_FFSR        (AT91_CAST(AT91_REG *)  0x00000148) // (AIC_FFSR) Fast Forcing Status Register</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// -------- AIC_SMR : (AIC Offset: 0x0) Control Register --------</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">  243</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_PRIOR       (0x7 &lt;&lt;  0) // (AIC) Priority Level</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae5bbc658808876a515e3c1978738f3d0">  244</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_LOWEST               (0x0) // (AIC) Lowest priority level</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">  245</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_HIGHEST              (0x7) // (AIC) Highest priority level</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae85e6441c17346d01b4b4e50d9a43408">  246</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SRCTYPE     (0x3 &lt;&lt;  5) // (AIC) Interrupt Source Type</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa92aff746ed8ef7777730997b8d48fe8">  247</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_HIGH_LEVEL       (0x0 &lt;&lt;  5) // (AIC) Internal Sources Code Label High-level Sensitive</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a870b6ce64df33f436086693b8fd44c5d">  248</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_LOW_LEVEL        (0x0 &lt;&lt;  5) // (AIC) External Sources Code Label Low-level Sensitive</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a86089511cd0fbca7bac1371602313307">  249</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_POSITIVE_EDGE    (0x1 &lt;&lt;  5) // (AIC) Internal Sources Code Label Positive Edge triggered</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3b6eda4438d361be0896ad6d246c43c3">  250</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_NEGATIVE_EDGE    (0x1 &lt;&lt;  5) // (AIC) External Sources Code Label Negative Edge triggered</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a09b8cd2380a101271ed1afe641a8bae8">  251</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_HIGH_LEVEL           (0x2 &lt;&lt;  5) // (AIC) Internal Or External Sources Code Label High-level Sensitive</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9d086828d5d5cf42d54c84ea47359f12">  252</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_POSITIVE_EDGE        (0x3 &lt;&lt;  5) // (AIC) Internal Or External Sources Code Label Positive Edge triggered</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register --------</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">  254</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NFIQ        (0x1 &lt;&lt;  0) // (AIC) NFIQ Status</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">  255</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NIRQ        (0x1 &lt;&lt;  1) // (AIC) NIRQ Status</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) --------</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">  257</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_PROT    (0x1 &lt;&lt;  0) // (AIC) Protection Mode</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">  258</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_GMSK    (0x1 &lt;&lt;  1) // (AIC) General Mask</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Peripheral DMA Controller</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PDC.html">_AT91S_PDC</a> {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_RPR;   <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_RCR;   <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_TPR;   <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_TCR;   <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_RNCR;  <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PDC_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#ae76bc1b0ba64d5834a828d4cc3c87a7e">AT91S_PDC</a>, *<a class="code" href="AT91SAM7S256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define PDC_RPR         (AT91_CAST(AT91_REG *)  0x00000000) // (PDC_RPR) Receive Pointer Register</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define PDC_RCR         (AT91_CAST(AT91_REG *)  0x00000004) // (PDC_RCR) Receive Counter Register</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define PDC_TPR         (AT91_CAST(AT91_REG *)  0x00000008) // (PDC_TPR) Transmit Pointer Register</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define PDC_TCR         (AT91_CAST(AT91_REG *)  0x0000000C) // (PDC_TCR) Transmit Counter Register</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define PDC_RNPR        (AT91_CAST(AT91_REG *)  0x00000010) // (PDC_RNPR) Receive Next Pointer Register</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define PDC_RNCR        (AT91_CAST(AT91_REG *)  0x00000014) // (PDC_RNCR) Receive Next Counter Register</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define PDC_TNPR        (AT91_CAST(AT91_REG *)  0x00000018) // (PDC_TNPR) Transmit Next Pointer Register</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define PDC_TNCR        (AT91_CAST(AT91_REG *)  0x0000001C) // (PDC_TNCR) Transmit Next Counter Register</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define PDC_PTCR        (AT91_CAST(AT91_REG *)  0x00000020) // (PDC_PTCR) PDC Transfer Control Register</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define PDC_PTSR        (AT91_CAST(AT91_REG *)  0x00000024) // (PDC_PTSR) PDC Transfer Status Register</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register --------</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">  290</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTEN       (0x1 &lt;&lt;  0) // (PDC) Receiver Transfer Enable</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af14c4afb41616b6f1e8191197bd18fc6">  291</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTDIS      (0x1 &lt;&lt;  1) // (PDC) Receiver Transfer Disable</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab2d3ab6a873b8cd209236fe95f051310">  292</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTEN       (0x1 &lt;&lt;  8) // (PDC) Transmitter Transfer Enable</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab2f2dd1bf21078d144719621c4dbc153">  293</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTDIS      (0x1 &lt;&lt;  9) // (PDC) Transmitter Transfer Disable</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register --------</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Debug Unit</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__DBGU.html">_AT91S_DBGU</a> {</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aab2b8081e88852a5307197cf87c829f9">DBGU_CR</a>;   <span class="comment">// Control Register</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a01077f44487c7d610f8ff9896875bb14">DBGU_MR</a>;   <span class="comment">// Mode Register</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2d2d7acefce9491f531b0dab2923b336">DBGU_IER</a>;  <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a86423640825d970c7eabc2cb6820d659">DBGU_IDR</a>;  <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a057557aeac77a431b57d15eb21054709">DBGU_IMR</a>;  <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a56aee1459577cfd1d6e75580ada359b3">DBGU_CSR</a>;  <span class="comment">// Channel Status Register</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a556b96c91a5a7ebbfa8e11a02be83e48">DBGU_RHR</a>;  <span class="comment">// Receiver Holding Register</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a15b107f8d769a3c10fbae2013cc97fc5">DBGU_THR</a>;  <span class="comment">// Transmitter Holding Register</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ae16bebd5ab83589f0c04216d5bad07f2">DBGU_BRGR</a>;     <span class="comment">// Baud Rate Generator Register</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[7];  <span class="comment">//</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aa32fb31e17c392f2c1597d38cb911bc7">DBGU_CIDR</a>;     <span class="comment">// Chip ID Register</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a91e2afed535a66d81a83af2803d030a0">DBGU_EXID</a>;     <span class="comment">// Chip ID Extension Register</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a6d22e38c7b85e0de6fe4f10bbd9b21ef">DBGU_FNTR</a>;     <span class="comment">// Force NTRST Register</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[45];     <span class="comment">//</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1ac52db57a321dbd5cb2d62e2a44ba73">DBGU_RPR</a>;  <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad99c2be9f9767eb2d06a90e28c78fc03">DBGU_RCR</a>;  <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a332eead065a95b97bac9103a6b333d84">DBGU_TPR</a>;  <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a9ffd65c8c98948d865b7a289234c65ed">DBGU_TCR</a>;  <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a29bd4f4a73787c58be4bc49cd430f6ab">DBGU_RNPR</a>;     <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a86fccdee374a79dc2430d883c04fc2bb">DBGU_RNCR</a>;     <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ada239f1d3bbb228ed42662707d9d5ba2">DBGU_TNPR</a>;     <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a9dad1fe5538d2a9edf595fdfd62b3cbc">DBGU_TNCR</a>;     <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a6098065afc0a5dfdd09a8dd6246ecd94">DBGU_PTCR</a>;     <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2713716d82e126b18ab58955ad580129">DBGU_PTSR</a>;     <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#afb741b669428fcdd7eb009ef78a29cea">AT91S_DBGU</a>, *<a class="code" href="AT91SAM7S256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DBGU_CR         (AT91_CAST(AT91_REG *)  0x00000000) // (DBGU_CR) Control Register</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DBGU_MR         (AT91_CAST(AT91_REG *)  0x00000004) // (DBGU_MR) Mode Register</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DBGU_IER        (AT91_CAST(AT91_REG *)  0x00000008) // (DBGU_IER) Interrupt Enable Register</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DBGU_IDR        (AT91_CAST(AT91_REG *)  0x0000000C) // (DBGU_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DBGU_IMR        (AT91_CAST(AT91_REG *)  0x00000010) // (DBGU_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define DBGU_CSR        (AT91_CAST(AT91_REG *)  0x00000014) // (DBGU_CSR) Channel Status Register</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DBGU_RHR        (AT91_CAST(AT91_REG *)  0x00000018) // (DBGU_RHR) Receiver Holding Register</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define DBGU_THR        (AT91_CAST(AT91_REG *)  0x0000001C) // (DBGU_THR) Transmitter Holding Register</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define DBGU_BRGR       (AT91_CAST(AT91_REG *)  0x00000020) // (DBGU_BRGR) Baud Rate Generator Register</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define DBGU_CIDR       (AT91_CAST(AT91_REG *)  0x00000040) // (DBGU_CIDR) Chip ID Register</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define DBGU_EXID       (AT91_CAST(AT91_REG *)  0x00000044) // (DBGU_EXID) Chip ID Extension Register</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define DBGU_FNTR       (AT91_CAST(AT91_REG *)  0x00000048) // (DBGU_FNTR) Force NTRST Register</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register --------</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8f930447864be8dfd2e2301aadbcf33a">  342</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTRX        (0x1 &lt;&lt;  2) // (DBGU) Reset Receiver</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a317d8138a2551b50d0d8416441925d66">  343</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTTX        (0x1 &lt;&lt;  3) // (DBGU) Reset Transmitter</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">  344</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXEN         (0x1 &lt;&lt;  4) // (DBGU) Receiver Enable</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a46c4a2d61496daf9a1146afa4d766b63">  345</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXDIS        (0x1 &lt;&lt;  5) // (DBGU) Receiver Disable</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">  346</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEN         (0x1 &lt;&lt;  6) // (DBGU) Transmitter Enable</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3ec68a2522316c5c2489efd6431b822b">  347</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXDIS        (0x1 &lt;&lt;  7) // (DBGU) Transmitter Disable</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad6068f29012e7e34052e5fe9e4a22249">  348</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTSTA       (0x1 &lt;&lt;  8) // (DBGU) Reset Status Bits</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register --------</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">  350</a></span>&#160;<span class="preprocessor">#define AT91C_US_PAR          (0x7 &lt;&lt;  9) // (DBGU) Parity type</span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af3f0e65596c98c22768b44e1d640071e">  351</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_EVEN                 (0x0 &lt;&lt;  9) // (DBGU) Even Parity</span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa4208c99f58575fc74238129af7f44e5">  352</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_ODD                  (0x1 &lt;&lt;  9) // (DBGU) Odd Parity</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a18630918fdd31d05d09c40a75e5ef233">  353</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_SPACE                (0x2 &lt;&lt;  9) // (DBGU) Parity forced to 0 (Space)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa062988aba8a352fad7dfd83af003d89">  354</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MARK                 (0x3 &lt;&lt;  9) // (DBGU) Parity forced to 1 (Mark)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">  355</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_NONE                 (0x4 &lt;&lt;  9) // (DBGU) No Parity</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">  356</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MULTI_DROP           (0x6 &lt;&lt;  9) // (DBGU) Multi-drop mode</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a53c28c925fd757be79bb9f07be5cf951">  357</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHMODE       (0x3 &lt;&lt; 14) // (DBGU) Channel Mode</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9bb3535a326183eea44b04c542e81b26">  358</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_NORMAL               (0x0 &lt;&lt; 14) // (DBGU) Normal Mode: The USART channel operates as an RX/TX USART.</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa3f9014539cdbee5b9b7a49e76228bcd">  359</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_AUTO                 (0x1 &lt;&lt; 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aaf57968a551f0ae6b8a5a3c610dab8cf">  360</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_LOCAL                (0x2 &lt;&lt; 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a42454b5036bef343924a88d4896e077c">  361</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_REMOTE               (0x3 &lt;&lt; 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register --------</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4ad704e305a3a759d6d6c83c3bb8e9b1">  363</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXRDY        (0x1 &lt;&lt;  0) // (DBGU) RXRDY Interrupt</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">  364</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXRDY        (0x1 &lt;&lt;  1) // (DBGU) TXRDY Interrupt</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac4cfc945f1d236225602678af7b8ac28">  365</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDRX        (0x1 &lt;&lt;  3) // (DBGU) End of Receive Transfer Interrupt</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeae8155664bea7c98d86610eddc4aafc">  366</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDTX        (0x1 &lt;&lt;  4) // (DBGU) End of Transmit Interrupt</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aea21ef19c312358353fbb5f992160e57">  367</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVRE         (0x1 &lt;&lt;  5) // (DBGU) Overrun Interrupt</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a45d31aa2c0bb45828974f29764d4341f">  368</a></span>&#160;<span class="preprocessor">#define AT91C_US_FRAME        (0x1 &lt;&lt;  6) // (DBGU) Framing Error Interrupt</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9b44e3508f60906033f7755c9a2eda84">  369</a></span>&#160;<span class="preprocessor">#define AT91C_US_PARE         (0x1 &lt;&lt;  7) // (DBGU) Parity Error Interrupt</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a962f85c7a326db03806303c2cf573c49">  370</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEMPTY      (0x1 &lt;&lt;  9) // (DBGU) TXEMPTY Interrupt</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2113a040ce814c3a8b410e183944ab6a">  371</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXBUFE       (0x1 &lt;&lt; 11) // (DBGU) TXBUFE Interrupt</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9c23b11a183452c100e58adf7d444b7a">  372</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBUFF       (0x1 &lt;&lt; 12) // (DBGU) RXBUFF Interrupt</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeb863fc3b5ecd99a75f9037642091a31">  373</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_TX      (0x1 &lt;&lt; 30) // (DBGU) COMM_TX Interrupt</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a64a07ed22258d3551524e5e3758e64a5">  374</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_RX      (0x1 &lt;&lt; 31) // (DBGU) COMM_RX Interrupt</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register --------</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register --------</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register --------</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register --------</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">  379</a></span>&#160;<span class="preprocessor">#define AT91C_US_FORCE_NTRST  (0x1 &lt;&lt;  0) // (DBGU) Force NTRST in JTAG</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Parallel Input Output Controler</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PIO.html">_AT91S_PIO</a> {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_PER;   <span class="comment">// PIO Enable Register</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_PDR;   <span class="comment">// PIO Disable Register</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_PSR;   <span class="comment">// PIO Status Register</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_OER;   <span class="comment">// Output Enable Register</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_ODR;   <span class="comment">// Output Disable Registerr</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_OSR;   <span class="comment">// Output Status Register</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_IFER;  <span class="comment">// Input Filter Enable Register</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_IFDR;  <span class="comment">// Input Filter Disable Register</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_IFSR;  <span class="comment">// Input Filter Status Register</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_SODR;  <span class="comment">// Set Output Data Register</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_CODR;  <span class="comment">// Clear Output Data Register</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_ODSR;  <span class="comment">// Output Data Status Register</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_PDSR;  <span class="comment">// Pin Data Status Register</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_IER;   <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_IDR;   <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_IMR;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_ISR;   <span class="comment">// Interrupt Status Register</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_MDER;  <span class="comment">// Multi-driver Enable Register</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_MDDR;  <span class="comment">// Multi-driver Disable Register</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_MDSR;  <span class="comment">// Multi-driver Status Register</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4f92c37690efa2dc448901e3d194292f">Reserved3</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_PPUDR;     <span class="comment">// Pull-up Disable Register</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_PPUER;     <span class="comment">// Pull-up Enable Register</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_PPUSR;     <span class="comment">// Pull-up Status Register</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a140445d0277ce5fd0efdbc6d5e7b1492">Reserved4</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_ASR;   <span class="comment">// Select A Register</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_BSR;   <span class="comment">// Select B Register</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_ABSR;  <span class="comment">// AB Select Status Register</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a88efbf7ec5009c0cff70658344a74ca9">Reserved5</a>[9];  <span class="comment">//</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_OWER;  <span class="comment">// Output Write Enable Register</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_OWDR;  <span class="comment">// Output Write Disable Register</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PIO_OWSR;  <span class="comment">// Output Write Status Register</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a0ff43a9a4b5932898ae74344356520ca">AT91S_PIO</a>, *<a class="code" href="AT91SAM7S256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define PIO_PER         (AT91_CAST(AT91_REG *)  0x00000000) // (PIO_PER) PIO Enable Register</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define PIO_PDR         (AT91_CAST(AT91_REG *)  0x00000004) // (PIO_PDR) PIO Disable Register</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define PIO_PSR         (AT91_CAST(AT91_REG *)  0x00000008) // (PIO_PSR) PIO Status Register</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define PIO_OER         (AT91_CAST(AT91_REG *)  0x00000010) // (PIO_OER) Output Enable Register</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define PIO_ODR         (AT91_CAST(AT91_REG *)  0x00000014) // (PIO_ODR) Output Disable Registerr</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define PIO_OSR         (AT91_CAST(AT91_REG *)  0x00000018) // (PIO_OSR) Output Status Register</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define PIO_IFER        (AT91_CAST(AT91_REG *)  0x00000020) // (PIO_IFER) Input Filter Enable Register</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define PIO_IFDR        (AT91_CAST(AT91_REG *)  0x00000024) // (PIO_IFDR) Input Filter Disable Register</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define PIO_IFSR        (AT91_CAST(AT91_REG *)  0x00000028) // (PIO_IFSR) Input Filter Status Register</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define PIO_SODR        (AT91_CAST(AT91_REG *)  0x00000030) // (PIO_SODR) Set Output Data Register</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define PIO_CODR        (AT91_CAST(AT91_REG *)  0x00000034) // (PIO_CODR) Clear Output Data Register</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define PIO_ODSR        (AT91_CAST(AT91_REG *)  0x00000038) // (PIO_ODSR) Output Data Status Register</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define PIO_PDSR        (AT91_CAST(AT91_REG *)  0x0000003C) // (PIO_PDSR) Pin Data Status Register</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define PIO_IER         (AT91_CAST(AT91_REG *)  0x00000040) // (PIO_IER) Interrupt Enable Register</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define PIO_IDR         (AT91_CAST(AT91_REG *)  0x00000044) // (PIO_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define PIO_IMR         (AT91_CAST(AT91_REG *)  0x00000048) // (PIO_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define PIO_ISR         (AT91_CAST(AT91_REG *)  0x0000004C) // (PIO_ISR) Interrupt Status Register</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define PIO_MDER        (AT91_CAST(AT91_REG *)  0x00000050) // (PIO_MDER) Multi-driver Enable Register</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define PIO_MDDR        (AT91_CAST(AT91_REG *)  0x00000054) // (PIO_MDDR) Multi-driver Disable Register</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define PIO_MDSR        (AT91_CAST(AT91_REG *)  0x00000058) // (PIO_MDSR) Multi-driver Status Register</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define PIO_PPUDR       (AT91_CAST(AT91_REG *)  0x00000060) // (PIO_PPUDR) Pull-up Disable Register</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define PIO_PPUER       (AT91_CAST(AT91_REG *)  0x00000064) // (PIO_PPUER) Pull-up Enable Register</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define PIO_PPUSR       (AT91_CAST(AT91_REG *)  0x00000068) // (PIO_PPUSR) Pull-up Status Register</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define PIO_ASR         (AT91_CAST(AT91_REG *)  0x00000070) // (PIO_ASR) Select A Register</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define PIO_BSR         (AT91_CAST(AT91_REG *)  0x00000074) // (PIO_BSR) Select B Register</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define PIO_ABSR        (AT91_CAST(AT91_REG *)  0x00000078) // (PIO_ABSR) AB Select Status Register</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define PIO_OWER        (AT91_CAST(AT91_REG *)  0x000000A0) // (PIO_OWER) Output Write Enable Register</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define PIO_OWDR        (AT91_CAST(AT91_REG *)  0x000000A4) // (PIO_OWDR) Output Write Disable Register</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define PIO_OWSR        (AT91_CAST(AT91_REG *)  0x000000A8) // (PIO_OWSR) Output Write Status Register</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Clock Generator Controler</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__CKGR.html">_AT91S_CKGR</a> {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     CKGR_MOR;  <span class="comment">// Main Oscillator Register</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     CKGR_MCFR;     <span class="comment">// Main Clock  Frequency Register</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     CKGR_PLLR;     <span class="comment">// PLL Register</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a73a8f1bdca5556e7f2750664cf0a635f">AT91S_CKGR</a>, *<a class="code" href="AT91SAM7S256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define CKGR_MOR        (AT91_CAST(AT91_REG *)  0x00000000) // (CKGR_MOR) Main Oscillator Register</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define CKGR_MCFR       (AT91_CAST(AT91_REG *)  0x00000004) // (CKGR_MCFR) Main Clock  Frequency Register</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define CKGR_PLLR       (AT91_CAST(AT91_REG *)  0x0000000C) // (CKGR_PLLR) PLL Register</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register --------</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abc58240679a941a11db833389e9cdb5f">  472</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOSCEN     (0x1 &lt;&lt;  0) // (CKGR) Main Oscillator Enable</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af521ca4b677587a598023e5dc56719a1">  473</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCBYPASS  (0x1 &lt;&lt;  1) // (CKGR) Main Oscillator Bypass</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abf711498b5e24df6624a87d941bff78c">  474</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCOUNT    (0xFF &lt;&lt;  8) // (CKGR) Main Oscillator Start-up Time</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register --------</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">  476</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINF      (0xFFFF &lt;&lt;  0) // (CKGR) Main Clock Frequency</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">  477</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINRDY    (0x1 &lt;&lt; 16) // (CKGR) Main Clock Ready</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">// -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register --------</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">  479</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_DIV        (0xFF &lt;&lt;  0) // (CKGR) Divider Selected</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">  480</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_0                    (0x0) // (CKGR) Divider output is 0</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8ba9b034b178a5883462c0b68560a88c">  481</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_BYPASS               (0x1) // (CKGR) Divider is bypassed</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a68d6a08acab31c911b17fed60dc292dd">  482</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLCOUNT   (0x3F &lt;&lt;  8) // (CKGR) PLL Counter</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">  483</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OUT        (0x3 &lt;&lt; 14) // (CKGR) PLL Output Frequency Range</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab50e86021e3b3e0aa815f578311f2c06">  484</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_0                    (0x0 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af3a0dfa809b22314f0fb54c16713e863">  485</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_1                    (0x1 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">  486</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_2                    (0x2 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae3e674d92ca57aa4825df959b3ce8163">  487</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_3                    (0x3 &lt;&lt; 14) // (CKGR) Please refer to the PLL datasheet</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a44b46e50ecc26bbccde8938378a86a9f">  488</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MUL        (0x7FF &lt;&lt; 16) // (CKGR) PLL Multiplier</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae3b998ed6bb1e0da958109b31389aed0">  489</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_USBDIV     (0x3 &lt;&lt; 28) // (CKGR) Divider for USB Clocks</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">  490</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_0                    (0x0 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output</span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a46951fbe3aba6bb30149956400061658">  491</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_1                    (0x1 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 2</span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeee2e43a6c21910e5460bacacff9fc08">  492</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_2                    (0x2 &lt;&lt; 28) // (CKGR) Divider output is PLL clock output divided by 4</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Power Management Controler</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PMC.html">_AT91S_PMC</a> {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a7acb2e81e07163d588e9acefbfb4c97d">PMC_SCER</a>;  <span class="comment">// System Clock Enable Register</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#aa3e50485ade22f20d8bcad8dbad6f223">PMC_SCDR</a>;  <span class="comment">// System Clock Disable Register</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0a74a56c5c5b247ea8bdc103cf69de93">PMC_SCSR</a>;  <span class="comment">// System Clock Status Register</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac6b1ed3a4b9fd5f5b794ba9b7c5686ba">PMC_PCER</a>;  <span class="comment">// Peripheral Clock Enable Register</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a8830de30a95202cb9b5bc04896a7db2d">PMC_PCDR</a>;  <span class="comment">// Peripheral Clock Disable Register</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a3387f8e5edd3ec827ed68f194b7c7b0e">PMC_PCSR</a>;  <span class="comment">// Peripheral Clock Status Register</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a41c7a9cb4b2b9c5c97ef4a6d2dfc8931">PMC_MOR</a>;   <span class="comment">// Main Oscillator Register</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a3dd24840dea36caca6ec5658a16c260e">PMC_MCFR</a>;  <span class="comment">// Main Clock  Frequency Register</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a5b5b479df0bf494d04bfbcc0035ce88a">PMC_PLLR</a>;  <span class="comment">// PLL Register</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2c724987deb4340ddfbe9c87dc4348f3">PMC_MCKR</a>;  <span class="comment">// Master Clock Register</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4f92c37690efa2dc448901e3d194292f">Reserved3</a>[3];  <span class="comment">//</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ad9306ad690a7c7b5944d14d06711a313">PMC_PCKR</a>[3];   <span class="comment">// Programmable Clock Register</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a140445d0277ce5fd0efdbc6d5e7b1492">Reserved4</a>[5];  <span class="comment">//</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a7ff6ae4a4c9dd78ba80141ff77b594e6">PMC_IER</a>;   <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4f3fd7ed6d469aeb787ce7acdd8647e6">PMC_IDR</a>;   <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a3f9cd9240d2ef420bde177634403dcc1">PMC_SR</a>;    <span class="comment">// Status Register</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a91060bb2f8ac6b1cd821c19677e36fa4">PMC_IMR</a>;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a1b230461c8a754bc724e910c144440a8">AT91S_PMC</a>, *<a class="code" href="AT91SAM7S256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a>;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define PMC_SCER        (AT91_CAST(AT91_REG *)  0x00000000) // (PMC_SCER) System Clock Enable Register</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define PMC_SCDR        (AT91_CAST(AT91_REG *)  0x00000004) // (PMC_SCDR) System Clock Disable Register</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define PMC_SCSR        (AT91_CAST(AT91_REG *)  0x00000008) // (PMC_SCSR) System Clock Status Register</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define PMC_PCER        (AT91_CAST(AT91_REG *)  0x00000010) // (PMC_PCER) Peripheral Clock Enable Register</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define PMC_PCDR        (AT91_CAST(AT91_REG *)  0x00000014) // (PMC_PCDR) Peripheral Clock Disable Register</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define PMC_PCSR        (AT91_CAST(AT91_REG *)  0x00000018) // (PMC_PCSR) Peripheral Clock Status Register</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define PMC_MCKR        (AT91_CAST(AT91_REG *)  0x00000030) // (PMC_MCKR) Master Clock Register</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define PMC_PCKR        (AT91_CAST(AT91_REG *)  0x00000040) // (PMC_PCKR) Programmable Clock Register</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#define PMC_IER         (AT91_CAST(AT91_REG *)  0x00000060) // (PMC_IER) Interrupt Enable Register</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define PMC_IDR         (AT91_CAST(AT91_REG *)  0x00000064) // (PMC_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define PMC_SR          (AT91_CAST(AT91_REG *)  0x00000068) // (PMC_SR) Status Register</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define PMC_IMR         (AT91_CAST(AT91_REG *)  0x0000006C) // (PMC_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register --------</span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">  536</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK         (0x1 &lt;&lt;  0) // (PMC) Processor Clock</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">  537</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_UDP         (0x1 &lt;&lt;  7) // (PMC) USB Device Port Clock</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4134e46a5c50b17e112c5641d0d46dff">  538</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0        (0x1 &lt;&lt;  8) // (PMC) Programmable Clock Output</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa4e39ed61c203c605be7ed47c73213fe">  539</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1        (0x1 &lt;&lt;  9) // (PMC) Programmable Clock Output</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">  540</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2        (0x1 &lt;&lt; 10) // (PMC) Programmable Clock Output</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register --------</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register --------</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">// -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register --------</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">// -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register --------</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">// -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register --------</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register --------</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aaa04778b864187f4ef69c232d5624c08">  547</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_CSS         (0x3 &lt;&lt;  0) // (PMC) Programmable Clock Selection</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab296199ccb1353e23d03f34b8278e2e0">  548</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_SLOW_CLK             (0x0) // (PMC) Slow Clock is selected</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">  549</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_MAIN_CLK             (0x1) // (PMC) Main Clock is selected</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a240341dbb684bff674083a308408fb96">  550</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_PLL_CLK              (0x3) // (PMC) Clock from PLL is selected</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5008f2f510effd06886208cf385e03d5">  551</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PRES        (0x7 &lt;&lt;  2) // (PMC) Programmable Clock Prescaler</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af93c30b1c33911e107f7d80ec3bd447b">  552</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK                  (0x0 &lt;&lt;  2) // (PMC) Selected clock</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a771237f361ba9230f118bbf90f008a5a">  553</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_2                (0x1 &lt;&lt;  2) // (PMC) Selected clock divided by 2</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">  554</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_4                (0x2 &lt;&lt;  2) // (PMC) Selected clock divided by 4</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">  555</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_8                (0x3 &lt;&lt;  2) // (PMC) Selected clock divided by 8</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a600afc9944b0a01f4a750da8962c5316">  556</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_16               (0x4 &lt;&lt;  2) // (PMC) Selected clock divided by 16</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">  557</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_32               (0x5 &lt;&lt;  2) // (PMC) Selected clock divided by 32</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">  558</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_64               (0x6 &lt;&lt;  2) // (PMC) Selected clock divided by 64</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register --------</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register --------</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab701153e8fa354983de157cfadedd7a2">  561</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOSCS       (0x1 &lt;&lt;  0) // (PMC) MOSC Status/Enable/Disable/Mask</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">  562</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_LOCK        (0x1 &lt;&lt;  2) // (PMC) PLL Status/Enable/Disable/Mask</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">  563</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKRDY      (0x1 &lt;&lt;  3) // (PMC) MCK_RDY Status/Enable/Disable/Mask</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">  564</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0RDY     (0x1 &lt;&lt;  8) // (PMC) PCK0_RDY Status/Enable/Disable/Mask</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9eaab47529d85c7eea6e644e216ea944">  565</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1RDY     (0x1 &lt;&lt;  9) // (PMC) PCK1_RDY Status/Enable/Disable/Mask</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">  566</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2RDY     (0x1 &lt;&lt; 10) // (PMC) PCK2_RDY Status/Enable/Disable/Mask</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register --------</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register --------</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register --------</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Reset Controller Interface</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__RSTC.html">_AT91S_RSTC</a> {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a50a268df275ae275a36ae16b1104c389">RSTC_RCR</a>;  <span class="comment">// Reset Control Register</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a96d0df57d83741d4ee276d36446693c5">RSTC_RSR</a>;  <span class="comment">// Reset Status Register</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#abbf3d3299e4f13a12f58e28ea488e1f2">RSTC_RMR</a>;  <span class="comment">// Reset Mode Register</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a3b5fc249e9601790f59fe4fdfac04e16">AT91S_RSTC</a>, *<a class="code" href="AT91SAM7S256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define RSTC_RCR        (AT91_CAST(AT91_REG *)  0x00000000) // (RSTC_RCR) Reset Control Register</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define RSTC_RSR        (AT91_CAST(AT91_REG *)  0x00000004) // (RSTC_RSR) Reset Status Register</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define RSTC_RMR        (AT91_CAST(AT91_REG *)  0x00000008) // (RSTC_RMR) Reset Mode Register</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">// -------- RSTC_RCR : (RSTC Offset: 0x0) Reset Control Register --------</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac6f23b32adaeb850f3db01283604d905">  587</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_PROCRST    (0x1 &lt;&lt;  0) // (RSTC) Processor Reset</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a955d030f26231412c120bb3132ce56e2">  588</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_PERRST     (0x1 &lt;&lt;  2) // (RSTC) Peripheral Reset</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a57e2c621b94abfd7ad35c31c33dcac6d">  589</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_EXTRST     (0x1 &lt;&lt;  3) // (RSTC) External Reset</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa18a97761386e5a18f74400eeda6f113">  590</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_KEY        (0xFF &lt;&lt; 24) // (RSTC) Password</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// -------- RSTC_RSR : (RSTC Offset: 0x4) Reset Status Register --------</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8647938ff8ece9ed87e31620c83f0301">  592</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTS      (0x1 &lt;&lt;  0) // (RSTC) User Reset Status</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad836bd7b8548dfc47593ebd8a3ff4011">  593</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_BODSTS     (0x1 &lt;&lt;  1) // (RSTC) Brownout Detection Status</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acf50947499d8142fca62ea626b77fce0">  594</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSTTYP     (0x7 &lt;&lt;  8) // (RSTC) Reset Type</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac8c4290ddd698e23911614b353f97ec2">  595</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_POWERUP              (0x0 &lt;&lt;  8) // (RSTC) Power-up Reset. VDDCORE rising.</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aee9aa42b293f2cfdd33534e5450a391b">  596</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WAKEUP               (0x1 &lt;&lt;  8) // (RSTC) WakeUp Reset. VDDCORE rising.</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a61b7102af0f1a772a46654cb83eabbd3">  597</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_WATCHDOG             (0x2 &lt;&lt;  8) // (RSTC) Watchdog Reset. Watchdog overflow occured.</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a34c1d1d25e07ff7a86ad2e0f3d4d1538">  598</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_SOFTWARE             (0x3 &lt;&lt;  8) // (RSTC) Software Reset. Processor reset required by the software.</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad12ffeb4a28ade956274fec7cdab34f7">  599</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_USER                 (0x4 &lt;&lt;  8) // (RSTC) User Reset. NRST pin detected low.</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a656db27a982840c08cafa4df24849ef0">  600</a></span>&#160;<span class="preprocessor">#define     AT91C_RSTC_RSTTYP_BROWNOUT             (0x5 &lt;&lt;  8) // (RSTC) Brownout Reset occured.</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad59ae3b16ce8892f89f0a445c15b74b6">  601</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_NRSTL      (0x1 &lt;&lt; 16) // (RSTC) NRST pin level</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab8aec8f15a7c4fd75723da11513a9119">  602</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_SRCMP      (0x1 &lt;&lt; 17) // (RSTC) Software Reset Command in Progress.</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">// -------- RSTC_RMR : (RSTC Offset: 0x8) Reset Mode Register --------</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa267aca405f117ff10304d5900292aaa">  604</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTEN     (0x1 &lt;&lt;  0) // (RSTC) User Reset Enable</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac4c3efb23695a0ecc4ec7cd7bd36950b">  605</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_URSTIEN    (0x1 &lt;&lt;  4) // (RSTC) User Reset Interrupt Enable</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a88087fec0c0bd6fb62dc4ca27005648a">  606</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_ERSTL      (0xF &lt;&lt;  8) // (RSTC) User Reset Length</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a05c7925d4222e93229ff3cb2633aa20d">  607</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_BODIEN     (0x1 &lt;&lt; 16) // (RSTC) Brownout Detection Interrupt Enable</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__RTTC.html">_AT91S_RTTC</a> {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a2205b60f5430c699fad71220f15b19c3">RTTC_RTMR</a>;     <span class="comment">// Real-time Mode Register</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#af82f564091ed435d5a6206eae66ff0dd">RTTC_RTAR</a>;     <span class="comment">// Real-time Alarm Register</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a71376dcbd67913fcdaa3e11b67ce98c4">RTTC_RTVR</a>;     <span class="comment">// Real-time Value Register</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a02c5936057d42f84634f10f188fd4335">RTTC_RTSR</a>;     <span class="comment">// Real-time Status Register</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a39cf231d5f3ab8c23337e37c617c4467">AT91S_RTTC</a>, *<a class="code" href="AT91SAM7S256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RTTC_RTMR       (AT91_CAST(AT91_REG *)  0x00000000) // (RTTC_RTMR) Real-time Mode Register</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define RTTC_RTAR       (AT91_CAST(AT91_REG *)  0x00000004) // (RTTC_RTAR) Real-time Alarm Register</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define RTTC_RTVR       (AT91_CAST(AT91_REG *)  0x00000008) // (RTTC_RTVR) Real-time Value Register</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define RTTC_RTSR       (AT91_CAST(AT91_REG *)  0x0000000C) // (RTTC_RTSR) Real-time Status Register</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">// -------- RTTC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register --------</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adffc1c654af2fc3ab5ffc0521787f216">  627</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTPRES     (0xFFFF &lt;&lt;  0) // (RTTC) Real-time Timer Prescaler Value</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3a25ccc49d33d296f1369fbe0de131ab">  628</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMIEN     (0x1 &lt;&lt; 16) // (RTTC) Alarm Interrupt Enable</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8b1fa743c6388662c279b13e931fbf1b">  629</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTINCIEN  (0x1 &lt;&lt; 17) // (RTTC) Real Time Timer Increment Interrupt Enable</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab2a693e4069960bc7a8bef5e76040002">  630</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTRST     (0x1 &lt;&lt; 18) // (RTTC) Real Time Timer Restart</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">// -------- RTTC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register --------</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acebecb0a20c4f0b4ae212213cad51fc4">  632</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMV       (0x0 &lt;&lt;  0) // (RTTC) Alarm Value</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">// -------- RTTC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register --------</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9d31b14a0e5428ef9db156cefed59d7a">  634</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_CRTV       (0x0 &lt;&lt;  0) // (RTTC) Current Real-time Value</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">// -------- RTTC_RTSR : (RTTC Offset: 0xc) Real-time Status Register --------</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a22bf9ab29ce142fff96b15fc77d2091e">  636</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_ALMS       (0x1 &lt;&lt;  0) // (RTTC) Real-time Alarm Status</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0cae5928afb38404973b0489ed5d0b51">  637</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTTINC     (0x1 &lt;&lt;  1) // (RTTC) Real-time Timer Increment</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PITC.html">_AT91S_PITC</a> {</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ac6ddaac4e95dc32c1ab654bb3b8b2b2f">PITC_PIMR</a>;     <span class="comment">// Period Interval Mode Register</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#ab250b865cba86405c8c33dd28a684159">PITC_PISR</a>;     <span class="comment">// Period Interval Status Register</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a13cecafc8a74c8fa3585626d0265876c">PITC_PIVR</a>;     <span class="comment">// Period Interval Value Register</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#abeea85e737c404d91017451058830aa3">PITC_PIIR</a>;     <span class="comment">// Period Interval Image Register</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a18e9b0b4c9a04b201a2fe8ff1a50840b">AT91S_PITC</a>, *<a class="code" href="AT91SAM7S256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define PITC_PIMR       (AT91_CAST(AT91_REG *)  0x00000000) // (PITC_PIMR) Period Interval Mode Register</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define PITC_PISR       (AT91_CAST(AT91_REG *)  0x00000004) // (PITC_PISR) Period Interval Status Register</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define PITC_PIVR       (AT91_CAST(AT91_REG *)  0x00000008) // (PITC_PIVR) Period Interval Value Register</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define PITC_PIIR       (AT91_CAST(AT91_REG *)  0x0000000C) // (PITC_PIIR) Period Interval Image Register</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">// -------- PITC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register --------</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a530cdd281b4fb0828fa30fa8bc6d9502">  657</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIV        (0xFFFFF &lt;&lt;  0) // (PITC) Periodic Interval Value</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a74f259e80bef7866567e4118c992146a">  658</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PITEN      (0x1 &lt;&lt; 24) // (PITC) Periodic Interval Timer Enabled</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac2d23cd44f3075eeaf71d4b80de494f8">  659</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PITIEN     (0x1 &lt;&lt; 25) // (PITC) Periodic Interval Timer Interrupt Enable</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">// -------- PITC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register --------</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad9aa2174cedda4fea90f814f346caeb5">  661</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PITS       (0x1 &lt;&lt;  0) // (PITC) Periodic Interval Timer Status</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">// -------- PITC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register --------</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abe19805a51d45572affc66cfde229eea">  663</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_CPIV       (0xFFFFF &lt;&lt;  0) // (PITC) Current Periodic Interval Value</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aae5dbbf1a38069fd56dc429ea51ee675">  664</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PICNT      (0xFFF &lt;&lt; 20) // (PITC) Periodic Interval Counter</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">// -------- PITC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register --------</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__WDTC.html">_AT91S_WDTC</a> {</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a05e8938bde3ecd781749a5b9539598fb">WDTC_WDCR</a>;     <span class="comment">// Watchdog Control Register</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a81ab17c1d918b34a6d8d4698d55141a6">WDTC_WDMR</a>;     <span class="comment">// Watchdog Mode Register</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#afaa66f92cf1aa8b7c47de4f0f9db14e9">WDTC_WDSR</a>;     <span class="comment">// Watchdog Status Register</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a4695fe425ffd8cad1f64aa1776ee4cd5">AT91S_WDTC</a>, *<a class="code" href="AT91SAM7S256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define WDTC_WDCR       (AT91_CAST(AT91_REG *)  0x00000000) // (WDTC_WDCR) Watchdog Control Register</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define WDTC_WDMR       (AT91_CAST(AT91_REG *)  0x00000004) // (WDTC_WDMR) Watchdog Mode Register</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define WDTC_WDSR       (AT91_CAST(AT91_REG *)  0x00000008) // (WDTC_WDSR) Watchdog Status Register</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">// -------- WDTC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register --------</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae2ad52fd4b99b30d372c5a23b209d144">  683</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRSTT     (0x1 &lt;&lt;  0) // (WDTC) Watchdog Restart</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2f80286cf30378eb04e5a94832efd4fd">  684</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_KEY        (0xFF &lt;&lt; 24) // (WDTC) Watchdog KEY Password</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">// -------- WDTC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register --------</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad0a6fee5bfa9a6e6ff69675aa78aaa94">  686</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDV        (0xFFF &lt;&lt;  0) // (WDTC) Watchdog Timer Restart</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8bc0f0e0ba94fc295288ea67e033351d">  687</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDFIEN     (0x1 &lt;&lt; 12) // (WDTC) Watchdog Fault Interrupt Enable</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aab69aebae30f8b00613ce38d21842af6">  688</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRSTEN    (0x1 &lt;&lt; 13) // (WDTC) Watchdog Reset Enable</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a01bd2716917bb781553cacc20dadd736">  689</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDRPROC    (0x1 &lt;&lt; 14) // (WDTC) Watchdog Timer Restart</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a14f2f2814929d111a4e7e8e1225d8a68">  690</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDDIS      (0x1 &lt;&lt; 15) // (WDTC) Watchdog Disable</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a90b3b54b990353f42ea64454eeadc565">  691</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDD        (0xFFF &lt;&lt; 16) // (WDTC) Watchdog Delta Value</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1a49ae25dd4fc009d4992c8b41f35d5a">  692</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDDBGHLT   (0x1 &lt;&lt; 28) // (WDTC) Watchdog Debug Halt</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab9740dbe480fa2c505dea37ee6ad2161">  693</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDIDLEHLT  (0x1 &lt;&lt; 29) // (WDTC) Watchdog Idle Halt</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">// -------- WDTC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register --------</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa2d6bd01172c27288eb7d5dcdd18893c">  695</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDUNF      (0x1 &lt;&lt;  0) // (WDTC) Watchdog Underflow</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a07900f53d22ce8dc1576708761ca2f3b">  696</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDERR      (0x1 &lt;&lt;  1) // (WDTC) Watchdog Error</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Voltage Regulator Mode Controller Interface</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__VREG.html">_AT91S_VREG</a> {</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4efdcbc14c8c6c4da09911bdc8401748">VREG_MR</a>;   <span class="comment">// Voltage Regulator Mode Register</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a80b5c7d6ff3c5e88f0753039d8497ae8">AT91S_VREG</a>, *<a class="code" href="AT91SAM7S256_8h.html#a928409d560bb9bbcf5f33a1c0ff11127">AT91PS_VREG</a>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define VREG_MR         (AT91_CAST(AT91_REG *)  0x00000000) // (VREG_MR) Voltage Regulator Mode Register</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">// -------- VREG_MR : (VREG Offset: 0x0) Voltage Regulator Mode Register --------</span></div><div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af7e17711279e7d6ba81e03b87b6dffce">  710</a></span>&#160;<span class="preprocessor">#define AT91C_VREG_PSTDBY     (0x1 &lt;&lt;  0) // (VREG) Voltage Regulator Power Standby Mode</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Memory Controller Interface</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__MC.html">_AT91S_MC</a> {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     MC_RCR;    <span class="comment">// MC Remap Control Register</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     MC_ASR;    <span class="comment">// MC Abort Status Register</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     MC_AASR;   <span class="comment">// MC Abort Address Status Register</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[21];     <span class="comment">//</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     MC_FMR;    <span class="comment">// MC Flash Mode Register</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     MC_FCR;    <span class="comment">// MC Flash Command Register</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     MC_FSR;    <span class="comment">// MC Flash Status Register</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a65d8bc07b873894ee565051c8b24b3ec">AT91S_MC</a>, *<a class="code" href="AT91SAM7S256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define MC_RCR          (AT91_CAST(AT91_REG *)  0x00000000) // (MC_RCR) MC Remap Control Register</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define MC_ASR          (AT91_CAST(AT91_REG *)  0x00000004) // (MC_ASR) MC Abort Status Register</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define MC_AASR         (AT91_CAST(AT91_REG *)  0x00000008) // (MC_AASR) MC Abort Address Status Register</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define MC_FMR          (AT91_CAST(AT91_REG *)  0x00000060) // (MC_FMR) MC Flash Mode Register</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define MC_FCR          (AT91_CAST(AT91_REG *)  0x00000064) // (MC_FCR) MC Flash Command Register</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define MC_FSR          (AT91_CAST(AT91_REG *)  0x00000068) // (MC_FSR) MC Flash Status Register</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment">// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register --------</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">  735</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCB          (0x1 &lt;&lt;  0) // (MC) Remap Command Bit</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register --------</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">  737</a></span>&#160;<span class="preprocessor">#define AT91C_MC_UNDADD       (0x1 &lt;&lt;  0) // (MC) Undefined Addess Abort Status</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">  738</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MISADD       (0x1 &lt;&lt;  1) // (MC) Misaligned Addess Abort Status</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">  739</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTSZ        (0x3 &lt;&lt;  8) // (MC) Abort Size Status</span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a44e3602d58de4b878889737e353b61be">  740</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_BYTE                 (0x0 &lt;&lt;  8) // (MC) Byte</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0a13bdc3d578896c79a5bb02840317f9">  741</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_HWORD                (0x1 &lt;&lt;  8) // (MC) Half-word</span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">  742</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_WORD                 (0x2 &lt;&lt;  8) // (MC) Word</span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a722eba792397e6b4914393b1568bed7b">  743</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTTYP       (0x3 &lt;&lt; 10) // (MC) Abort Type Status</span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">  744</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAR                (0x0 &lt;&lt; 10) // (MC) Data Read</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a25c9e10a822050804bfb5447bba9ea98">  745</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAW                (0x1 &lt;&lt; 10) // (MC) Data Write</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">  746</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_FETCH                (0x2 &lt;&lt; 10) // (MC) Code Fetch</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">  747</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST0         (0x1 &lt;&lt; 16) // (MC) Master 0 Abort Source</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">  748</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST1         (0x1 &lt;&lt; 17) // (MC) Master 1 Abort Source</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">  749</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST0       (0x1 &lt;&lt; 24) // (MC) Saved Master 0 Abort Source</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adb9e13156e6ec0b2118e258087f267be">  750</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST1       (0x1 &lt;&lt; 25) // (MC) Saved Master 1 Abort Source</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">// -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register --------</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">  752</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FRDY         (0x1 &lt;&lt;  0) // (MC) Flash Ready</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">  753</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKE        (0x1 &lt;&lt;  2) // (MC) Lock Error</span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a51003d4a42a14b09c31e40b112a3444e">  754</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PROGE        (0x1 &lt;&lt;  3) // (MC) Programming Error</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acfb9c2131577637928888eba5e37feb9">  755</a></span>&#160;<span class="preprocessor">#define AT91C_MC_NEBP         (0x1 &lt;&lt;  7) // (MC) No Erase Before Programming</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abde1149723253a6b754a0e046a0743f2">  756</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FWS          (0x3 &lt;&lt;  8) // (MC) Flash Wait State</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a24a24f5e0887516b01745b784bb79acc">  757</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_0FWS                 (0x0 &lt;&lt;  8) // (MC) 1 cycle for Read, 2 for Write operations</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2c9b74e35c152de5a755a13a05e51349">  758</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_1FWS                 (0x1 &lt;&lt;  8) // (MC) 2 cycles for Read, 3 for Write operations</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a686bdaa960fa1c91cb3451b639aac253">  759</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_2FWS                 (0x2 &lt;&lt;  8) // (MC) 3 cycles for Read, 4 for Write operations</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a62e144d03d7512ddc936e3075294bfc0">  760</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_3FWS                 (0x3 &lt;&lt;  8) // (MC) 4 cycles for Read, 4 for Write operations</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">  761</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMCN         (0xFF &lt;&lt; 16) // (MC) Flash Microsecond Cycle Number</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">// -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register --------</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afa08db9089e589641ed9288d46c9614a">  763</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCMD         (0xF &lt;&lt;  0) // (MC) Flash Command</span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">  764</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_START_PROG           (0x1) // (MC) Starts the programming of th epage specified by PAGEN.</span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aab77d58f4a72dbf03af6402d0b62147e">  765</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_LOCK                 (0x2) // (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a60f398760749191c1d45abb7aa62862f">  766</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_PROG_AND_LOCK        (0x3) // (MC) The lock sequence automatically happens after the programming sequence is completed.</span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aab3859711589ff3e72f9f9f9404b32c6">  767</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_UNLOCK               (0x4) // (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN.</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3ef6511577c1f4d0027df47cb46b87ea">  768</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_ERASE_ALL            (0x8) // (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled.</span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#addf2b98be37e34298229d5bd71708381">  769</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_GP_NVM           (0xB) // (MC) Set General Purpose NVM bits.</span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a597031dde990b28e55feb8784e9c2869">  770</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_CLR_GP_NVM           (0xD) // (MC) Clear General Purpose NVM bits.</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0aa353f7ff15e472ebaa3495db64d9d1">  771</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_SECURITY         (0xF) // (MC) Set Security Bit.</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae5daf68a2f229a51d570dc384b20e984">  772</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PAGEN        (0x3FF &lt;&lt;  8) // (MC) Page Number</span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1cbd8e060f370881e5513905b9a4400d">  773</a></span>&#160;<span class="preprocessor">#define AT91C_MC_KEY          (0xFF &lt;&lt; 24) // (MC) Writing Protect Key</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">// -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register --------</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">  775</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SECURITY     (0x1 &lt;&lt;  4) // (MC) Security Bit Status</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a77973b31e0de8f783117d9e81624bd1d">  776</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM0       (0x1 &lt;&lt;  8) // (MC) Sector 0 Lock Status</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">  777</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM1       (0x1 &lt;&lt;  9) // (MC) Sector 1 Lock Status</span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a364c37442845f55309a2bd2a570fa65b">  778</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM2       (0x1 &lt;&lt; 10) // (MC) Sector 2 Lock Status</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3dbf487d59f269f85f06e9517e892820">  779</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM3       (0x1 &lt;&lt; 11) // (MC) Sector 3 Lock Status</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afcc44ce3e43904353c35801da8f07b4c">  780</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM4       (0x1 &lt;&lt; 12) // (MC) Sector 4 Lock Status</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a870f46762932a34cec683ea772e16939">  781</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM5       (0x1 &lt;&lt; 13) // (MC) Sector 5 Lock Status</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">  782</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM6       (0x1 &lt;&lt; 14) // (MC) Sector 6 Lock Status</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">  783</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM7       (0x1 &lt;&lt; 15) // (MC) Sector 7 Lock Status</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">  784</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS0       (0x1 &lt;&lt; 16) // (MC) Sector 0 Lock Status</span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6be750933740d336b55dd8d8e467a003">  785</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS1       (0x1 &lt;&lt; 17) // (MC) Sector 1 Lock Status</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">  786</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS2       (0x1 &lt;&lt; 18) // (MC) Sector 2 Lock Status</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1616435849d9c56515fe93afa5921e99">  787</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS3       (0x1 &lt;&lt; 19) // (MC) Sector 3 Lock Status</span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">  788</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS4       (0x1 &lt;&lt; 20) // (MC) Sector 4 Lock Status</span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a30747aaee928ce37676044fc054ef2d2">  789</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS5       (0x1 &lt;&lt; 21) // (MC) Sector 5 Lock Status</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af08178928b1c222b5c8f77118545a981">  790</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS6       (0x1 &lt;&lt; 22) // (MC) Sector 6 Lock Status</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae99cc78f64afd20d980185980bafc47d">  791</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS7       (0x1 &lt;&lt; 23) // (MC) Sector 7 Lock Status</span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">  792</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS8       (0x1 &lt;&lt; 24) // (MC) Sector 8 Lock Status</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a138a49a023ee1e8d4d5769d09813bb62">  793</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS9       (0x1 &lt;&lt; 25) // (MC) Sector 9 Lock Status</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">  794</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS10      (0x1 &lt;&lt; 26) // (MC) Sector 10 Lock Status</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8e6480d4c2ceb227a2478985322b115c">  795</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS11      (0x1 &lt;&lt; 27) // (MC) Sector 11 Lock Status</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">  796</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS12      (0x1 &lt;&lt; 28) // (MC) Sector 12 Lock Status</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a031625681fe68f737d2c94af5a7764d5">  797</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS13      (0x1 &lt;&lt; 29) // (MC) Sector 13 Lock Status</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a436c78823744781881884f699db34304">  798</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS14      (0x1 &lt;&lt; 30) // (MC) Sector 14 Lock Status</span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab49990c4303faa7aa6c0165a602b3931">  799</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS15      (0x1 &lt;&lt; 31) // (MC) Sector 15 Lock Status</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Serial Parallel Interface</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SPI.html">_AT91S_SPI</a> {</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_CR;    <span class="comment">// Control Register</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_MR;    <span class="comment">// Mode Register</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_RDR;   <span class="comment">// Receive Data Register</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_TDR;   <span class="comment">// Transmit Data Register</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_SR;    <span class="comment">// Status Register</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_IER;   <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_IDR;   <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_IMR;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[4];  <span class="comment">//</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_CSR[4];    <span class="comment">// Chip Select Register</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[48];     <span class="comment">//</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_RPR;   <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_RCR;   <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_TPR;   <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_TCR;   <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_RNCR;  <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SPI_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a6f8ffad1297565030f16fa75b0adeaf8">AT91S_SPI</a>, *<a class="code" href="AT91SAM7S256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a>;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define SPI_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (SPI_CR) Control Register</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define SPI_MR          (AT91_CAST(AT91_REG *)  0x00000004) // (SPI_MR) Mode Register</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define SPI_RDR         (AT91_CAST(AT91_REG *)  0x00000008) // (SPI_RDR) Receive Data Register</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define SPI_TDR         (AT91_CAST(AT91_REG *)  0x0000000C) // (SPI_TDR) Transmit Data Register</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define SPI_SR          (AT91_CAST(AT91_REG *)  0x00000010) // (SPI_SR) Status Register</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define SPI_IER         (AT91_CAST(AT91_REG *)  0x00000014) // (SPI_IER) Interrupt Enable Register</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define SPI_IDR         (AT91_CAST(AT91_REG *)  0x00000018) // (SPI_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define SPI_IMR         (AT91_CAST(AT91_REG *)  0x0000001C) // (SPI_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define SPI_CSR         (AT91_CAST(AT91_REG *)  0x00000030) // (SPI_CSR) Chip Select Register</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register --------</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af8b6cf825aa844af2db7ad732771d676">  841</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIEN       (0x1 &lt;&lt;  0) // (SPI) SPI Enable</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acc6bb7762dad073f7f4b19abf04a389a">  842</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIDIS      (0x1 &lt;&lt;  1) // (SPI) SPI Disable</span></div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a62264b14022d2ed854bd8a9961f121fc">  843</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SWRST       (0x1 &lt;&lt;  7) // (SPI) SPI Software reset</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">  844</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LASTXFER    (0x1 &lt;&lt; 24) // (SPI) SPI Last Transfer</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register --------</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a479f6b3128f737b47531279618b667f7">  846</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MSTR        (0x1 &lt;&lt;  0) // (SPI) Master/Slave Mode</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">  847</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PS          (0x1 &lt;&lt;  1) // (SPI) Peripheral Select</span></div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">  848</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_FIXED                (0x0 &lt;&lt;  1) // (SPI) Fixed Peripheral Select</span></div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae633f0edacf72f6ed9a09979289183fc">  849</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_VARIABLE             (0x1 &lt;&lt;  1) // (SPI) Variable Peripheral Select</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a421746a552f05b77817e1ebcc8ded96c">  850</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCSDEC      (0x1 &lt;&lt;  2) // (SPI) Chip Select Decode</span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">  851</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_FDIV        (0x1 &lt;&lt;  3) // (SPI) Clock Selection</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a42cacded2971792f4ba8c9909b658351">  852</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODFDIS     (0x1 &lt;&lt;  4) // (SPI) Mode Fault Detection</span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">  853</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LLB         (0x1 &lt;&lt;  7) // (SPI) Clock Selection</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">  854</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCS         (0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2377012e46cf5b1981b40333c43004fa">  855</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCS      (0xFF &lt;&lt; 24) // (SPI) Delay Between Chip Selects</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register --------</span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">  857</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RD          (0xFFFF &lt;&lt;  0) // (SPI) Receive Data</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab2be5161c5a993475193d9b570e90077">  858</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RPCS        (0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register --------</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">  860</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TD          (0xFFFF &lt;&lt;  0) // (SPI) Transmit Data</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8f92018227b7c2e18c163e0c650d566e">  861</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TPCS        (0xF &lt;&lt; 16) // (SPI) Peripheral Chip Select Status</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">// -------- SPI_SR : (SPI Offset: 0x10) Status Register --------</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a22e75b78402111d55c7eb78cf540c096">  863</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RDRF        (0x1 &lt;&lt;  0) // (SPI) Receive Data Register Full</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a56ad596122900367194c9701a4100cc6">  864</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TDRE        (0x1 &lt;&lt;  1) // (SPI) Transmit Data Register Empty</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac0e07aa9c32da2093dca301108785c77">  865</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODF        (0x1 &lt;&lt;  2) // (SPI) Mode Fault Error</span></div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">  866</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_OVRES       (0x1 &lt;&lt;  3) // (SPI) Overrun Error Status</span></div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab58d70225915de985a5253431b6cfbfd">  867</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDRX       (0x1 &lt;&lt;  4) // (SPI) End of Receiver Transfer</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a89af683d676b67f1ad69fb6412954e4b">  868</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDTX       (0x1 &lt;&lt;  5) // (SPI) End of Receiver Transfer</span></div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a142e654f86c8bfdf000b7023643f8e88">  869</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RXBUFF      (0x1 &lt;&lt;  6) // (SPI) RXBUFF Interrupt</span></div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">  870</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXBUFE      (0x1 &lt;&lt;  7) // (SPI) TXBUFE Interrupt</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ace9aa7a013275f15f98be885f53d38ea">  871</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NSSR        (0x1 &lt;&lt;  8) // (SPI) NSSR Interrupt</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad71ab9171309a50418dce0384ae107e3">  872</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXEMPTY     (0x1 &lt;&lt;  9) // (SPI) TXEMPTY Interrupt</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeb37401a277a158bc56530c48cfc939a">  873</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIENS      (0x1 &lt;&lt; 16) // (SPI) Enable Status</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register --------</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register --------</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register --------</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register --------</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">  878</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CPOL        (0x1 &lt;&lt;  0) // (SPI) Clock Polarity</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a328473b3283187759952d9d202244b7c">  879</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NCPHA       (0x1 &lt;&lt;  1) // (SPI) Clock Phase</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">  880</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CSAAT       (0x1 &lt;&lt;  3) // (SPI) Chip Select Active After Transfer</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3a905093a22aecf9818ecefe9a67f51a">  881</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_BITS        (0xF &lt;&lt;  4) // (SPI) Bits Per Transfer</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">  882</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_8                    (0x0 &lt;&lt;  4) // (SPI) 8 Bits Per transfer</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac28697cac7288825cf48fcd73eedddf0">  883</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_9                    (0x1 &lt;&lt;  4) // (SPI) 9 Bits Per transfer</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a402baea61bde4ca4b266f37c09793e6a">  884</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_10                   (0x2 &lt;&lt;  4) // (SPI) 10 Bits Per transfer</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae80f2a00ab34077c868b21a587f0c68e">  885</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_11                   (0x3 &lt;&lt;  4) // (SPI) 11 Bits Per transfer</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a846425a366188702bcf98d17ade90c4b">  886</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_12                   (0x4 &lt;&lt;  4) // (SPI) 12 Bits Per transfer</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1b82d14749d1d1f796054638d0d98480">  887</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_13                   (0x5 &lt;&lt;  4) // (SPI) 13 Bits Per transfer</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a281cda5d012229e61615478d10b1d9bf">  888</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_14                   (0x6 &lt;&lt;  4) // (SPI) 14 Bits Per transfer</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">  889</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_15                   (0x7 &lt;&lt;  4) // (SPI) 15 Bits Per transfer</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae82c536038593b7a5952476e94067017">  890</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_16                   (0x8 &lt;&lt;  4) // (SPI) 16 Bits Per transfer</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a55d464c3b90c13b2d133360ddcd06f51">  891</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SCBR        (0xFF &lt;&lt;  8) // (SPI) Serial Clock Baud Rate</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">  892</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBS       (0xFF &lt;&lt; 16) // (SPI) Delay Before SPCK</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a62eb4fc41727d04cfa69f31536e060e8">  893</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCT      (0xFF &lt;&lt; 24) // (SPI) Delay Between Consecutive Transfers</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__ADC.html">_AT91S_ADC</a> {</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CR;    <span class="comment">// ADC Control Register</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_MR;    <span class="comment">// ADC Mode Register</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[2];  <span class="comment">//</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CHER;  <span class="comment">// ADC Channel Enable Register</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CHDR;  <span class="comment">// ADC Channel Disable Register</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CHSR;  <span class="comment">// ADC Channel Status Register</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_SR;    <span class="comment">// ADC Status Register</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_LCDR;  <span class="comment">// ADC Last Converted Data Register</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_IER;   <span class="comment">// ADC Interrupt Enable Register</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_IDR;   <span class="comment">// ADC Interrupt Disable Register</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_IMR;   <span class="comment">// ADC Interrupt Mask Register</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR0;  <span class="comment">// ADC Channel Data Register 0</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR1;  <span class="comment">// ADC Channel Data Register 1</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR2;  <span class="comment">// ADC Channel Data Register 2</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR3;  <span class="comment">// ADC Channel Data Register 3</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR4;  <span class="comment">// ADC Channel Data Register 4</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR5;  <span class="comment">// ADC Channel Data Register 5</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR6;  <span class="comment">// ADC Channel Data Register 6</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_CDR7;  <span class="comment">// ADC Channel Data Register 7</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[44];     <span class="comment">//</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_RPR;   <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_RCR;   <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_TPR;   <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_TCR;   <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_RNCR;  <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     ADC_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a5532b0195b9c88de30a74b7d38c072ac">AT91S_ADC</a>, *<a class="code" href="AT91SAM7S256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define ADC_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (ADC_CR) ADC Control Register</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define ADC_MR          (AT91_CAST(AT91_REG *)  0x00000004) // (ADC_MR) ADC Mode Register</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define ADC_CHER        (AT91_CAST(AT91_REG *)  0x00000010) // (ADC_CHER) ADC Channel Enable Register</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define ADC_CHDR        (AT91_CAST(AT91_REG *)  0x00000014) // (ADC_CHDR) ADC Channel Disable Register</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define ADC_CHSR        (AT91_CAST(AT91_REG *)  0x00000018) // (ADC_CHSR) ADC Channel Status Register</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define ADC_SR          (AT91_CAST(AT91_REG *)  0x0000001C) // (ADC_SR) ADC Status Register</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define ADC_LCDR        (AT91_CAST(AT91_REG *)  0x00000020) // (ADC_LCDR) ADC Last Converted Data Register</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define ADC_IER         (AT91_CAST(AT91_REG *)  0x00000024) // (ADC_IER) ADC Interrupt Enable Register</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define ADC_IDR         (AT91_CAST(AT91_REG *)  0x00000028) // (ADC_IDR) ADC Interrupt Disable Register</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define ADC_IMR         (AT91_CAST(AT91_REG *)  0x0000002C) // (ADC_IMR) ADC Interrupt Mask Register</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define ADC_CDR0        (AT91_CAST(AT91_REG *)  0x00000030) // (ADC_CDR0) ADC Channel Data Register 0</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define ADC_CDR1        (AT91_CAST(AT91_REG *)  0x00000034) // (ADC_CDR1) ADC Channel Data Register 1</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define ADC_CDR2        (AT91_CAST(AT91_REG *)  0x00000038) // (ADC_CDR2) ADC Channel Data Register 2</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define ADC_CDR3        (AT91_CAST(AT91_REG *)  0x0000003C) // (ADC_CDR3) ADC Channel Data Register 3</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define ADC_CDR4        (AT91_CAST(AT91_REG *)  0x00000040) // (ADC_CDR4) ADC Channel Data Register 4</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define ADC_CDR5        (AT91_CAST(AT91_REG *)  0x00000044) // (ADC_CDR5) ADC Channel Data Register 5</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define ADC_CDR6        (AT91_CAST(AT91_REG *)  0x00000048) // (ADC_CDR6) ADC Channel Data Register 6</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define ADC_CDR7        (AT91_CAST(AT91_REG *)  0x0000004C) // (ADC_CDR7) ADC Channel Data Register 7</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">// -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register --------</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a972700edcba18d5ec76efb303adbad79">  953</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SWRST       (0x1 &lt;&lt;  0) // (ADC) Software Reset</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad799c86acf8342e36503ba1c25b073c7">  954</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_START       (0x1 &lt;&lt;  1) // (ADC) Start Conversion</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">// -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register --------</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afbadae557258fc5fdebd433c7c82e317">  956</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGEN       (0x1 &lt;&lt;  0) // (ADC) Trigger Enable</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad0fa67049a0c2e2c6d94fada1229174d">  957</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_DIS                  (0x0) // (ADC) Hradware triggers are disabled. Starting a conversion is only possible by software</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8">  958</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_EN                   (0x1) // (ADC) Hardware trigger selected by TRGSEL field is enabled.</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4972cf053a99608bcb9f985e45094b2d">  959</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGSEL      (0x7 &lt;&lt;  1) // (ADC) Trigger Selection</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aac4efeaf92a198ed16e966f3de3540eb">  960</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA0                (0x0 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO0</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae8f35e26ac80db8962debf00d4870a84">  961</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA1                (0x1 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO1</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551">  962</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA2                (0x2 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO2</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd">  963</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA3                (0x3 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO3</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac78de193960c2adf54b775005c366b29">  964</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA4                (0x4 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO4</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac93c487076e168b665e0ad89487e49ed">  965</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA5                (0x5 &lt;&lt;  1) // (ADC) Selected TRGSEL = TIAO5</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad1db4a714e44fdc0a4be538acdba7d02">  966</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_EXT                  (0x6 &lt;&lt;  1) // (ADC) Selected TRGSEL = External Trigger</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a88d155341c5779a0f08c51132d3375f7">  967</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LOWRES      (0x1 &lt;&lt;  4) // (ADC) Resolution.</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aec8651275d453528e1272c588802ec58">  968</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_10_BIT               (0x0 &lt;&lt;  4) // (ADC) 10-bit resolution</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0">  969</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_8_BIT                (0x1 &lt;&lt;  4) // (ADC) 8-bit resolution</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ada99816b2e9355e47ef51f9b5215c335">  970</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SLEEP       (0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2247eb3f048503b4180c764282469c7e">  971</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_NORMAL_MODE          (0x0 &lt;&lt;  5) // (ADC) Normal Mode</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7">  972</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_MODE                 (0x1 &lt;&lt;  5) // (ADC) Sleep Mode</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a666903aab4d6d173d6a2be5cbee5a91a">  973</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PRESCAL     (0x3F &lt;&lt;  8) // (ADC) Prescaler rate selection</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad7ac5ddb52d3901392845a7785966639">  974</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_STARTUP     (0x1F &lt;&lt; 16) // (ADC) Startup Time</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9aa84fa92b822b39846338d8cccf74f7">  975</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SHTIM       (0xF &lt;&lt; 24) // (ADC) Sample &amp; Hold Time</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">// --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register --------</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c">  977</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH0         (0x1 &lt;&lt;  0) // (ADC) Channel 0</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8cd6e3c8054b870d298bb5699c7316ff">  978</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH1         (0x1 &lt;&lt;  1) // (ADC) Channel 1</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aad0995795a79ac1c1f1b74815f8e2293">  979</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH2         (0x1 &lt;&lt;  2) // (ADC) Channel 2</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab6e8f5691d393361fbacaafd8c89582e">  980</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH3         (0x1 &lt;&lt;  3) // (ADC) Channel 3</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a97e16ace28251722c584b4280b622957">  981</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH4         (0x1 &lt;&lt;  4) // (ADC) Channel 4</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a50f38360d62a234b31d0366fbdc34c76">  982</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH5         (0x1 &lt;&lt;  5) // (ADC) Channel 5</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1ce42d0cb7097148f687114a2ea0d397">  983</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH6         (0x1 &lt;&lt;  6) // (ADC) Channel 6</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1">  984</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH7         (0x1 &lt;&lt;  7) // (ADC) Channel 7</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">// --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register --------</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">// --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register --------</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register --------</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa316fae8475ce0c9a6682f044562f3d7">  988</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC0        (0x1 &lt;&lt;  0) // (ADC) End of Conversion</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a">  989</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC1        (0x1 &lt;&lt;  1) // (ADC) End of Conversion</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab4b40c319eaa030e00013e12a3bfa75a">  990</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC2        (0x1 &lt;&lt;  2) // (ADC) End of Conversion</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac567e555318a720b4d557849d2f6d700">  991</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC3        (0x1 &lt;&lt;  3) // (ADC) End of Conversion</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e">  992</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC4        (0x1 &lt;&lt;  4) // (ADC) End of Conversion</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59">  993</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC5        (0x1 &lt;&lt;  5) // (ADC) End of Conversion</span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a36015c395ec0657baa15f9207018c936">  994</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC6        (0x1 &lt;&lt;  6) // (ADC) End of Conversion</span></div><div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16">  995</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC7        (0x1 &lt;&lt;  7) // (ADC) End of Conversion</span></div><div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a349c689ac20864d4080a649ad30a22be">  996</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE0       (0x1 &lt;&lt;  8) // (ADC) Overrun Error</span></div><div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2e45ab30402efac24e53687833b5b78d">  997</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE1       (0x1 &lt;&lt;  9) // (ADC) Overrun Error</span></div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a37198e39621f67c6606d1d23864989ff">  998</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE2       (0x1 &lt;&lt; 10) // (ADC) Overrun Error</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a88a63d788292588a66defcc65baae042">  999</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE3       (0x1 &lt;&lt; 11) // (ADC) Overrun Error</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a12cba051215d62f2a0938ba87186f124"> 1000</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE4       (0x1 &lt;&lt; 12) // (ADC) Overrun Error</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a857886e4f5ef6de9eebab40a7f72ea86"> 1001</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE5       (0x1 &lt;&lt; 13) // (ADC) Overrun Error</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afe011a0b0ae4ff2821778c4f97274164"> 1002</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE6       (0x1 &lt;&lt; 14) // (ADC) Overrun Error</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb"> 1003</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE7       (0x1 &lt;&lt; 15) // (ADC) Overrun Error</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7df72b64904d8a4b55898f8f57759127"> 1004</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DRDY        (0x1 &lt;&lt; 16) // (ADC) Data Ready</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427"> 1005</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_GOVRE       (0x1 &lt;&lt; 17) // (ADC) General Overrun</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0"> 1006</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_ENDRX       (0x1 &lt;&lt; 18) // (ADC) End of Receiver Transfer</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7793a830769075a3a15746803fb5027e"> 1007</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RXBUFF      (0x1 &lt;&lt; 19) // (ADC) RXBUFF Interrupt</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">// -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register --------</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1e83e24d50f62c20b423dd07075ae595"> 1009</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LDATA       (0x3FF &lt;&lt;  0) // (ADC) Last Data Converted</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">// -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register --------</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">// -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register --------</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">// -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register --------</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">// -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 --------</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0b5076a2aef46ea672a417316f410a96"> 1014</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DATA        (0x3FF &lt;&lt;  0) // (ADC) Converted Data</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">// -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 --------</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment">// -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 --------</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment">// -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 --------</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">// -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 --------</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">// -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 --------</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">// -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 --------</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">// -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 --------</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__SSC.html">_AT91S_SSC</a> {</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_CR;    <span class="comment">// Control Register</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_CMR;   <span class="comment">// Clock Mode Register</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[2];  <span class="comment">//</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RCMR;  <span class="comment">// Receive Clock ModeRegister</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RFMR;  <span class="comment">// Receive Frame Mode Register</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_TCMR;  <span class="comment">// Transmit Clock Mode Register</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_TFMR;  <span class="comment">// Transmit Frame Mode Register</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RHR;   <span class="comment">// Receive Holding Register</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_THR;   <span class="comment">// Transmit Holding Register</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[2];  <span class="comment">//</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RSHR;  <span class="comment">// Receive Sync Holding Register</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_TSHR;  <span class="comment">// Transmit Sync Holding Register</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[2];  <span class="comment">//</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_SR;    <span class="comment">// Status Register</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_IER;   <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_IDR;   <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_IMR;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4f92c37690efa2dc448901e3d194292f">Reserved3</a>[44];     <span class="comment">//</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RPR;   <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RCR;   <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_TPR;   <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_TCR;   <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_RNCR;  <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     SSC_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a5f5906b2353858357fa0d4375aa7a358">AT91S_SSC</a>, *<a class="code" href="AT91SAM7S256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a>;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define SSC_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (SSC_CR) Control Register</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define SSC_CMR         (AT91_CAST(AT91_REG *)  0x00000004) // (SSC_CMR) Clock Mode Register</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define SSC_RCMR        (AT91_CAST(AT91_REG *)  0x00000010) // (SSC_RCMR) Receive Clock ModeRegister</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define SSC_RFMR        (AT91_CAST(AT91_REG *)  0x00000014) // (SSC_RFMR) Receive Frame Mode Register</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define SSC_TCMR        (AT91_CAST(AT91_REG *)  0x00000018) // (SSC_TCMR) Transmit Clock Mode Register</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define SSC_TFMR        (AT91_CAST(AT91_REG *)  0x0000001C) // (SSC_TFMR) Transmit Frame Mode Register</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define SSC_RHR         (AT91_CAST(AT91_REG *)  0x00000020) // (SSC_RHR) Receive Holding Register</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define SSC_THR         (AT91_CAST(AT91_REG *)  0x00000024) // (SSC_THR) Transmit Holding Register</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define SSC_RSHR        (AT91_CAST(AT91_REG *)  0x00000030) // (SSC_RSHR) Receive Sync Holding Register</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define SSC_TSHR        (AT91_CAST(AT91_REG *)  0x00000034) // (SSC_TSHR) Transmit Sync Holding Register</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define SSC_SR          (AT91_CAST(AT91_REG *)  0x00000040) // (SSC_SR) Status Register</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define SSC_IER         (AT91_CAST(AT91_REG *)  0x00000044) // (SSC_IER) Interrupt Enable Register</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define SSC_IDR         (AT91_CAST(AT91_REG *)  0x00000048) // (SSC_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define SSC_IMR         (AT91_CAST(AT91_REG *)  0x0000004C) // (SSC_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register --------</span></div><div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b"> 1075</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXEN        (0x1 &lt;&lt;  0) // (SSC) Receive Enable</span></div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa071e5024c302d4051cb47cacaa48b70"> 1076</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXDIS       (0x1 &lt;&lt;  1) // (SSC) Receive Disable</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a57ac83bbf3f2b07e8852e4af21a98590"> 1077</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEN        (0x1 &lt;&lt;  8) // (SSC) Transmit Enable</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a98635a33b6c91953eb908c3bdb772ed3"> 1078</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXDIS       (0x1 &lt;&lt;  9) // (SSC) Transmit Disable</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9633270e3ed0b135ee575e473af59923"> 1079</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SWRST       (0x1 &lt;&lt; 15) // (SSC) Software Reset</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register --------</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9e6b3d5f9d5231a49474899822f082b5"> 1081</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKS         (0x3 &lt;&lt;  0) // (SSC) Receive/Transmit Clock Selection</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af3b0d5267e547d14533fe6ab39735b71"> 1082</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_DIV                  (0x0) // (SSC) Divided Clock</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a91f865117049de686415648540bfbd17"> 1083</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_TK                   (0x1) // (SSC) TK Clock signal</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7abfd3e00e922c8d2c484aac620b5879"> 1084</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_RK                   (0x2) // (SSC) RK pin</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a24072139b3dd18a7a36aa249794aa226"> 1085</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKO         (0x7 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode Selection</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7"> 1086</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_NONE                 (0x0 &lt;&lt;  2) // (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7aa0a9a799502b274da42f61ba8f8ff8"> 1087</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_CONTINOUS            (0x1 &lt;&lt;  2) // (SSC) Continuous Receive/Transmit Clock RK pin: Output</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8ed1083dc80124599c9e85fe3fa600c2"> 1088</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_DATA_TX              (0x2 &lt;&lt;  2) // (SSC) Receive/Transmit Clock only during data transfers RK pin: Output</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2ccc913719c9e584d1c8a67f988696fb"> 1089</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKI         (0x1 &lt;&lt;  5) // (SSC) Receive/Transmit Clock Inversion</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4b085ac152c89d19d2119d4dbc4748d1"> 1090</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_START       (0xF &lt;&lt;  8) // (SSC) Receive/Transmit Start Selection</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6d01e790e729a53955ce1fe9c5d77a6b"> 1091</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_CONTINOUS            (0x0 &lt;&lt;  8) // (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data.</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a90707e309129adcae1a4ef93e66b4667"> 1092</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_TX                   (0x1 &lt;&lt;  8) // (SSC) Transmit/Receive start</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a047db59e34c88b4624217e34e45f3786"> 1093</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LOW_RF               (0x2 &lt;&lt;  8) // (SSC) Detection of a low level on RF input</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af6987f76f45123f2eb48b4a22287407a"> 1094</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_HIGH_RF              (0x3 &lt;&lt;  8) // (SSC) Detection of a high level on RF input</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afd4e58b365fb2e0c3a584f83c4a51706"> 1095</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_FALL_RF              (0x4 &lt;&lt;  8) // (SSC) Detection of a falling edge on RF input</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeca4c3425f3a4b2da6dc816387833236"> 1096</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_RISE_RF              (0x5 &lt;&lt;  8) // (SSC) Detection of a rising edge on RF input</span></div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff"> 1097</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LEVEL_RF             (0x6 &lt;&lt;  8) // (SSC) Detection of any level change on RF input</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930"> 1098</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_EDGE_RF              (0x7 &lt;&lt;  8) // (SSC) Detection of any edge on RF input</span></div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4"> 1099</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_0                    (0x8 &lt;&lt;  8) // (SSC) Compare 0</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8a4c629d363ed4f14b05873023f65242"> 1100</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STTDLY      (0xFF &lt;&lt; 16) // (SSC) Receive/Transmit Start Delay</span></div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd"> 1101</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PERIOD      (0xFF &lt;&lt; 24) // (SSC) Receive/Transmit Period Divider Selection</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register --------</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aebfe3d53df7cd7457d21b8e7f577031e"> 1103</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATLEN      (0x1F &lt;&lt;  0) // (SSC) Data Length</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a041f3a41034bc6b75137170b81747d0c"> 1104</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_LOOP        (0x1 &lt;&lt;  5) // (SSC) Loop Mode</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a934f2e5cc17964df08cf48c89913bfbe"> 1105</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_MSBF        (0x1 &lt;&lt;  7) // (SSC) Most Significant Bit First</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acc9a2e81348cda02f7ebd988a44a2453"> 1106</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATNB       (0xF &lt;&lt;  8) // (SSC) Data Number per Frame</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6583880582b7d73e3f014e218b83e844"> 1107</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSLEN       (0xF &lt;&lt; 16) // (SSC) Receive/Transmit Frame Sync length</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aebae2d8d8c6dfda036da6c983c553a24"> 1108</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSOS        (0x7 &lt;&lt; 20) // (SSC) Receive/Transmit Frame Sync Output Selection</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5ed0c5f75224acc7fc446a37bab08047"> 1109</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NONE                 (0x0 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a27e019b859556184fb783c6efd30b8b1"> 1110</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NEGATIVE             (0x1 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7"> 1111</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_POSITIVE             (0x2 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae16b1194e6d76a21e5842a168ce60c67"> 1112</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_LOW                  (0x3 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a010d88ba3e69717538818da4e93da453"> 1113</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_HIGH                 (0x4 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c"> 1114</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_TOGGLE               (0x5 &lt;&lt; 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abb16b227b07b73970fc7643a8e2c2677"> 1115</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSEDGE      (0x1 &lt;&lt; 24) // (SSC) Frame Sync Edge Detection</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register --------</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register --------</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abffd823a26b0bdc8736d168b7b29b2ae"> 1118</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATDEF      (0x1 &lt;&lt;  5) // (SSC) Data Default Value</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a928cb94b3d4345577eb71a0384f1e2b1"> 1119</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSDEN       (0x1 &lt;&lt; 23) // (SSC) Frame Sync Data Enable</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register --------</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afa0220dcd9f6cb602a72e0c594589c6b"> 1121</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXRDY       (0x1 &lt;&lt;  0) // (SSC) Transmit Ready</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3e83e20c81520ec24b1f2d58a623410b"> 1122</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEMPTY     (0x1 &lt;&lt;  1) // (SSC) Transmit Empty</span></div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a94576c033a97680baef94a239ff51457"> 1123</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDTX       (0x1 &lt;&lt;  2) // (SSC) End Of Transmission</span></div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a79bb1798c375e73a0ee053722fa6b9b6"> 1124</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXBUFE      (0x1 &lt;&lt;  3) // (SSC) Transmit Buffer Empty</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0943564de8f25d715a60277a1138ef85"> 1125</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXRDY       (0x1 &lt;&lt;  4) // (SSC) Receive Ready</span></div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a97cb0b39454b8384237dbd20a3d280d7"> 1126</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_OVRUN       (0x1 &lt;&lt;  5) // (SSC) Receive Overrun</span></div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8"> 1127</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDRX       (0x1 &lt;&lt;  6) // (SSC) End of Reception</span></div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a89870caf2f23d997e01a5b7f61b09261"> 1128</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXBUFF      (0x1 &lt;&lt;  7) // (SSC) Receive Buffer Full</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a00b33f71ce89a3d1482901b72a4b020f"> 1129</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXSYN       (0x1 &lt;&lt; 10) // (SSC) Transmit Sync</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a"> 1130</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXSYN       (0x1 &lt;&lt; 11) // (SSC) Receive Sync</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab5ed21f902c53a28156aef969036856c"> 1131</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXENA       (0x1 &lt;&lt; 16) // (SSC) Transmit Enable</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55"> 1132</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXENA       (0x1 &lt;&lt; 17) // (SSC) Receive Enable</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register --------</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register --------</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register --------</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Usart</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__USART.html">_AT91S_USART</a> {</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_CR;     <span class="comment">// Control Register</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_MR;     <span class="comment">// Mode Register</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_IER;    <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_IDR;    <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_IMR;    <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_CSR;    <span class="comment">// Channel Status Register</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_RHR;    <span class="comment">// Receiver Holding Register</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_THR;    <span class="comment">// Transmitter Holding Register</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_BRGR;   <span class="comment">// Baud Rate Generator Register</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_RTOR;   <span class="comment">// Receiver Time-out Register</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_TTGR;   <span class="comment">// Transmitter Time-guard Register</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[5];  <span class="comment">//</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_FIDI;   <span class="comment">// FI_DI_Ratio Register</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_NER;    <span class="comment">// Nb Errors Register</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_IF;     <span class="comment">// IRDA_FILTER Register</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[44];     <span class="comment">//</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_RPR;    <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_RCR;    <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_TPR;    <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_TCR;    <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_RNPR;   <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_RNCR;   <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_TNPR;   <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_TNCR;   <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_PTCR;   <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     US_PTSR;   <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a0c6dd3e35e09fffcd2ba0e655688ce6d">AT91S_USART</a>, *<a class="code" href="AT91SAM7S256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a>;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define US_CR           (AT91_CAST(AT91_REG *)  0x00000000) // (US_CR) Control Register</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define US_MR           (AT91_CAST(AT91_REG *)  0x00000004) // (US_MR) Mode Register</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define US_IER          (AT91_CAST(AT91_REG *)  0x00000008) // (US_IER) Interrupt Enable Register</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define US_IDR          (AT91_CAST(AT91_REG *)  0x0000000C) // (US_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define US_IMR          (AT91_CAST(AT91_REG *)  0x00000010) // (US_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define US_CSR          (AT91_CAST(AT91_REG *)  0x00000014) // (US_CSR) Channel Status Register</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define US_RHR          (AT91_CAST(AT91_REG *)  0x00000018) // (US_RHR) Receiver Holding Register</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define US_THR          (AT91_CAST(AT91_REG *)  0x0000001C) // (US_THR) Transmitter Holding Register</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define US_BRGR         (AT91_CAST(AT91_REG *)  0x00000020) // (US_BRGR) Baud Rate Generator Register</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define US_RTOR         (AT91_CAST(AT91_REG *)  0x00000024) // (US_RTOR) Receiver Time-out Register</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define US_TTGR         (AT91_CAST(AT91_REG *)  0x00000028) // (US_TTGR) Transmitter Time-guard Register</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define US_FIDI         (AT91_CAST(AT91_REG *)  0x00000040) // (US_FIDI) FI_DI_Ratio Register</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define US_NER          (AT91_CAST(AT91_REG *)  0x00000044) // (US_NER) Nb Errors Register</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define US_IF           (AT91_CAST(AT91_REG *)  0x0000004C) // (US_IF) IRDA_FILTER Register</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register --------</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a667a687bad11763e128d9d03f7872462"> 1188</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTBRK       (0x1 &lt;&lt;  9) // (USART) Start Break</span></div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a34fbaef25acd1b86017f2969bc0af0c4"> 1189</a></span>&#160;<span class="preprocessor">#define AT91C_US_STPBRK       (0x1 &lt;&lt; 10) // (USART) Stop Break</span></div><div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c"> 1190</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTTO        (0x1 &lt;&lt; 11) // (USART) Start Time-out</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aee64c1f2590ee543e81b7a5f11bbda12"> 1191</a></span>&#160;<span class="preprocessor">#define AT91C_US_SENDA        (0x1 &lt;&lt; 12) // (USART) Send Address</span></div><div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9696b5b211bed0957e0ce3fbb407e13b"> 1192</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTIT        (0x1 &lt;&lt; 13) // (USART) Reset Iterations</span></div><div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878"> 1193</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTNACK      (0x1 &lt;&lt; 14) // (USART) Reset Non Acknowledge</span></div><div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a83f36ddece1b0f57d3c165b281c2a457"> 1194</a></span>&#160;<span class="preprocessor">#define AT91C_US_RETTO        (0x1 &lt;&lt; 15) // (USART) Rearm Time-out</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa8ff739ad732697c1e4b776f38d343ef"> 1195</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTREN        (0x1 &lt;&lt; 16) // (USART) Data Terminal ready Enable</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e"> 1196</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTRDIS       (0x1 &lt;&lt; 17) // (USART) Data Terminal ready Disable</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afa2f776efe032418af98b643ffb3f8e3"> 1197</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSEN        (0x1 &lt;&lt; 18) // (USART) Request to Send enable</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a211282d443fd0b66b9aeb52269bf8a19"> 1198</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSDIS       (0x1 &lt;&lt; 19) // (USART) Request to Send Disable</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register --------</span></div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9"> 1200</a></span>&#160;<span class="preprocessor">#define AT91C_US_USMODE       (0xF &lt;&lt;  0) // (USART) Usart mode</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aedc8f1da3d47745d56ae7a94c9900e53"> 1201</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_NORMAL               (0x0) // (USART) Normal</span></div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a08841e157236369a9878ee21539c937a"> 1202</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_RS485                (0x1) // (USART) RS485</span></div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aff13736853d74e95c9bdf99b4d1d50c2"> 1203</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_HWHSH                (0x2) // (USART) Hardware Handshaking</span></div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad"> 1204</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_MODEM                (0x3) // (USART) Modem</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a485a64212cf24e677c95d32e0bf77bf4"> 1205</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_0            (0x4) // (USART) ISO7816 protocol: T = 0</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a426462a8b108ad93aeee66c233ef7cfe"> 1206</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_1            (0x6) // (USART) ISO7816 protocol: T = 1</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac312d738280e765e9889e11981230bec"> 1207</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_IRDA                 (0x8) // (USART) IrDA</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce"> 1208</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_SWHSH                (0xC) // (USART) Software Handshaking</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab954e9525e22961efd5283060bf8c26e"> 1209</a></span>&#160;<span class="preprocessor">#define AT91C_US_CLKS         (0x3 &lt;&lt;  4) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a96988c1c28f85099e88679fdc389b02f"> 1210</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_CLOCK                (0x0 &lt;&lt;  4) // (USART) Clock</span></div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af59a5002bd0b6b0b544fea38b48d6df6"> 1211</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_FDIV1                (0x1 &lt;&lt;  4) // (USART) fdiv1</span></div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4d4ac43a530645d31920ab7a0e97656d"> 1212</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_SLOW                 (0x2 &lt;&lt;  4) // (USART) slow_clock (ARM)</span></div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a739f61b8aac76af08dc42b3af9505abd"> 1213</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_EXT                  (0x3 &lt;&lt;  4) // (USART) External (SCK)</span></div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a"> 1214</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHRL         (0x3 &lt;&lt;  6) // (USART) Clock Selection (Baud Rate generator Input Clock</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a330e29f7f16295c2b25853dad22c87f7"> 1215</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_5_BITS               (0x0 &lt;&lt;  6) // (USART) Character Length: 5 bits</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8a05bbd1b8cd25765a81934f73e07e55"> 1216</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_6_BITS               (0x1 &lt;&lt;  6) // (USART) Character Length: 6 bits</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5f7c2375932edf30a8c807edbd43c8a1"> 1217</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_7_BITS               (0x2 &lt;&lt;  6) // (USART) Character Length: 7 bits</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a24e961af79b1cf5bdd081e542fb0a68c"> 1218</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_8_BITS               (0x3 &lt;&lt;  6) // (USART) Character Length: 8 bits</span></div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6742d5c71293dcf214b58d02f5204ed5"> 1219</a></span>&#160;<span class="preprocessor">#define AT91C_US_SYNC         (0x1 &lt;&lt;  8) // (USART) Synchronous Mode Select</span></div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75"> 1220</a></span>&#160;<span class="preprocessor">#define AT91C_US_NBSTOP       (0x3 &lt;&lt; 12) // (USART) Number of Stop bits</span></div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae6197043098a1d7254e57377a20a6d1d"> 1221</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_1_BIT                (0x0 &lt;&lt; 12) // (USART) 1 stop bit</span></div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aab8436d580c1da51295b1a12ab1475b4"> 1222</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_15_BIT               (0x1 &lt;&lt; 12) // (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits</span></div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af7368a739bd3b1d9eb2376ec66b549da"> 1223</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_2_BIT                (0x2 &lt;&lt; 12) // (USART) 2 stop bits</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a931e762d6ef61bb5a32327f5c9cec346"> 1224</a></span>&#160;<span class="preprocessor">#define AT91C_US_MSBF         (0x1 &lt;&lt; 16) // (USART) Bit Order</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af"> 1225</a></span>&#160;<span class="preprocessor">#define AT91C_US_MODE9        (0x1 &lt;&lt; 17) // (USART) 9-bit Character length</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b"> 1226</a></span>&#160;<span class="preprocessor">#define AT91C_US_CKLO         (0x1 &lt;&lt; 18) // (USART) Clock Output Select</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a257c98ad8375c37549893754d71d847d"> 1227</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVER         (0x1 &lt;&lt; 19) // (USART) Over Sampling Mode</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad19157e5761a347dc97cf7f7fb99db41"> 1228</a></span>&#160;<span class="preprocessor">#define AT91C_US_INACK        (0x1 &lt;&lt; 20) // (USART) Inhibit Non Acknowledge</span></div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578"> 1229</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSNACK       (0x1 &lt;&lt; 21) // (USART) Disable Successive NACK</span></div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3f33466540b1af26616115483dadc50a"> 1230</a></span>&#160;<span class="preprocessor">#define AT91C_US_MAX_ITER     (0x1 &lt;&lt; 24) // (USART) Number of Repetitions</span></div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80"> 1231</a></span>&#160;<span class="preprocessor">#define AT91C_US_FILTER       (0x1 &lt;&lt; 28) // (USART) Receive Line Filter</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register --------</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9"> 1233</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBRK        (0x1 &lt;&lt;  2) // (USART) Break Received/End of Break</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5f33b22453ba10500116bee8cd01bb11"> 1234</a></span>&#160;<span class="preprocessor">#define AT91C_US_TIMEOUT      (0x1 &lt;&lt;  8) // (USART) Receiver Time-out</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a55202f99005121a026698260e1fcc7a2"> 1235</a></span>&#160;<span class="preprocessor">#define AT91C_US_ITERATION    (0x1 &lt;&lt; 10) // (USART) Max number of Repetitions Reached</span></div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5b583db472780465fd7c12d56869e836"> 1236</a></span>&#160;<span class="preprocessor">#define AT91C_US_NACK         (0x1 &lt;&lt; 13) // (USART) Non Acknowledge</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02"> 1237</a></span>&#160;<span class="preprocessor">#define AT91C_US_RIIC         (0x1 &lt;&lt; 16) // (USART) Ring INdicator Input Change Flag</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a500e29def8da7d0b281cf72e32d8e26b"> 1238</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSRIC        (0x1 &lt;&lt; 17) // (USART) Data Set Ready Input Change Flag</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af59df6b9a33fefc9b38335560957ed38"> 1239</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCDIC        (0x1 &lt;&lt; 18) // (USART) Data Carrier Flag</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1db34685cd82e7afb8a05927f7ad35aa"> 1240</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTSIC        (0x1 &lt;&lt; 19) // (USART) Clear To Send Input Change Flag</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register --------</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register --------</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register --------</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a78aad73d3d671a4b4835ab8de978e454"> 1244</a></span>&#160;<span class="preprocessor">#define AT91C_US_RI           (0x1 &lt;&lt; 20) // (USART) Image of RI Input</span></div><div class="line"><a name="l01245"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa175adb7c1f19272e1f480ce6010928f"> 1245</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSR          (0x1 &lt;&lt; 21) // (USART) Image of DSR Input</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b"> 1246</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCD          (0x1 &lt;&lt; 22) // (USART) Image of DCD Input</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a868e34a72467f269d9f054922b08b669"> 1247</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTS          (0x1 &lt;&lt; 23) // (USART) Image of CTS Input</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Two-wire Interface</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TWI.html">_AT91S_TWI</a> {</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_CR;    <span class="comment">// Control Register</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_MMR;   <span class="comment">// Master Mode Register</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_IADR;  <span class="comment">// Internal Address Register</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_CWGR;  <span class="comment">// Clock Waveform Generator Register</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[3];  <span class="comment">//</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_SR;    <span class="comment">// Status Register</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_IER;   <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_IDR;   <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_IMR;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_RHR;   <span class="comment">// Receive Holding Register</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_THR;   <span class="comment">// Transmit Holding Register</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[50];     <span class="comment">//</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_RPR;   <span class="comment">// Receive Pointer Register</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_RCR;   <span class="comment">// Receive Counter Register</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_TPR;   <span class="comment">// Transmit Pointer Register</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_TCR;   <span class="comment">// Transmit Counter Register</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_RNPR;  <span class="comment">// Receive Next Pointer Register</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_RNCR;  <span class="comment">// Receive Next Counter Register</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_TNPR;  <span class="comment">// Transmit Next Pointer Register</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_TNCR;  <span class="comment">// Transmit Next Counter Register</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_PTCR;  <span class="comment">// PDC Transfer Control Register</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TWI_PTSR;  <span class="comment">// PDC Transfer Status Register</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#aafade005f3672d0d3d26cd1871b0cac3">AT91S_TWI</a>, *<a class="code" href="AT91SAM7S256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define TWI_CR          (AT91_CAST(AT91_REG *)  0x00000000) // (TWI_CR) Control Register</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define TWI_MMR         (AT91_CAST(AT91_REG *)  0x00000004) // (TWI_MMR) Master Mode Register</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define TWI_IADR        (AT91_CAST(AT91_REG *)  0x0000000C) // (TWI_IADR) Internal Address Register</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define TWI_CWGR        (AT91_CAST(AT91_REG *)  0x00000010) // (TWI_CWGR) Clock Waveform Generator Register</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define TWI_SR          (AT91_CAST(AT91_REG *)  0x00000020) // (TWI_SR) Status Register</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define TWI_IER         (AT91_CAST(AT91_REG *)  0x00000024) // (TWI_IER) Interrupt Enable Register</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define TWI_IDR         (AT91_CAST(AT91_REG *)  0x00000028) // (TWI_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define TWI_IMR         (AT91_CAST(AT91_REG *)  0x0000002C) // (TWI_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define TWI_RHR         (AT91_CAST(AT91_REG *)  0x00000030) // (TWI_RHR) Receive Holding Register</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define TWI_THR         (AT91_CAST(AT91_REG *)  0x00000034) // (TWI_THR) Transmit Holding Register</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register --------</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a65d3781517ef6df35e4858dc60370c6d"> 1292</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_START       (0x1 &lt;&lt;  0) // (TWI) Send a START Condition</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19"> 1293</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_STOP        (0x1 &lt;&lt;  1) // (TWI) Send a STOP Condition</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a57e54d515cf6271cb8c3370cb6f2decb"> 1294</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSEN        (0x1 &lt;&lt;  2) // (TWI) TWI Master Transfer Enabled</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9164ccbd0f08ec84953f634aff3b4c54"> 1295</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSDIS       (0x1 &lt;&lt;  3) // (TWI) TWI Master Transfer Disabled</span></div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a062994c3d4283286adf67c183dbee328"> 1296</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SWRST       (0x1 &lt;&lt;  7) // (TWI) Software Reset</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register --------</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1f25cd146fba43daf62840aea54c34aa"> 1298</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADRSZ      (0x3 &lt;&lt;  8) // (TWI) Internal Device Address Size</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4c065357c9430fa52f135d653b243ee3"> 1299</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_NO                   (0x0 &lt;&lt;  8) // (TWI) No internal device address</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f"> 1300</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_1_BYTE               (0x1 &lt;&lt;  8) // (TWI) One-byte internal device address</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a690289c1337ae72208f79d00d11f51f2"> 1301</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_2_BYTE               (0x2 &lt;&lt;  8) // (TWI) Two-byte internal device address</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8"> 1302</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_3_BYTE               (0x3 &lt;&lt;  8) // (TWI) Three-byte internal device address</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adb131e2f68f4b950a176ac7e436d2378"> 1303</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MREAD       (0x1 &lt;&lt; 12) // (TWI) Master Read Direction</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af3d4421d7e164c2e7be47890f9701d2f"> 1304</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_DADR        (0x7F &lt;&lt; 16) // (TWI) Device Address</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register --------</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8ca43517fea8374f62e0e9e356dcf851"> 1306</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CLDIV       (0xFF &lt;&lt;  0) // (TWI) Clock Low Divider</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1bd7d67abfe3f76283cc892ec6de333d"> 1307</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CHDIV       (0xFF &lt;&lt;  8) // (TWI) Clock High Divider</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7825a75dd307f7fe4d31996276f8fa0d"> 1308</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CKDIV       (0x7 &lt;&lt; 16) // (TWI) Clock Divider</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register --------</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aae36af808d245102ba025846f22ab6d5"> 1310</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXCOMP      (0x1 &lt;&lt;  0) // (TWI) Transmission Completed</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5dc8759ecbd21842df75d82d1694c1a7"> 1311</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RXRDY       (0x1 &lt;&lt;  1) // (TWI) Receive holding register ReaDY</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a09539cd95a16cd31c083baa11a9131e2"> 1312</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXRDY       (0x1 &lt;&lt;  2) // (TWI) Transmit holding register ReaDY</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a209a95835a9ac055170b6d99d4d9d2b5"> 1313</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_OVRE        (0x1 &lt;&lt;  6) // (TWI) Overrun Error</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9d6fc48c612316cd17f298dea509a72c"> 1314</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_UNRE        (0x1 &lt;&lt;  7) // (TWI) Underrun Error</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a83fcbf48dfd5911539f04053f5945583"> 1315</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_NACK        (0x1 &lt;&lt;  8) // (TWI) Not Acknowledged</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3cfd0e95b2c5d1fe05b2dc7feb2d6f4d"> 1316</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_ENDRX       (0x1 &lt;&lt; 12) // (TWI)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aab6bb35f9dd5407e701caac3bfd8cbdf"> 1317</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_ENDTX       (0x1 &lt;&lt; 13) // (TWI)</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a94ae8c75bfecd8d876599f8b68b00d50"> 1318</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RXBUFF      (0x1 &lt;&lt; 14) // (TWI)</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a62fa8c800da26275b5e264a9126eca23"> 1319</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXBUFE      (0x1 &lt;&lt; 15) // (TWI)</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register --------</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment">// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register --------</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="comment">// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register --------</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TC.html">_AT91S_TC</a> {</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_CCR;    <span class="comment">// Channel Control Register</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_CMR;    <span class="comment">// Channel Mode Register (Capture Mode / Waveform Mode)</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[2];  <span class="comment">//</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_CV;     <span class="comment">// Counter Value</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_RA;     <span class="comment">// Register A</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_RB;     <span class="comment">// Register B</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_RC;     <span class="comment">// Register C</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_SR;     <span class="comment">// Status Register</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_IER;    <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_IDR;    <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TC_IMR;    <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a44892794b398f4ebc5ac9b02e9469d4b">AT91S_TC</a>, *<a class="code" href="AT91SAM7S256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a>;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define TC_CCR          (AT91_CAST(AT91_REG *)  0x00000000) // (TC_CCR) Channel Control Register</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define TC_CMR          (AT91_CAST(AT91_REG *)  0x00000004) // (TC_CMR) Channel Mode Register (Capture Mode / Waveform Mode)</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define TC_CV           (AT91_CAST(AT91_REG *)  0x00000010) // (TC_CV) Counter Value</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define TC_RA           (AT91_CAST(AT91_REG *)  0x00000014) // (TC_RA) Register A</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define TC_RB           (AT91_CAST(AT91_REG *)  0x00000018) // (TC_RB) Register B</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define TC_RC           (AT91_CAST(AT91_REG *)  0x0000001C) // (TC_RC) Register C</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define TC_SR           (AT91_CAST(AT91_REG *)  0x00000020) // (TC_SR) Status Register</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define TC_IER          (AT91_CAST(AT91_REG *)  0x00000024) // (TC_IER) Interrupt Enable Register</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define TC_IDR          (AT91_CAST(AT91_REG *)  0x00000028) // (TC_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define TC_IMR          (AT91_CAST(AT91_REG *)  0x0000002C) // (TC_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register --------</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340"> 1355</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKEN        (0x1 &lt;&lt;  0) // (TC) Counter Clock Enable Command</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abeeab439eaca14b7c407eacef297ac5e"> 1356</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKDIS       (0x1 &lt;&lt;  1) // (TC) Counter Clock Disable Command</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad3ebce8686d4e5263febf879c0e0d638"> 1357</a></span>&#160;<span class="preprocessor">#define AT91C_TC_SWTRG        (0x1 &lt;&lt;  2) // (TC) Software Trigger Command</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode --------</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6483dbb6cc585943611cf305469e07f9"> 1359</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKS         (0x7 &lt;&lt;  0) // (TC) Clock Selection</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#affc3992c4020b0d514d3840a334062d0"> 1360</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK     (0x0) // (TC) Clock selected: TIMER_DIV1_CLOCK</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a00cafb235b9e46d8227a0bdf82177100"> 1361</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK     (0x1) // (TC) Clock selected: TIMER_DIV2_CLOCK</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae67ad47df485c375b6e4b4ac96373cdf"> 1362</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK     (0x2) // (TC) Clock selected: TIMER_DIV3_CLOCK</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b"> 1363</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK     (0x3) // (TC) Clock selected: TIMER_DIV4_CLOCK</span></div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae913df889d5b850a30412b8dcbbedfeb"> 1364</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK     (0x4) // (TC) Clock selected: TIMER_DIV5_CLOCK</span></div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aefe111e881861fbd88303435f6d01f3a"> 1365</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC0                  (0x5) // (TC) Clock selected: XC0</span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a70ce543268d24ca798bb1ab7b170064f"> 1366</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC1                  (0x6) // (TC) Clock selected: XC1</span></div><div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3b0eb0fa02aec444b85c9726cb315de5"> 1367</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC2                  (0x7) // (TC) Clock selected: XC2</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0089b84d52894b0a2c2f26fc33a6c139"> 1368</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKI         (0x1 &lt;&lt;  3) // (TC) Clock Invert</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6808cd396d1645ea2893c8abb9a368cb"> 1369</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BURST        (0x3 &lt;&lt;  4) // (TC) Burst Signal Selection</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b"> 1370</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_NONE                 (0x0 &lt;&lt;  4) // (TC) The clock is not gated by an external signal</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af914fc7a0c776ca5ae40385fb8042f6f"> 1371</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC0                  (0x1 &lt;&lt;  4) // (TC) XC0 is ANDed with the selected clock</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3841762ae0e6b373423472d8bb9db465"> 1372</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC1                  (0x2 &lt;&lt;  4) // (TC) XC1 is ANDed with the selected clock</span></div><div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a85951d6105537748b91ceb7ce5d48da3"> 1373</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC2                  (0x3 &lt;&lt;  4) // (TC) XC2 is ANDed with the selected clock</span></div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a958ba9ee9e460fdfbfdf661587323e41"> 1374</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCSTOP      (0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RC Compare</span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a88951f5e910ef65911f3e97298b66f31"> 1375</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBSTOP      (0x1 &lt;&lt;  6) // (TC) Counter Clock Stopped with RB Loading</span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2bf8ba07ce3032eedaf229a707575e37"> 1376</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCDIS       (0x1 &lt;&lt;  7) // (TC) Counter Clock Disable with RC Compare</span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a18e926912e73855038269a644ed60ffa"> 1377</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBDIS       (0x1 &lt;&lt;  7) // (TC) Counter Clock Disabled with RB Loading</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a68ebad65fed07cd1e1317c5b601a89b9"> 1378</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGEDG      (0x3 &lt;&lt;  8) // (TC) External Trigger Edge Selection</span></div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0"> 1379</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_NONE                 (0x0 &lt;&lt;  8) // (TC) Edge: None</span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2cb60e148de13a65de2686684d540c8b"> 1380</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_RISING               (0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aebc67c7d7de20b43d18d959199854699"> 1381</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_FALLING              (0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa7b486fb760a554cbd7b8ad6638aa180"> 1382</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_BOTH                 (0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07"> 1383</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVTEDG      (0x3 &lt;&lt;  8) // (TC) External Event Edge Selection</span></div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b"> 1384</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_NONE                 (0x0 &lt;&lt;  8) // (TC) Edge: None</span></div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802"> 1385</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_RISING               (0x1 &lt;&lt;  8) // (TC) Edge: rising edge</span></div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af97fed24c44737498c063fe693fa1dd9"> 1386</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_FALLING              (0x2 &lt;&lt;  8) // (TC) Edge: falling edge</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a12d4c419ced277d5c99d2714809fea0a"> 1387</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_BOTH                 (0x3 &lt;&lt;  8) // (TC) Edge: each edge</span></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa250a015ab6c84619aee58f529a492cb"> 1388</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVT         (0x3 &lt;&lt; 10) // (TC) External Event  Selection</span></div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa4580098f8fa189cbb2b68ebdd6b4729"> 1389</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_TIOB                 (0x0 &lt;&lt; 10) // (TC) Signal selected as external event: TIOB TIOB direction: input</span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a40fc56d6cb9bdef301f1fb3fed545f57"> 1390</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC0                  (0x1 &lt;&lt; 10) // (TC) Signal selected as external event: XC0 TIOB direction: output</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9ea4c880874aa135d3e4dcaf17b7de16"> 1391</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC1                  (0x2 &lt;&lt; 10) // (TC) Signal selected as external event: XC1 TIOB direction: output</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a68afa1c5510bd40ff4d9a00b5dd3f5ac"> 1392</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_XC2                  (0x3 &lt;&lt; 10) // (TC) Signal selected as external event: XC2 TIOB direction: output</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a109e3bad371a947b453ea9b8019d4b89"> 1393</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ABETRG       (0x1 &lt;&lt; 10) // (TC) TIOA or TIOB External Trigger Selection</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeff65a55d0db8bc5948bee36246a8904"> 1394</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ENETRG       (0x1 &lt;&lt; 12) // (TC) External Event Trigger enable</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3f3128540dbb6c12b7952d44935352b5"> 1395</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVESEL      (0x3 &lt;&lt; 13) // (TC) Waveform  Selection</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2f4d598eb12d993086ca756a7f9ca56e"> 1396</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP                   (0x0 &lt;&lt; 13) // (TC) UP mode without atomatic trigger on RC Compare</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d"> 1397</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN               (0x1 &lt;&lt; 13) // (TC) UPDOWN mode without automatic trigger on RC Compare</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aaf016a588c98b762058406d6d58048f1"> 1398</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP_AUTO              (0x2 &lt;&lt; 13) // (TC) UP mode with automatic trigger on RC Compare</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae4d957303bbc72d1eed8bf39f942006a"> 1399</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN_AUTO          (0x3 &lt;&lt; 13) // (TC) UPDOWN mode with automatic trigger on RC Compare</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4995d161e9dc47d7d9e8e98e3a892961"> 1400</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCTRG       (0x1 &lt;&lt; 14) // (TC) RC Compare Trigger Enable</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af3e2eca76c15de93c68e811bf025b6ff"> 1401</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVE         (0x1 &lt;&lt; 15) // (TC)</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac7d8f5ab48c28bf05547b7efa308093d"> 1402</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPA         (0x3 &lt;&lt; 16) // (TC) RA Compare Effect on TIOA</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a32405bd05c5a85e211a67c91ba8db852"> 1403</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_NONE                 (0x0 &lt;&lt; 16) // (TC) Effect: none</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae2a44957573af617d94a9e439b598599"> 1404</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_SET                  (0x1 &lt;&lt; 16) // (TC) Effect: set</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab09baf7ae19fa26f334ac67b66850ed6"> 1405</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_CLEAR                (0x2 &lt;&lt; 16) // (TC) Effect: clear</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab7e9adab8492f93acfc31583e7d62a82"> 1406</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_TOGGLE               (0x3 &lt;&lt; 16) // (TC) Effect: toggle</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8"> 1407</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRA         (0x3 &lt;&lt; 16) // (TC) RA Loading Selection</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a596fb9ecade42a3db6beae556f90ea96"> 1408</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_NONE                 (0x0 &lt;&lt; 16) // (TC) Edge: None</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aae8bb1383fd86487a5ba3af321d95da2"> 1409</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_RISING               (0x1 &lt;&lt; 16) // (TC) Edge: rising edge of TIOA</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae504975b21d0c1b0b174ccb423398d5d"> 1410</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_FALLING              (0x2 &lt;&lt; 16) // (TC) Edge: falling edge of TIOA</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf"> 1411</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_BOTH                 (0x3 &lt;&lt; 16) // (TC) Edge: each edge of TIOA</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a58c554f329dc6ec253b8650d045ecfb2"> 1412</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPC         (0x3 &lt;&lt; 18) // (TC) RC Compare Effect on TIOA</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a33da7c9f44471adb1467799470632c3d"> 1413</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_NONE                 (0x0 &lt;&lt; 18) // (TC) Effect: none</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a30b75955de1a85aaf2aabda5138f05be"> 1414</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_SET                  (0x1 &lt;&lt; 18) // (TC) Effect: set</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a08782f417baf5ca5868383add7597754"> 1415</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_CLEAR                (0x2 &lt;&lt; 18) // (TC) Effect: clear</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4"> 1416</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_TOGGLE               (0x3 &lt;&lt; 18) // (TC) Effect: toggle</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ade0fdc20bb509e044542f700b69494db"> 1417</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRB         (0x3 &lt;&lt; 18) // (TC) RB Loading Selection</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a62180255114397ab05fc6ade783c1267"> 1418</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_NONE                 (0x0 &lt;&lt; 18) // (TC) Edge: None</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac03dec55b3dce937a45a61b2f2759be3"> 1419</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_RISING               (0x1 &lt;&lt; 18) // (TC) Edge: rising edge of TIOA</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8c417c02eecc238b30f71653ac2857ab"> 1420</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_FALLING              (0x2 &lt;&lt; 18) // (TC) Edge: falling edge of TIOA</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a79b715c44ae1f3af977d97f7712580ca"> 1421</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_BOTH                 (0x3 &lt;&lt; 18) // (TC) Edge: each edge of TIOA</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a88d040c0af65609a06c9a37cfd8ce20c"> 1422</a></span>&#160;<span class="preprocessor">#define AT91C_TC_AEEVT        (0x3 &lt;&lt; 20) // (TC) External Event Effect on TIOA</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a71ad254bf8c0a85104590762ae7774fc"> 1423</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_NONE                 (0x0 &lt;&lt; 20) // (TC) Effect: none</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9a0fa7a18086b7ecac4af0001b946a06"> 1424</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_SET                  (0x1 &lt;&lt; 20) // (TC) Effect: set</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af326a9074408bd03701119693b5e5b68"> 1425</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_CLEAR                (0x2 &lt;&lt; 20) // (TC) Effect: clear</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9"> 1426</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_TOGGLE               (0x3 &lt;&lt; 20) // (TC) Effect: toggle</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7b745aa903b20634e602c496fcad07bc"> 1427</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ASWTRG       (0x3 &lt;&lt; 22) // (TC) Software Trigger Effect on TIOA</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3"> 1428</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_NONE                 (0x0 &lt;&lt; 22) // (TC) Effect: none</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9aeb9be4fc92cf7ade10ded35713633e"> 1429</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_SET                  (0x1 &lt;&lt; 22) // (TC) Effect: set</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a"> 1430</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_CLEAR                (0x2 &lt;&lt; 22) // (TC) Effect: clear</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adc3d78a23ffd039e749bc135f8d7d70a"> 1431</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_TOGGLE               (0x3 &lt;&lt; 22) // (TC) Effect: toggle</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5c755adb2f13698bd70e538fd9b28e52"> 1432</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPB         (0x3 &lt;&lt; 24) // (TC) RB Compare Effect on TIOB</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac0c9ee09167f9188281015230db928d7"> 1433</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_NONE                 (0x0 &lt;&lt; 24) // (TC) Effect: none</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4bf198d58f9b804c9d596a7d324fa255"> 1434</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_SET                  (0x1 &lt;&lt; 24) // (TC) Effect: set</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adb0ce065d061ea136ae69bc2de789de9"> 1435</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_CLEAR                (0x2 &lt;&lt; 24) // (TC) Effect: clear</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a96df3690abd95de683721739eb9afe9a"> 1436</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_TOGGLE               (0x3 &lt;&lt; 24) // (TC) Effect: toggle</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9"> 1437</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPC         (0x3 &lt;&lt; 26) // (TC) RC Compare Effect on TIOB</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac65d5a735b123e292ad5452ce2c91892"> 1438</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_NONE                 (0x0 &lt;&lt; 26) // (TC) Effect: none</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af2db25a89fc99361e1c334a5647abe37"> 1439</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_SET                  (0x1 &lt;&lt; 26) // (TC) Effect: set</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c"> 1440</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_CLEAR                (0x2 &lt;&lt; 26) // (TC) Effect: clear</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0275fb8cf32b14b8f2cddc361748a20a"> 1441</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_TOGGLE               (0x3 &lt;&lt; 26) // (TC) Effect: toggle</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb"> 1442</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BEEVT        (0x3 &lt;&lt; 28) // (TC) External Event Effect on TIOB</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861"> 1443</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_NONE                 (0x0 &lt;&lt; 28) // (TC) Effect: none</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a762fa401e52f3601c9466a01d54e701e"> 1444</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_SET                  (0x1 &lt;&lt; 28) // (TC) Effect: set</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a09d1c605501f937ffda26aeb184e3008"> 1445</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_CLEAR                (0x2 &lt;&lt; 28) // (TC) Effect: clear</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a82acd57eafa731f22bdff2018eefaec5"> 1446</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_TOGGLE               (0x3 &lt;&lt; 28) // (TC) Effect: toggle</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188"> 1447</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BSWTRG       (0x3 &lt;&lt; 30) // (TC) Software Trigger Effect on TIOB</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a71490d4b2d6b8d5cdc246d71d696a360"> 1448</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_NONE                 (0x0 &lt;&lt; 30) // (TC) Effect: none</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7d77e5117003e11e0c312ed33f142d5e"> 1449</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_SET                  (0x1 &lt;&lt; 30) // (TC) Effect: set</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a90da673f257cf292b7437a123d88058f"> 1450</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_CLEAR                (0x2 &lt;&lt; 30) // (TC) Effect: clear</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3"> 1451</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_TOGGLE               (0x3 &lt;&lt; 30) // (TC) Effect: toggle</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register --------</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a430dd419d79af2f49e86d63c5978169c"> 1453</a></span>&#160;<span class="preprocessor">#define AT91C_TC_COVFS        (0x1 &lt;&lt;  0) // (TC) Counter Overflow</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a519a22eec8b5c618c2c51130106a8f81"> 1454</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LOVRS        (0x1 &lt;&lt;  1) // (TC) Load Overrun</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac984dfb06785b4644e897331facbf791"> 1455</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPAS         (0x1 &lt;&lt;  2) // (TC) RA Compare</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9aab3e7ad396ec65293da7ed525b147c"> 1456</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPBS         (0x1 &lt;&lt;  3) // (TC) RB Compare</span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a58852a9496be093ae1bc2a0fa8895024"> 1457</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCS         (0x1 &lt;&lt;  4) // (TC) RC Compare</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc"> 1458</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRAS        (0x1 &lt;&lt;  5) // (TC) RA Loading</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361"> 1459</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRBS        (0x1 &lt;&lt;  6) // (TC) RB Loading</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af0d5bb0907975e95e87656bebcc275c7"> 1460</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGS        (0x1 &lt;&lt;  7) // (TC) External Trigger</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a352b40a891527c40f6072977230df969"> 1461</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKSTA       (0x1 &lt;&lt; 16) // (TC) Clock Enabling</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afcd600600083ddc63c832ee4e0236b44"> 1462</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOA        (0x1 &lt;&lt; 17) // (TC) TIOA Mirror</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a77e62550ab18d593d893a15f04c48b11"> 1463</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOB        (0x1 &lt;&lt; 18) // (TC) TIOA Mirror</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment">// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register --------</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="comment">// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register --------</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="comment">// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register --------</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Timer Counter Interface</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__TCB.html">_AT91S_TCB</a> {</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>     TCB_TC0;   <span class="comment">// TC Channel 0</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[4];  <span class="comment">//</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>     TCB_TC1;   <span class="comment">// TC Channel 1</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[4];  <span class="comment">//</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <a class="code" href="struct__AT91S__TC.html">AT91S_TC</a>     TCB_TC2;   <span class="comment">// TC Channel 2</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[4];  <span class="comment">//</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TCB_BCR;   <span class="comment">// TC Block Control Register</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     TCB_BMR;   <span class="comment">// TC Block Mode Register</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#ab16273b4e274ca3505da629619abdd0f">AT91S_TCB</a>, *<a class="code" href="AT91SAM7S256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a>;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define TCB_BCR         (AT91_CAST(AT91_REG *)  0x000000C0) // (TCB_BCR) TC Block Control Register</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define TCB_BMR         (AT91_CAST(AT91_REG *)  0x000000C4) // (TCB_BMR) TC Block Mode Register</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register --------</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a107c19a568a5dec4983418a84564ef4b"> 1488</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_SYNC        (0x1 &lt;&lt;  0) // (TCB) Synchro Command</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register --------</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae15ae07551e91230ddf723731d003945"> 1490</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC0XC0S     (0x3 &lt;&lt;  0) // (TCB) External Clock Signal 0 Selection</span></div><div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae698f28e6c2299165b7b69ad7f2f077b"> 1491</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TCLK0                (0x0) // (TCB) TCLK0 connected to XC0</span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2a3d3630ca284f2cef9836838e499597"> 1492</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_NONE                 (0x1) // (TCB) None signal connected to XC0</span></div><div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aac6a33f8a77717cff071fa978eb40a02"> 1493</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA1                (0x2) // (TCB) TIOA1 connected to XC0</span></div><div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71"> 1494</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA2                (0x3) // (TCB) TIOA2 connected to XC0</span></div><div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab841b88704c17e5e42b597dc4127c2f9"> 1495</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC1XC1S     (0x3 &lt;&lt;  2) // (TCB) External Clock Signal 1 Selection</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a27b0840e23ff09778d0208757359fc8d"> 1496</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TCLK1                (0x0 &lt;&lt;  2) // (TCB) TCLK1 connected to XC1</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a72487486b4357d1f250cab673364653d"> 1497</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_NONE                 (0x1 &lt;&lt;  2) // (TCB) None signal connected to XC1</span></div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0b119a2dcd261e236d36e69945f03d51"> 1498</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA0                (0x2 &lt;&lt;  2) // (TCB) TIOA0 connected to XC1</span></div><div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41"> 1499</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA2                (0x3 &lt;&lt;  2) // (TCB) TIOA2 connected to XC1</span></div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afef7e2ad858ff351031a50dc5761b7cb"> 1500</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC2XC2S     (0x3 &lt;&lt;  4) // (TCB) External Clock Signal 2 Selection</span></div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a22a2ef64cb698fa796657a4a2568dc2b"> 1501</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TCLK2                (0x0 &lt;&lt;  4) // (TCB) TCLK2 connected to XC2</span></div><div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a48647ce84e818212bf1c7bab2c271129"> 1502</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_NONE                 (0x1 &lt;&lt;  4) // (TCB) None signal connected to XC2</span></div><div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b"> 1503</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA0                (0x2 &lt;&lt;  4) // (TCB) TIOA0 connected to XC2</span></div><div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a88dae7e2bf482828090c736330eb0187"> 1504</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA1                (0x3 &lt;&lt;  4) // (TCB) TIOA2 connected to XC2</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR PWMC Channel Interface</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PWMC__CH.html">_AT91S_PWMC_CH</a> {</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_CMR;  <span class="comment">// Channel Mode Register</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_CDTYR;    <span class="comment">// Channel Duty Cycle Register</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_CPRDR;    <span class="comment">// Channel Period Register</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_CCNTR;    <span class="comment">// Channel Counter Register</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_CUPDR;    <span class="comment">// Channel Update Register</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_Reserved[3];  <span class="comment">// Reserved</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#a356b75d8c24799cef2b668df80364eac">AT91S_PWMC_CH</a>, *<a class="code" href="AT91SAM7S256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a>;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define PWMC_CMR        (AT91_CAST(AT91_REG *)  0x00000000) // (PWMC_CMR) Channel Mode Register</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define PWMC_CDTYR      (AT91_CAST(AT91_REG *)  0x00000004) // (PWMC_CDTYR) Channel Duty Cycle Register</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define PWMC_CPRDR      (AT91_CAST(AT91_REG *)  0x00000008) // (PWMC_CPRDR) Channel Period Register</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define PWMC_CCNTR      (AT91_CAST(AT91_REG *)  0x0000000C) // (PWMC_CCNTR) Channel Counter Register</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define PWMC_CUPDR      (AT91_CAST(AT91_REG *)  0x00000010) // (PWMC_CUPDR) Channel Update Register</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define Reserved        (AT91_CAST(AT91_REG *)  0x00000014) // (Reserved) Reserved</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">// -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register --------</span></div><div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a92111764b223a0bf7305ec4693a80584"> 1528</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRE       (0xF &lt;&lt;  0) // (PWMC_CH) Channel Pre-scaler : PWMC_CLKx</span></div><div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5016eb27e1ccdbcc0957873d46ec017a"> 1529</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCK                  (0x0) // (PWMC_CH)</span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22"> 1530</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKA                 (0xB) // (PWMC_CH)</span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70"> 1531</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKB                 (0xC) // (PWMC_CH)</span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5343cdc8e24a06313c79c396e5e05007"> 1532</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CALG       (0x1 &lt;&lt;  8) // (PWMC_CH) Channel Alignment</span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a980337fe08cff463cf4b907afbf94b5b"> 1533</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPOL       (0x1 &lt;&lt;  9) // (PWMC_CH) Channel Polarity</span></div><div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a52d089832ea954b3970fe3fa613871a4"> 1534</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPD        (0x1 &lt;&lt; 10) // (PWMC_CH) Channel Update Period</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">// -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register --------</span></div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac334ec5d6b396e653abffe96a8d42904"> 1536</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CDTY       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Duty Cycle</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">// -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register --------</span></div><div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a87acdedf8ce9be836d024cfa1b213af0"> 1538</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRD       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Period</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">// -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register --------</span></div><div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b"> 1540</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CCNT       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Counter</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">// -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register --------</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aee1a0a02872a39bf134892ec37efafac"> 1542</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CUPD       (0x0 &lt;&lt;  0) // (PWMC_CH) Channel Update</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__PWMC.html">_AT91S_PWMC</a> {</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_MR;   <span class="comment">// PWMC Mode Register</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_ENA;  <span class="comment">// PWMC Enable Register</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_DIS;  <span class="comment">// PWMC Disable Register</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_SR;   <span class="comment">// PWMC Status Register</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_IER;  <span class="comment">// PWMC Interrupt Enable Register</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_IDR;  <span class="comment">// PWMC Interrupt Disable Register</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_IMR;  <span class="comment">// PWMC Interrupt Mask Register</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_ISR;  <span class="comment">// PWMC Interrupt Status Register</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[55];     <span class="comment">//</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     PWMC_VR;   <span class="comment">// PWMC Version Register</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[64];     <span class="comment">//</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <a class="code" href="struct__AT91S__PWMC__CH.html">AT91S_PWMC_CH</a>    PWMC_CH[4];    <span class="comment">// PWMC Channel</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#ad38c9bd0fa15834b0ddfa52522b45190">AT91S_PWMC</a>, *<a class="code" href="AT91SAM7S256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a>;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define PWMC_MR         (AT91_CAST(AT91_REG *)  0x00000000) // (PWMC_MR) PWMC Mode Register</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define PWMC_ENA        (AT91_CAST(AT91_REG *)  0x00000004) // (PWMC_ENA) PWMC Enable Register</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define PWMC_DIS        (AT91_CAST(AT91_REG *)  0x00000008) // (PWMC_DIS) PWMC Disable Register</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define PWMC_SR         (AT91_CAST(AT91_REG *)  0x0000000C) // (PWMC_SR) PWMC Status Register</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define PWMC_IER        (AT91_CAST(AT91_REG *)  0x00000010) // (PWMC_IER) PWMC Interrupt Enable Register</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define PWMC_IDR        (AT91_CAST(AT91_REG *)  0x00000014) // (PWMC_IDR) PWMC Interrupt Disable Register</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define PWMC_IMR        (AT91_CAST(AT91_REG *)  0x00000018) // (PWMC_IMR) PWMC Interrupt Mask Register</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define PWMC_ISR        (AT91_CAST(AT91_REG *)  0x0000001C) // (PWMC_ISR) PWMC Interrupt Status Register</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define PWMC_VR         (AT91_CAST(AT91_REG *)  0x000000FC) // (PWMC_VR) PWMC Version Register</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">// -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register --------</span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613"> 1575</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVA       (0xFF &lt;&lt;  0) // (PWMC) CLKA divide factor.</span></div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9cbbd9f834ebf9858a6097cf5af5e63a"> 1576</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREA       (0xF &lt;&lt;  8) // (PWMC) Divider Input Clock Prescaler A</span></div><div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a477e34e6f4e44028a66672fae268c633"> 1577</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREA_MCK                  (0x0 &lt;&lt;  8) // (PWMC)</span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad34024a5488dc9ccbf410b85489eac28"> 1578</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVB       (0xFF &lt;&lt; 16) // (PWMC) CLKB divide factor.</span></div><div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a307a50fad99227683ab61e7be70d50cf"> 1579</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREB       (0xF &lt;&lt; 24) // (PWMC) Divider Input Clock Prescaler B</span></div><div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7900e3d28d1888130f9f70c954e6424a"> 1580</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREB_MCK                  (0x0 &lt;&lt; 24) // (PWMC)</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">// -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register --------</span></div><div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4ca7975eb170ea029255aa13efe63908"> 1582</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID0      (0x1 &lt;&lt;  0) // (PWMC) Channel ID 0</span></div><div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8"> 1583</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID1      (0x1 &lt;&lt;  1) // (PWMC) Channel ID 1</span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a07679c8f5c52bb41c9317a2213f48dd4"> 1584</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID2      (0x1 &lt;&lt;  2) // (PWMC) Channel ID 2</span></div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75"> 1585</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID3      (0x1 &lt;&lt;  3) // (PWMC) Channel ID 3</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">// -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register --------</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">// -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register --------</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">// -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register --------</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">// -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register --------</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">// -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register --------</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">// -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register --------</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">//              SOFTWARE API DEFINITION  FOR USB Device Interface</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__AT91S__UDP.html">_AT91S_UDP</a> {</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_NUM;   <span class="comment">// Frame Number Register</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_GLBSTATE;  <span class="comment">// Global State Register</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_FADDR;     <span class="comment">// Function Address Register</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">Reserved0</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_IER;   <span class="comment">// Interrupt Enable Register</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_IDR;   <span class="comment">// Interrupt Disable Register</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_IMR;   <span class="comment">// Interrupt Mask Register</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_ISR;   <span class="comment">// Interrupt Status Register</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_ICR;   <span class="comment">// Interrupt Clear Register</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">Reserved1</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_RSTEP;     <span class="comment">// Reset Endpoint Register</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">Reserved2</a>[1];  <span class="comment">//</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_CSR[4];    <span class="comment">// Endpoint Control and Status Register</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a4f92c37690efa2dc448901e3d194292f">Reserved3</a>[4];  <span class="comment">//</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_FDR[4];    <span class="comment">// Endpoint FIFO Data Register</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     <a class="code" href="struct__AT91S__SYS.html#a140445d0277ce5fd0efdbc6d5e7b1492">Reserved4</a>[5];  <span class="comment">//</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <a class="code" href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a>     UDP_TXVC;  <span class="comment">// Transceiver Control Register</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;} <a class="code" href="AT91SAM7S256_8h.html#abf09f99d79f36066fc5c13540b1c6ed4">AT91S_UDP</a>, *<a class="code" href="AT91SAM7S256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a>;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">#define UDP_FRM_NUM     (AT91_CAST(AT91_REG *)  0x00000000) // (UDP_FRM_NUM) Frame Number Register</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">#define UDP_GLBSTATE    (AT91_CAST(AT91_REG *)  0x00000004) // (UDP_GLBSTATE) Global State Register</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define UDP_FADDR       (AT91_CAST(AT91_REG *)  0x00000008) // (UDP_FADDR) Function Address Register</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">#define UDP_IER         (AT91_CAST(AT91_REG *)  0x00000010) // (UDP_IER) Interrupt Enable Register</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">#define UDP_IDR         (AT91_CAST(AT91_REG *)  0x00000014) // (UDP_IDR) Interrupt Disable Register</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">#define UDP_IMR         (AT91_CAST(AT91_REG *)  0x00000018) // (UDP_IMR) Interrupt Mask Register</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define UDP_ISR         (AT91_CAST(AT91_REG *)  0x0000001C) // (UDP_ISR) Interrupt Status Register</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define UDP_ICR         (AT91_CAST(AT91_REG *)  0x00000020) // (UDP_ICR) Interrupt Clear Register</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define UDP_RSTEP       (AT91_CAST(AT91_REG *)  0x00000028) // (UDP_RSTEP) Reset Endpoint Register</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define UDP_CSR         (AT91_CAST(AT91_REG *)  0x00000030) // (UDP_CSR) Endpoint Control and Status Register</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define UDP_FDR         (AT91_CAST(AT91_REG *)  0x00000050) // (UDP_FDR) Endpoint FIFO Data Register</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define UDP_TXVC        (AT91_CAST(AT91_REG *)  0x00000074) // (UDP_TXVC) Transceiver Control Register</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register --------</span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae918f0a0813be8b451014b8f529f4012"> 1632</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_NUM     (0x7FF &lt;&lt;  0) // (UDP) Frame Number as Defined in the Packet Field Formats</span></div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18"> 1633</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_ERR     (0x1 &lt;&lt; 16) // (UDP) Frame Error</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa2e68a9a62ba43d7a96792240ad058b3"> 1634</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_OK      (0x1 &lt;&lt; 17) // (UDP) Frame OK</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="comment">// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register --------</span></div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3df939ec689fad23144ed35e84143477"> 1636</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDEN      (0x1 &lt;&lt;  0) // (UDP) Function Address Enable</span></div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83"> 1637</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CONFG       (0x1 &lt;&lt;  1) // (UDP) Configured</span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a335e7d4d52f475e5faaf5a9fb156cf0e"> 1638</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ESR         (0x1 &lt;&lt;  2) // (UDP) Enable Send Resume</span></div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9"> 1639</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSMINPR     (0x1 &lt;&lt;  3) // (UDP) A Resume Has Been Sent to the Host</span></div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acb510a4b8b4bb3b293dc239627531361"> 1640</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RMWUPE      (0x1 &lt;&lt;  4) // (UDP) Remote Wake Up Enable</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register --------</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa399fdeb0df35c8553ef06c6da18eff7"> 1642</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADD        (0xFF &lt;&lt;  0) // (UDP) Function Address Value</span></div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf"> 1643</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FEN         (0x1 &lt;&lt;  8) // (UDP) Function Enable</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register --------</span></div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa231db13123efe85390749a5f41655b3"> 1645</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT0      (0x1 &lt;&lt;  0) // (UDP) Endpoint 0 Interrupt</span></div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1a17ba7dff62066021586d2c9da30148"> 1646</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT1      (0x1 &lt;&lt;  1) // (UDP) Endpoint 0 Interrupt</span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d"> 1647</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT2      (0x1 &lt;&lt;  2) // (UDP) Endpoint 2 Interrupt</span></div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a242f01d1ddfe223db69f230c267b37c0"> 1648</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT3      (0x1 &lt;&lt;  3) // (UDP) Endpoint 3 Interrupt</span></div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aee76f53e58d0725d21b57e16a1872b91"> 1649</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSUSP      (0x1 &lt;&lt;  8) // (UDP) USB Suspend Interrupt</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a359943e009f7a44ba0bbe03db8eeedd5"> 1650</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXRSM       (0x1 &lt;&lt;  9) // (UDP) USB Resume Interrupt</span></div><div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a16457337bc108f926e0da7eb99643baf"> 1651</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EXTRSM      (0x1 &lt;&lt; 10) // (UDP) USB External Resume Interrupt</span></div><div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c"> 1652</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_SOFINT      (0x1 &lt;&lt; 11) // (UDP) USB Start Of frame Interrupt</span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa8ef719c8714aedb7d302809d1cabff6"> 1653</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_WAKEUP      (0x1 &lt;&lt; 13) // (UDP) USB Resume Interrupt</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="comment">// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register --------</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register --------</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register --------</span></div><div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a963f4e535475fdca21e2b4462041ba16"> 1657</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ENDBUSRES   (0x1 &lt;&lt; 12) // (UDP) USB End Of Bus Reset Interrupt</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register --------</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register --------</span></div><div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8eece1c2437e70c0d23995d182747169"> 1660</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP0         (0x1 &lt;&lt;  0) // (UDP) Reset Endpoint 0</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3192588280fa39ba88e7807162df2668"> 1661</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP1         (0x1 &lt;&lt;  1) // (UDP) Reset Endpoint 1</span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afc01cc967634aaf6b34c009593ab6663"> 1662</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP2         (0x1 &lt;&lt;  2) // (UDP) Reset Endpoint 2</span></div><div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a55ff9f19b78ade374607ba1e30681b04"> 1663</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP3         (0x1 &lt;&lt;  3) // (UDP) Reset Endpoint 3</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register --------</span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa0248fd3450dbed0a4920efbd37a5c25"> 1665</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXCOMP      (0x1 &lt;&lt;  0) // (UDP) Generates an IN packet with data previously written in the DPR</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa"> 1666</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0 (0x1 &lt;&lt;  1) // (UDP) Receive Data Bank 0</span></div><div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2a28903a455889bb4db81566185e2470"> 1667</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSETUP     (0x1 &lt;&lt;  2) // (UDP) Sends STALL to the Host (Control endpoints)</span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f"> 1668</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISOERROR    (0x1 &lt;&lt;  3) // (UDP) Isochronous error (Isochronous endpoints)</span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad59c98ef649ef6c4d28e9881bb65c9cf"> 1669</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_STALLSENT   (0x1 &lt;&lt;  3) // (UDP) Stall sent (Control, bulk, interrupt endpoints)</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afb1da15a9600778181dba435272150da"> 1670</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXPKTRDY    (0x1 &lt;&lt;  4) // (UDP) Transmit Packet Ready</span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a99191244fa595e96bec692b200b9c708"> 1671</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FORCESTALL  (0x1 &lt;&lt;  5) // (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints).</span></div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acb6db66df37f8269f54808965876452d"> 1672</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1 (0x1 &lt;&lt;  6) // (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes).</span></div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad5bb9f6b22cd7b71c41e0c5f21359147"> 1673</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DIR         (0x1 &lt;&lt;  7) // (UDP) Transfer Direction</span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b"> 1674</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPTYPE      (0x7 &lt;&lt;  8) // (UDP) Endpoint type</span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32"> 1675</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_CTRL                 (0x0 &lt;&lt;  8) // (UDP) Control</span></div><div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f"> 1676</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_OUT              (0x1 &lt;&lt;  8) // (UDP) Isochronous OUT</span></div><div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac94b088b5f232c505558cabead5719fd"> 1677</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_OUT             (0x2 &lt;&lt;  8) // (UDP) Bulk OUT</span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab1a1c8a2611827dd00b51592c13fc92e"> 1678</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_OUT              (0x3 &lt;&lt;  8) // (UDP) Interrupt OUT</span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24"> 1679</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_IN               (0x5 &lt;&lt;  8) // (UDP) Isochronous IN</span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6662ace61cac91faf0ae2d564623105d"> 1680</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_IN              (0x6 &lt;&lt;  8) // (UDP) Bulk IN</span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab04fd08051845f87617a29a73b99fbfe"> 1681</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_IN               (0x7 &lt;&lt;  8) // (UDP) Interrupt IN</span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa7f9626f06dff378615092a5c0d601a3"> 1682</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DTGLE       (0x1 &lt;&lt; 11) // (UDP) Data Toggle</span></div><div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3"> 1683</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPEDS       (0x1 &lt;&lt; 15) // (UDP) Endpoint Enable Disable</span></div><div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6528ea478dd6f86c09ec5fb953238acd"> 1684</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXBYTECNT   (0x7FF &lt;&lt; 16) // (UDP) Number Of Bytes Available in the FIFO</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">// -------- UDP_TXVC : (UDP Offset: 0x74) Transceiver Control Register --------</span></div><div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8080f15a628788b94f22577425f1c178"> 1686</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXVDIS      (0x1 &lt;&lt;  8) // (UDP)</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">//               REGISTER ADDRESS DEFINITION FOR AT91SAM7S256</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">// ========== Register definition for SYS peripheral ==========</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">// ========== Register definition for AIC peripheral ==========</span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a59d48beaedc4723dde35e1da1290c72b"> 1693</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IVR   (AT91_CAST(AT91_REG *)  0xFFFFF100) // (AIC) IRQ Vector Register</span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4480f18cb6202e4fca4cfef8f5276705"> 1694</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SMR   (AT91_CAST(AT91_REG *)  0xFFFFF000) // (AIC) Source Mode Register</span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a260f4fef8883877802b9f495afadedef"> 1695</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FVR   (AT91_CAST(AT91_REG *)  0xFFFFF104) // (AIC) FIQ Vector Register</span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a658342079ef86ca02b400bca590157c5"> 1696</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR   (AT91_CAST(AT91_REG *)  0xFFFFF138) // (AIC) Debug Control Register (Protect)</span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f"> 1697</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_EOICR (AT91_CAST(AT91_REG *)  0xFFFFF130) // (AIC) End of Interrupt Command Register</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3706014afd66ae5afcfc65bafbb7a856"> 1698</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SVR   (AT91_CAST(AT91_REG *)  0xFFFFF080) // (AIC) Source Vector Register</span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa3d9b233ceed49a9659357ad505e03e7"> 1699</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFSR  (AT91_CAST(AT91_REG *)  0xFFFFF148) // (AIC) Fast Forcing Status Register</span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe"> 1700</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ICCR  (AT91_CAST(AT91_REG *)  0xFFFFF128) // (AIC) Interrupt Clear Command Register</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a502b849eb0925da51ea1724bfb9ff675"> 1701</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISR   (AT91_CAST(AT91_REG *)  0xFFFFF108) // (AIC) Interrupt Status Register</span></div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aec49d326140f483ce6a51125c04b4c45"> 1702</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IMR   (AT91_CAST(AT91_REG *)  0xFFFFF110) // (AIC) Interrupt Mask Register</span></div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abf803377d831045384c1b12293880e75"> 1703</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IPR   (AT91_CAST(AT91_REG *)  0xFFFFF10C) // (AIC) Interrupt Pending Register</span></div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f"> 1704</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFER  (AT91_CAST(AT91_REG *)  0xFFFFF140) // (AIC) Fast Forcing Enable Register</span></div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab55840ce00a4bfa54acfd8b74809c71d"> 1705</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IECR  (AT91_CAST(AT91_REG *)  0xFFFFF120) // (AIC) Interrupt Enable Command Register</span></div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a02c05836353c43c959f4588438a09a2e"> 1706</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISCR  (AT91_CAST(AT91_REG *)  0xFFFFF12C) // (AIC) Interrupt Set Command Register</span></div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a79e930ea8ad33613147ad0f0917a90e8"> 1707</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFDR  (AT91_CAST(AT91_REG *)  0xFFFFF144) // (AIC) Fast Forcing Disable Register</span></div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484"> 1708</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_CISR  (AT91_CAST(AT91_REG *)  0xFFFFF114) // (AIC) Core Interrupt Status Register</span></div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d"> 1709</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IDCR  (AT91_CAST(AT91_REG *)  0xFFFFF124) // (AIC) Interrupt Disable Command Register</span></div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af3ef43da35c21f7decfeee386eefce49"> 1710</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SPU   (AT91_CAST(AT91_REG *)  0xFFFFF134) // (AIC) Spurious Vector Register</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="comment">// ========== Register definition for PDC_DBGU peripheral ==========</span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a41bc9657a3781147caba9eb659c440bd"> 1712</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TCR  (AT91_CAST(AT91_REG *)  0xFFFFF30C) // (PDC_DBGU) Transmit Counter Register</span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab7f706467663bc392173b45df73a764f"> 1713</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNPR (AT91_CAST(AT91_REG *)  0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register</span></div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16"> 1714</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNPR (AT91_CAST(AT91_REG *)  0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register</span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b"> 1715</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TPR  (AT91_CAST(AT91_REG *)  0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register</span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a337ce11c82d64e6e573ff40e4d9a0830"> 1716</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RPR  (AT91_CAST(AT91_REG *)  0xFFFFF300) // (PDC_DBGU) Receive Pointer Register</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54"> 1717</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RCR  (AT91_CAST(AT91_REG *)  0xFFFFF304) // (PDC_DBGU) Receive Counter Register</span></div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a100458251305b7e09f5291651fa42775"> 1718</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNCR (AT91_CAST(AT91_REG *)  0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register</span></div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b"> 1719</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTCR (AT91_CAST(AT91_REG *)  0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abc9bd6435abbf87311d1aba24c24ed5b"> 1720</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTSR (AT91_CAST(AT91_REG *)  0xFFFFF324) // (PDC_DBGU) PDC Transfer Status Register</span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a23e6b5020286359a8057ab6ed844bdd9"> 1721</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNCR (AT91_CAST(AT91_REG *)  0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">// ========== Register definition for DBGU peripheral ==========</span></div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac33341e731c4d35239eda0edfb1c29e2"> 1723</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_EXID (AT91_CAST(AT91_REG *)  0xFFFFF244) // (DBGU) Chip ID Extension Register</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa3b5cb939e2298f254432f550fb463e0"> 1724</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_BRGR (AT91_CAST(AT91_REG *)  0xFFFFF220) // (DBGU) Baud Rate Generator Register</span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acf568b5e33118d36d873ee727823d67a"> 1725</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IDR  (AT91_CAST(AT91_REG *)  0xFFFFF20C) // (DBGU) Interrupt Disable Register</span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af6aadb08af97abf5e5bc84370188a9fc"> 1726</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CSR  (AT91_CAST(AT91_REG *)  0xFFFFF214) // (DBGU) Channel Status Register</span></div><div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1561878e6e08c6f7ed153c25be310270"> 1727</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CIDR (AT91_CAST(AT91_REG *)  0xFFFFF240) // (DBGU) Chip ID Register</span></div><div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7c33929d0f5af7047f9995e7a1e8578c"> 1728</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_MR   (AT91_CAST(AT91_REG *)  0xFFFFF204) // (DBGU) Mode Register</span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aac25413834b77b44602de7a3b4fbb4eb"> 1729</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IMR  (AT91_CAST(AT91_REG *)  0xFFFFF210) // (DBGU) Interrupt Mask Register</span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f"> 1730</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CR   (AT91_CAST(AT91_REG *)  0xFFFFF200) // (DBGU) Control Register</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5ab0033ea4e9cff2313119750a92e0f9"> 1731</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_FNTR (AT91_CAST(AT91_REG *)  0xFFFFF248) // (DBGU) Force NTRST Register</span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae48c03ce04459be6c814abdfab687665"> 1732</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_THR  (AT91_CAST(AT91_REG *)  0xFFFFF21C) // (DBGU) Transmitter Holding Register</span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af348a2b1a503eb350207ac37a7223e05"> 1733</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RHR  (AT91_CAST(AT91_REG *)  0xFFFFF218) // (DBGU) Receiver Holding Register</span></div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438"> 1734</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IER  (AT91_CAST(AT91_REG *)  0xFFFFF208) // (DBGU) Interrupt Enable Register</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="comment">// ========== Register definition for PIOA peripheral ==========</span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7c2600aa7cf94e838b518579ae17682e"> 1736</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODR  (AT91_CAST(AT91_REG *)  0xFFFFF414) // (PIOA) Output Disable Registerr</span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd"> 1737</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_SODR (AT91_CAST(AT91_REG *)  0xFFFFF430) // (PIOA) Set Output Data Register</span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae0cff3319fa040b979a6888f31085928"> 1738</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ISR  (AT91_CAST(AT91_REG *)  0xFFFFF44C) // (PIOA) Interrupt Status Register</span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aabe3c44e2ac75c9b425c87f406679824"> 1739</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ABSR (AT91_CAST(AT91_REG *)  0xFFFFF478) // (PIOA) AB Select Status Register</span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2282046182b9d9e56f33e32b84b90c19"> 1740</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IER  (AT91_CAST(AT91_REG *)  0xFFFFF440) // (PIOA) Interrupt Enable Register</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3baeebe6fac88770c77d797b6048922b"> 1741</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUDR (AT91_CAST(AT91_REG *)     0xFFFFF460) // (PIOA) Pull-up Disable Register</span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a01f22180c95dde93f1143fccbb251031"> 1742</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IMR  (AT91_CAST(AT91_REG *)  0xFFFFF448) // (PIOA) Interrupt Mask Register</span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f"> 1743</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PER  (AT91_CAST(AT91_REG *)  0xFFFFF400) // (PIOA) PIO Enable Register</span></div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0b807513a47a5397bd4c2e8de2eef98a"> 1744</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFDR (AT91_CAST(AT91_REG *)  0xFFFFF424) // (PIOA) Input Filter Disable Register</span></div><div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a472cb7830b1001df23442820aec3b91b"> 1745</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWDR (AT91_CAST(AT91_REG *)  0xFFFFF4A4) // (PIOA) Output Write Disable Register</span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aab89dee17d06a00b53da17c7d9c5dd85"> 1746</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDSR (AT91_CAST(AT91_REG *)  0xFFFFF458) // (PIOA) Multi-driver Status Register</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8d1fc6d0940a0d04372c172882516c32"> 1747</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IDR  (AT91_CAST(AT91_REG *)  0xFFFFF444) // (PIOA) Interrupt Disable Register</span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac75869d5dc9e09776095bb722dde7c5e"> 1748</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODSR (AT91_CAST(AT91_REG *)  0xFFFFF438) // (PIOA) Output Data Status Register</span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a57d571c97f9956583716b36e0f85f33a"> 1749</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUSR (AT91_CAST(AT91_REG *)     0xFFFFF468) // (PIOA) Pull-up Status Register</span></div><div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b"> 1750</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWSR (AT91_CAST(AT91_REG *)  0xFFFFF4A8) // (PIOA) Output Write Status Register</span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8aa900d1f44e460a30758eeaa9a593cc"> 1751</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_BSR  (AT91_CAST(AT91_REG *)  0xFFFFF474) // (PIOA) Select B Register</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a44d571365bcb5ff5e51eed14be4779bd"> 1752</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWER (AT91_CAST(AT91_REG *)  0xFFFFF4A0) // (PIOA) Output Write Enable Register</span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9145c129d70318b62f4a5c53aeaeac0d"> 1753</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFER (AT91_CAST(AT91_REG *)  0xFFFFF420) // (PIOA) Input Filter Enable Register</span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4592777ecfffcc2626d1db86e00ed1b6"> 1754</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDSR (AT91_CAST(AT91_REG *)  0xFFFFF43C) // (PIOA) Pin Data Status Register</span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2d040b79be17e0a76ee72ef47b3a091f"> 1755</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUER (AT91_CAST(AT91_REG *)     0xFFFFF464) // (PIOA) Pull-up Enable Register</span></div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4"> 1756</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OSR  (AT91_CAST(AT91_REG *)  0xFFFFF418) // (PIOA) Output Status Register</span></div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8d6d24987acd9d2412e5cf72706a783f"> 1757</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ASR  (AT91_CAST(AT91_REG *)  0xFFFFF470) // (PIOA) Select A Register</span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abc153eace206577541602e757731202f"> 1758</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDDR (AT91_CAST(AT91_REG *)  0xFFFFF454) // (PIOA) Multi-driver Disable Register</span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5930803de65239492ced9171471a103a"> 1759</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_CODR (AT91_CAST(AT91_REG *)  0xFFFFF434) // (PIOA) Clear Output Data Register</span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad07fc5c8fd1916171d0ca229b741fc63"> 1760</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDER (AT91_CAST(AT91_REG *)  0xFFFFF450) // (PIOA) Multi-driver Enable Register</span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86"> 1761</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDR  (AT91_CAST(AT91_REG *)  0xFFFFF404) // (PIOA) PIO Disable Register</span></div><div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d"> 1762</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFSR (AT91_CAST(AT91_REG *)  0xFFFFF428) // (PIOA) Input Filter Status Register</span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa99369c2b219dda0c48740d90f21d939"> 1763</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OER  (AT91_CAST(AT91_REG *)  0xFFFFF410) // (PIOA) Output Enable Register</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a"> 1764</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PSR  (AT91_CAST(AT91_REG *)  0xFFFFF408) // (PIOA) PIO Status Register</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">// ========== Register definition for CKGR peripheral ==========</span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3d0808992286c8581278c9655a007821"> 1766</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOR  (AT91_CAST(AT91_REG *)  0xFFFFFC20) // (CKGR) Main Oscillator Register</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd"> 1767</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLR (AT91_CAST(AT91_REG *)  0xFFFFFC2C) // (CKGR) PLL Register</span></div><div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab"> 1768</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MCFR (AT91_CAST(AT91_REG *)  0xFFFFFC24) // (CKGR) Main Clock  Frequency Register</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">// ========== Register definition for PMC peripheral ==========</span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abb1458f0e791aef764fdfd762f147874"> 1770</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IDR   (AT91_CAST(AT91_REG *)  0xFFFFFC64) // (PMC) Interrupt Disable Register</span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e"> 1771</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOR   (AT91_CAST(AT91_REG *)  0xFFFFFC20) // (PMC) Main Oscillator Register</span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15"> 1772</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PLLR  (AT91_CAST(AT91_REG *)  0xFFFFFC2C) // (PMC) PLL Register</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4a25b7100b143d46b7eab974f8f383af"> 1773</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCER  (AT91_CAST(AT91_REG *)  0xFFFFFC10) // (PMC) Peripheral Clock Enable Register</span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6"> 1774</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCKR  (AT91_CAST(AT91_REG *)  0xFFFFFC40) // (PMC) Programmable Clock Register</span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abb85fb0075508332e1fde3b0141a1f77"> 1775</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKR  (AT91_CAST(AT91_REG *)  0xFFFFFC30) // (PMC) Master Clock Register</span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3"> 1776</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCDR  (AT91_CAST(AT91_REG *)  0xFFFFFC04) // (PMC) System Clock Disable Register</span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4221f74fe26f80f7001a68f3b3428587"> 1777</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCDR  (AT91_CAST(AT91_REG *)  0xFFFFFC14) // (PMC) Peripheral Clock Disable Register</span></div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e"> 1778</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCSR  (AT91_CAST(AT91_REG *)  0xFFFFFC08) // (PMC) System Clock Status Register</span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a45941ff78c1aa2bce656679d88dcc6f1"> 1779</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCSR  (AT91_CAST(AT91_REG *)  0xFFFFFC18) // (PMC) Peripheral Clock Status Register</span></div><div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a24111130e9e504b91bb2d642578e5a89"> 1780</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCFR  (AT91_CAST(AT91_REG *)  0xFFFFFC24) // (PMC) Main Clock  Frequency Register</span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1088f086d92d3ac3ad028428e29b2144"> 1781</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCER  (AT91_CAST(AT91_REG *)  0xFFFFFC00) // (PMC) System Clock Enable Register</span></div><div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8a5b425ea5993ada144b8945aaeb01b9"> 1782</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IMR   (AT91_CAST(AT91_REG *)  0xFFFFFC6C) // (PMC) Interrupt Mask Register</span></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae13d5394223291f9364fb14552d4771c"> 1783</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IER   (AT91_CAST(AT91_REG *)  0xFFFFFC60) // (PMC) Interrupt Enable Register</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e"> 1784</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SR    (AT91_CAST(AT91_REG *)  0xFFFFFC68) // (PMC) Status Register</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">// ========== Register definition for RSTC peripheral ==========</span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa8414408466eaac0fcf732684368f7b0"> 1786</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RCR  (AT91_CAST(AT91_REG *)  0xFFFFFD00) // (RSTC) Reset Control Register</span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad82c9e23066554637f65bc863f35a0e6"> 1787</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RMR  (AT91_CAST(AT91_REG *)  0xFFFFFD08) // (RSTC) Reset Mode Register</span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f"> 1788</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSR  (AT91_CAST(AT91_REG *)  0xFFFFFD04) // (RSTC) Reset Status Register</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">// ========== Register definition for RTTC peripheral ==========</span></div><div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aabc2e8ffc38e2582b71bf4647f592b34"> 1790</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTSR (AT91_CAST(AT91_REG *)  0xFFFFFD2C) // (RTTC) Real-time Status Register</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5c5f38be61b98909c5794acc970d3559"> 1791</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTMR (AT91_CAST(AT91_REG *)  0xFFFFFD20) // (RTTC) Real-time Mode Register</span></div><div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46"> 1792</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTVR (AT91_CAST(AT91_REG *)  0xFFFFFD28) // (RTTC) Real-time Value Register</span></div><div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66"> 1793</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTAR (AT91_CAST(AT91_REG *)  0xFFFFFD24) // (RTTC) Real-time Alarm Register</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">// ========== Register definition for PITC peripheral ==========</span></div><div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5d9918c6442157386a416a8002a3353a"> 1795</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIVR (AT91_CAST(AT91_REG *)  0xFFFFFD38) // (PITC) Period Interval Value Register</span></div><div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a50f548a213ce527e05272128827d1a96"> 1796</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PISR (AT91_CAST(AT91_REG *)  0xFFFFFD34) // (PITC) Period Interval Status Register</span></div><div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a38c7f20272da9adc377b5061f1614ccb"> 1797</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIIR (AT91_CAST(AT91_REG *)  0xFFFFFD3C) // (PITC) Period Interval Image Register</span></div><div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ade8e662cf6facc2d3f6afe46362b823f"> 1798</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIMR (AT91_CAST(AT91_REG *)  0xFFFFFD30) // (PITC) Period Interval Mode Register</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">// ========== Register definition for WDTC peripheral ==========</span></div><div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afc2e9f8d797399fc2a9a92330c1feea1"> 1800</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDCR (AT91_CAST(AT91_REG *)  0xFFFFFD40) // (WDTC) Watchdog Control Register</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af678a558e212a430e97466a931248b0b"> 1801</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDSR (AT91_CAST(AT91_REG *)  0xFFFFFD48) // (WDTC) Watchdog Status Register</span></div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4"> 1802</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDMR (AT91_CAST(AT91_REG *)  0xFFFFFD44) // (WDTC) Watchdog Mode Register</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="comment">// ========== Register definition for VREG peripheral ==========</span></div><div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4f52028aab7283bbb6db66b4b2c0c6d1"> 1804</a></span>&#160;<span class="preprocessor">#define AT91C_VREG_MR   (AT91_CAST(AT91_REG *)  0xFFFFFD60) // (VREG) Voltage Regulator Mode Register</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">// ========== Register definition for MC peripheral ==========</span></div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d"> 1806</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ASR    (AT91_CAST(AT91_REG *)  0xFFFFFF04) // (MC) MC Abort Status Register</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a084308496085ed2e8c3446577bf6a64c"> 1807</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCR    (AT91_CAST(AT91_REG *)  0xFFFFFF00) // (MC) MC Remap Control Register</span></div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af36778483b430da5720ab5bc879c8a8b"> 1808</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCR    (AT91_CAST(AT91_REG *)  0xFFFFFF64) // (MC) MC Flash Command Register</span></div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af25be4608f5dec5cbf21293f1557a2f2"> 1809</a></span>&#160;<span class="preprocessor">#define AT91C_MC_AASR   (AT91_CAST(AT91_REG *)  0xFFFFFF08) // (MC) MC Abort Address Status Register</span></div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434"> 1810</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FSR    (AT91_CAST(AT91_REG *)  0xFFFFFF68) // (MC) MC Flash Status Register</span></div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11"> 1811</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMR    (AT91_CAST(AT91_REG *)  0xFFFFFF60) // (MC) MC Flash Mode Register</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">// ========== Register definition for PDC_SPI peripheral ==========</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a51a9b0ae49a977e9543b8319ec09cf85"> 1813</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PTCR  (AT91_CAST(AT91_REG *)  0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register</span></div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acf292870b37606b21f0410027603120f"> 1814</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TPR   (AT91_CAST(AT91_REG *)  0xFFFE0108) // (PDC_SPI) Transmit Pointer Register</span></div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a95b3dd8dec5d6a166c9a06ad010660d4"> 1815</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TCR   (AT91_CAST(AT91_REG *)  0xFFFE010C) // (PDC_SPI) Transmit Counter Register</span></div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a26e580e91f218f9e7a144f05e3a6befd"> 1816</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RCR   (AT91_CAST(AT91_REG *)  0xFFFE0104) // (PDC_SPI) Receive Counter Register</span></div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa03c97608c017c8d90fc536c5d17ca2b"> 1817</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PTSR  (AT91_CAST(AT91_REG *)  0xFFFE0124) // (PDC_SPI) PDC Transfer Status Register</span></div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2c876733d8c5efa5e00119fad50d266f"> 1818</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RNPR  (AT91_CAST(AT91_REG *)  0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register</span></div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a612f5f03a46b120ab039c06dcc2fa599"> 1819</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RPR   (AT91_CAST(AT91_REG *)  0xFFFE0100) // (PDC_SPI) Receive Pointer Register</span></div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9ebc16a03b73147e6bb452a0deb79d8e"> 1820</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TNCR  (AT91_CAST(AT91_REG *)  0xFFFE011C) // (PDC_SPI) Transmit Next Counter Register</span></div><div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac5e8ec1639d069346a6a61327beeff1c"> 1821</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RNCR  (AT91_CAST(AT91_REG *)  0xFFFE0114) // (PDC_SPI) Receive Next Counter Register</span></div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a471c5bc32cee42de03a63d0a163f0b93"> 1822</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TNPR  (AT91_CAST(AT91_REG *)  0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">// ========== Register definition for SPI peripheral ==========</span></div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ade75503c3c5f26d877c81549bc7600cb"> 1824</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IER   (AT91_CAST(AT91_REG *)  0xFFFE0014) // (SPI) Interrupt Enable Register</span></div><div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af2ad1abae74c687b5fbe3ef795f8cdc7"> 1825</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SR    (AT91_CAST(AT91_REG *)  0xFFFE0010) // (SPI) Status Register</span></div><div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa24383974bc0250165c3f429eb666934"> 1826</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IDR   (AT91_CAST(AT91_REG *)  0xFFFE0018) // (SPI) Interrupt Disable Register</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a68d87bb2d69eeeeb6462f99c7865b5b0"> 1827</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CR    (AT91_CAST(AT91_REG *)  0xFFFE0000) // (SPI) Control Register</span></div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad0cd85e74653d6f02d0c1bf896c0be3c"> 1828</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MR    (AT91_CAST(AT91_REG *)  0xFFFE0004) // (SPI) Mode Register</span></div><div class="line"><a name="l01829"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac4d386ce1b94819f36916e742dd28850"> 1829</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IMR   (AT91_CAST(AT91_REG *)  0xFFFE001C) // (SPI) Interrupt Mask Register</span></div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a06b36cf61f6591e873f1dbde3e063f7c"> 1830</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TDR   (AT91_CAST(AT91_REG *)  0xFFFE000C) // (SPI) Transmit Data Register</span></div><div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a299538dee33c3b08a70d94e82eee55b1"> 1831</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RDR   (AT91_CAST(AT91_REG *)  0xFFFE0008) // (SPI) Receive Data Register</span></div><div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aafdb14ccfd382f3c87b10ce317ec41c0"> 1832</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CSR   (AT91_CAST(AT91_REG *)  0xFFFE0030) // (SPI) Chip Select Register</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="comment">// ========== Register definition for PDC_ADC peripheral ==========</span></div><div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aedd5fc8b746667f76d010547bebe7f75"> 1834</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTSR  (AT91_CAST(AT91_REG *)  0xFFFD8124) // (PDC_ADC) PDC Transfer Status Register</span></div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca"> 1835</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTCR  (AT91_CAST(AT91_REG *)  0xFFFD8120) // (PDC_ADC) PDC Transfer Control Register</span></div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2"> 1836</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNPR  (AT91_CAST(AT91_REG *)  0xFFFD8118) // (PDC_ADC) Transmit Next Pointer Register</span></div><div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b"> 1837</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNCR  (AT91_CAST(AT91_REG *)  0xFFFD811C) // (PDC_ADC) Transmit Next Counter Register</span></div><div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89"> 1838</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNPR  (AT91_CAST(AT91_REG *)  0xFFFD8110) // (PDC_ADC) Receive Next Pointer Register</span></div><div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aad0066e0944197a569edfdf048b3e8fd"> 1839</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNCR  (AT91_CAST(AT91_REG *)  0xFFFD8114) // (PDC_ADC) Receive Next Counter Register</span></div><div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b"> 1840</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RPR   (AT91_CAST(AT91_REG *)  0xFFFD8100) // (PDC_ADC) Receive Pointer Register</span></div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9c04ee8fc091c56447bc576629f7422b"> 1841</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TCR   (AT91_CAST(AT91_REG *)  0xFFFD810C) // (PDC_ADC) Transmit Counter Register</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3bccb57bed16072b4616f112c3694c88"> 1842</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TPR   (AT91_CAST(AT91_REG *)  0xFFFD8108) // (PDC_ADC) Transmit Pointer Register</span></div><div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a001ab907b43f9ced9cba11a18977bd38"> 1843</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RCR   (AT91_CAST(AT91_REG *)  0xFFFD8104) // (PDC_ADC) Receive Counter Register</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="comment">// ========== Register definition for ADC peripheral ==========</span></div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf"> 1845</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR2  (AT91_CAST(AT91_REG *)  0xFFFD8038) // (ADC) ADC Channel Data Register 2</span></div><div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab9623ccab1e65740bbb37261556afee2"> 1846</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR3  (AT91_CAST(AT91_REG *)  0xFFFD803C) // (ADC) ADC Channel Data Register 3</span></div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7"> 1847</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR0  (AT91_CAST(AT91_REG *)  0xFFFD8030) // (ADC) ADC Channel Data Register 0</span></div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a592e6596725a224723b3cbc3ac0cfdf9"> 1848</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR5  (AT91_CAST(AT91_REG *)  0xFFFD8044) // (ADC) ADC Channel Data Register 5</span></div><div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a183514b7877b61f4d197a266f5fb3901"> 1849</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHDR  (AT91_CAST(AT91_REG *)  0xFFFD8014) // (ADC) ADC Channel Disable Register</span></div><div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b"> 1850</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SR    (AT91_CAST(AT91_REG *)  0xFFFD801C) // (ADC) ADC Status Register</span></div><div class="line"><a name="l01851"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a559fa100fd18c7176033e1fdf7680d03"> 1851</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR4  (AT91_CAST(AT91_REG *)  0xFFFD8040) // (ADC) ADC Channel Data Register 4</span></div><div class="line"><a name="l01852"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad99e2dc67e83b6fa488479d1733eb48c"> 1852</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR1  (AT91_CAST(AT91_REG *)  0xFFFD8034) // (ADC) ADC Channel Data Register 1</span></div><div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b"> 1853</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LCDR  (AT91_CAST(AT91_REG *)  0xFFFD8020) // (ADC) ADC Last Converted Data Register</span></div><div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad61c454c2163fd559a550e57438cc6d4"> 1854</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IDR   (AT91_CAST(AT91_REG *)  0xFFFD8028) // (ADC) ADC Interrupt Disable Register</span></div><div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a042dee2d556b39e4514ea78479fbf281"> 1855</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CR    (AT91_CAST(AT91_REG *)  0xFFFD8000) // (ADC) ADC Control Register</span></div><div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c"> 1856</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR7  (AT91_CAST(AT91_REG *)  0xFFFD804C) // (ADC) ADC Channel Data Register 7</span></div><div class="line"><a name="l01857"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf"> 1857</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR6  (AT91_CAST(AT91_REG *)  0xFFFD8048) // (ADC) ADC Channel Data Register 6</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788"> 1858</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IER   (AT91_CAST(AT91_REG *)  0xFFFD8024) // (ADC) ADC Interrupt Enable Register</span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a073c7c22c54be83184c4d3a8e885ee5a"> 1859</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHER  (AT91_CAST(AT91_REG *)  0xFFFD8010) // (ADC) ADC Channel Enable Register</span></div><div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae0e58fc5c5066507fc970f44d871bf9b"> 1860</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHSR  (AT91_CAST(AT91_REG *)  0xFFFD8018) // (ADC) ADC Channel Status Register</span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae21657c56292665c73e3de92ff227f99"> 1861</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_MR    (AT91_CAST(AT91_REG *)  0xFFFD8004) // (ADC) ADC Mode Register</span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac"> 1862</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IMR   (AT91_CAST(AT91_REG *)  0xFFFD802C) // (ADC) ADC Interrupt Mask Register</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">// ========== Register definition for PDC_SSC peripheral ==========</span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a53a7501045baecf8bd01c013dbe4c104"> 1864</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNCR  (AT91_CAST(AT91_REG *)  0xFFFD411C) // (PDC_SSC) Transmit Next Counter Register</span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3"> 1865</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RPR   (AT91_CAST(AT91_REG *)  0xFFFD4100) // (PDC_SSC) Receive Pointer Register</span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a44508da72adc9ed12b256afe132dbc17"> 1866</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNCR  (AT91_CAST(AT91_REG *)  0xFFFD4114) // (PDC_SSC) Receive Next Counter Register</span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a191a1106602f2d19c81e78c28cc8d588"> 1867</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TPR   (AT91_CAST(AT91_REG *)  0xFFFD4108) // (PDC_SSC) Transmit Pointer Register</span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa5f6f7b779df4fc5f6289e6209187608"> 1868</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTCR  (AT91_CAST(AT91_REG *)  0xFFFD4120) // (PDC_SSC) PDC Transfer Control Register</span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a287e7b0b1d4ffecd1d8c407481606f98"> 1869</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCR   (AT91_CAST(AT91_REG *)  0xFFFD410C) // (PDC_SSC) Transmit Counter Register</span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a71cf421c0ff89108292103d07f9eebde"> 1870</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCR   (AT91_CAST(AT91_REG *)  0xFFFD4104) // (PDC_SSC) Receive Counter Register</span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a853daa41885819130b99a0e2214615ab"> 1871</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNPR  (AT91_CAST(AT91_REG *)  0xFFFD4110) // (PDC_SSC) Receive Next Pointer Register</span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aacda54a58a6d6706619c1d6088877fe1"> 1872</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNPR  (AT91_CAST(AT91_REG *)  0xFFFD4118) // (PDC_SSC) Transmit Next Pointer Register</span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3ba2486c2064b7dd2b3506e37b19972d"> 1873</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTSR  (AT91_CAST(AT91_REG *)  0xFFFD4124) // (PDC_SSC) PDC Transfer Status Register</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">// ========== Register definition for SSC peripheral ==========</span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a89baf0bfdb0f0cda250d7caf61eee506"> 1875</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RHR   (AT91_CAST(AT91_REG *)  0xFFFD4020) // (SSC) Receive Holding Register</span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa5c99a0a45b091b298df7b19aead869b"> 1876</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RSHR  (AT91_CAST(AT91_REG *)  0xFFFD4030) // (SSC) Receive Sync Holding Register</span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a604bc5ab5abb66756a3907e2fb829386"> 1877</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TFMR  (AT91_CAST(AT91_REG *)  0xFFFD401C) // (SSC) Transmit Frame Mode Register</span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3e22415070eb929134f1e8136d65e2b3"> 1878</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IDR   (AT91_CAST(AT91_REG *)  0xFFFD4048) // (SSC) Interrupt Disable Register</span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4124d482012bea78bc1653ade8742848"> 1879</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_THR   (AT91_CAST(AT91_REG *)  0xFFFD4024) // (SSC) Transmit Holding Register</span></div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf"> 1880</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCMR  (AT91_CAST(AT91_REG *)  0xFFFD4010) // (SSC) Receive Clock ModeRegister</span></div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0c71849c66d910b2327e91ec53be2d5f"> 1881</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IER   (AT91_CAST(AT91_REG *)  0xFFFD4044) // (SSC) Interrupt Enable Register</span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ade6190d9f20f8c615c1eeee3a69333a8"> 1882</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TSHR  (AT91_CAST(AT91_REG *)  0xFFFD4034) // (SSC) Transmit Sync Holding Register</span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa"> 1883</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SR    (AT91_CAST(AT91_REG *)  0xFFFD4040) // (SSC) Status Register</span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae95efd136a149d3364e1c0407514f4fc"> 1884</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CMR   (AT91_CAST(AT91_REG *)  0xFFFD4004) // (SSC) Clock Mode Register</span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a36a9a8eb55f9f87b90d335d2281a2417"> 1885</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCMR  (AT91_CAST(AT91_REG *)  0xFFFD4018) // (SSC) Transmit Clock Mode Register</span></div><div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a263bd24754999d5ecd4a2394ebe9454a"> 1886</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CR    (AT91_CAST(AT91_REG *)  0xFFFD4000) // (SSC) Control Register</span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6cef16080bfc99d378574efe37d4b842"> 1887</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IMR   (AT91_CAST(AT91_REG *)  0xFFFD404C) // (SSC) Interrupt Mask Register</span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adb294d06149c386bd8c826ca841f729b"> 1888</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RFMR  (AT91_CAST(AT91_REG *)  0xFFFD4014) // (SSC) Receive Frame Mode Register</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="comment">// ========== Register definition for PDC_US1 peripheral ==========</span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af48f2dff20474c8c9a223beab727ca7a"> 1890</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNCR  (AT91_CAST(AT91_REG *)  0xFFFC4114) // (PDC_US1) Receive Next Counter Register</span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0321db964bde1db2f00018ab0767b893"> 1891</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTCR  (AT91_CAST(AT91_REG *)  0xFFFC4120) // (PDC_US1) PDC Transfer Control Register</span></div><div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5ac408528d521e4e4b8c813855ad908b"> 1892</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TCR   (AT91_CAST(AT91_REG *)  0xFFFC410C) // (PDC_US1) Transmit Counter Register</span></div><div class="line"><a name="l01893"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1"> 1893</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTSR  (AT91_CAST(AT91_REG *)  0xFFFC4124) // (PDC_US1) PDC Transfer Status Register</span></div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a015371076e034d328e679f3fa6b8bb94"> 1894</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNPR  (AT91_CAST(AT91_REG *)  0xFFFC4118) // (PDC_US1) Transmit Next Pointer Register</span></div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae7bc9a61b4311410067210fe5be6cf4e"> 1895</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RCR   (AT91_CAST(AT91_REG *)  0xFFFC4104) // (PDC_US1) Receive Counter Register</span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7ae00f6533a59997f3410cff4baa34f3"> 1896</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNPR  (AT91_CAST(AT91_REG *)  0xFFFC4110) // (PDC_US1) Receive Next Pointer Register</span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa310bed7d45bfe16684c8bf25f3efee7"> 1897</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RPR   (AT91_CAST(AT91_REG *)  0xFFFC4100) // (PDC_US1) Receive Pointer Register</span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d"> 1898</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNCR  (AT91_CAST(AT91_REG *)  0xFFFC411C) // (PDC_US1) Transmit Next Counter Register</span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d"> 1899</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TPR   (AT91_CAST(AT91_REG *)  0xFFFC4108) // (PDC_US1) Transmit Pointer Register</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">// ========== Register definition for US1 peripheral ==========</span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae1d05b2c8d6badfca979db9a8802be8e"> 1901</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IF    (AT91_CAST(AT91_REG *)  0xFFFC404C) // (US1) IRDA_FILTER Register</span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3"> 1902</a></span>&#160;<span class="preprocessor">#define AT91C_US1_NER   (AT91_CAST(AT91_REG *)  0xFFFC4044) // (US1) Nb Errors Register</span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3580e23d8e44cce7286834378b9bebf9"> 1903</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RTOR  (AT91_CAST(AT91_REG *)  0xFFFC4024) // (US1) Receiver Time-out Register</span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1f2daa04e941f4f6dab81453467dfa9f"> 1904</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CSR   (AT91_CAST(AT91_REG *)  0xFFFC4014) // (US1) Channel Status Register</span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad6013f9d9db0531caae86476c7c535f2"> 1905</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IDR   (AT91_CAST(AT91_REG *)  0xFFFC400C) // (US1) Interrupt Disable Register</span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a217b096eb2058c2233fdd0863005a100"> 1906</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IER   (AT91_CAST(AT91_REG *)  0xFFFC4008) // (US1) Interrupt Enable Register</span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8c656e638af7231ef0e8a7eb91606e51"> 1907</a></span>&#160;<span class="preprocessor">#define AT91C_US1_THR   (AT91_CAST(AT91_REG *)  0xFFFC401C) // (US1) Transmitter Holding Register</span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b"> 1908</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TTGR  (AT91_CAST(AT91_REG *)  0xFFFC4028) // (US1) Transmitter Time-guard Register</span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa6cfe7f0e690577826727939c28f61c7"> 1909</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RHR   (AT91_CAST(AT91_REG *)  0xFFFC4018) // (US1) Receiver Holding Register</span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae1b540599d25fd3e08e7796a4abad209"> 1910</a></span>&#160;<span class="preprocessor">#define AT91C_US1_BRGR  (AT91_CAST(AT91_REG *)  0xFFFC4020) // (US1) Baud Rate Generator Register</span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a015e3681835f62cb310135951a0b3b34"> 1911</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IMR   (AT91_CAST(AT91_REG *)  0xFFFC4010) // (US1) Interrupt Mask Register</span></div><div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a474dacf039451dbc1dd95647bf180710"> 1912</a></span>&#160;<span class="preprocessor">#define AT91C_US1_FIDI  (AT91_CAST(AT91_REG *)  0xFFFC4040) // (US1) FI_DI_Ratio Register</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0ba13116cdbdc38c28a7947cb6e07208"> 1913</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CR    (AT91_CAST(AT91_REG *)  0xFFFC4000) // (US1) Control Register</span></div><div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac540adfcc59587e54b9e92d889019bb3"> 1914</a></span>&#160;<span class="preprocessor">#define AT91C_US1_MR    (AT91_CAST(AT91_REG *)  0xFFFC4004) // (US1) Mode Register</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="comment">// ========== Register definition for PDC_US0 peripheral ==========</span></div><div class="line"><a name="l01916"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e"> 1916</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNPR  (AT91_CAST(AT91_REG *)  0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register</span></div><div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad4379d54617a5f94d3f21a07320bbd3a"> 1917</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNPR  (AT91_CAST(AT91_REG *)  0xFFFC0110) // (PDC_US0) Receive Next Pointer Register</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8"> 1918</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TCR   (AT91_CAST(AT91_REG *)  0xFFFC010C) // (PDC_US0) Transmit Counter Register</span></div><div class="line"><a name="l01919"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adf3341465bd017c325b8202870f51a87"> 1919</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTCR  (AT91_CAST(AT91_REG *)  0xFFFC0120) // (PDC_US0) PDC Transfer Control Register</span></div><div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acd8b3f85323b001581da09ac44b51ba0"> 1920</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTSR  (AT91_CAST(AT91_REG *)  0xFFFC0124) // (PDC_US0) PDC Transfer Status Register</span></div><div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05"> 1921</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNCR  (AT91_CAST(AT91_REG *)  0xFFFC011C) // (PDC_US0) Transmit Next Counter Register</span></div><div class="line"><a name="l01922"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a53cfafd838c21b78b9da1d82f664729a"> 1922</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TPR   (AT91_CAST(AT91_REG *)  0xFFFC0108) // (PDC_US0) Transmit Pointer Register</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afb42edcfe4420c1741c67a6fcc1c7940"> 1923</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RCR   (AT91_CAST(AT91_REG *)  0xFFFC0104) // (PDC_US0) Receive Counter Register</span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b"> 1924</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RPR   (AT91_CAST(AT91_REG *)  0xFFFC0100) // (PDC_US0) Receive Pointer Register</span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a299bd61c801130a2bd54a9759ceed79a"> 1925</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNCR  (AT91_CAST(AT91_REG *)  0xFFFC0114) // (PDC_US0) Receive Next Counter Register</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">// ========== Register definition for US0 peripheral ==========</span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d"> 1927</a></span>&#160;<span class="preprocessor">#define AT91C_US0_BRGR  (AT91_CAST(AT91_REG *)  0xFFFC0020) // (US0) Baud Rate Generator Register</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0a64d545337665b0f1391160faaaced6"> 1928</a></span>&#160;<span class="preprocessor">#define AT91C_US0_NER   (AT91_CAST(AT91_REG *)  0xFFFC0044) // (US0) Nb Errors Register</span></div><div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeec6376a574c77da0d274a1fcbfa3326"> 1929</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CR    (AT91_CAST(AT91_REG *)  0xFFFC0000) // (US0) Control Register</span></div><div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee"> 1930</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IMR   (AT91_CAST(AT91_REG *)  0xFFFC0010) // (US0) Interrupt Mask Register</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a76e6e7e7a078af79d274422696176a91"> 1931</a></span>&#160;<span class="preprocessor">#define AT91C_US0_FIDI  (AT91_CAST(AT91_REG *)  0xFFFC0040) // (US0) FI_DI_Ratio Register</span></div><div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adb0859b2f4e268443144c8a12372740b"> 1932</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TTGR  (AT91_CAST(AT91_REG *)  0xFFFC0028) // (US0) Transmitter Time-guard Register</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683"> 1933</a></span>&#160;<span class="preprocessor">#define AT91C_US0_MR    (AT91_CAST(AT91_REG *)  0xFFFC0004) // (US0) Mode Register</span></div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8f5751a6d87eb133bad4228b999269ea"> 1934</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RTOR  (AT91_CAST(AT91_REG *)  0xFFFC0024) // (US0) Receiver Time-out Register</span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adf9eee205e881a7a9820a7448f65be88"> 1935</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CSR   (AT91_CAST(AT91_REG *)  0xFFFC0014) // (US0) Channel Status Register</span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a56934e1cafe3743d3953503124783e23"> 1936</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RHR   (AT91_CAST(AT91_REG *)  0xFFFC0018) // (US0) Receiver Holding Register</span></div><div class="line"><a name="l01937"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8fd2674d21225f8229f75558597722f4"> 1937</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IDR   (AT91_CAST(AT91_REG *)  0xFFFC000C) // (US0) Interrupt Disable Register</span></div><div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0"> 1938</a></span>&#160;<span class="preprocessor">#define AT91C_US0_THR   (AT91_CAST(AT91_REG *)  0xFFFC001C) // (US0) Transmitter Holding Register</span></div><div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aafeaab3c273a4901d0c1ce6e27290623"> 1939</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IF    (AT91_CAST(AT91_REG *)  0xFFFC004C) // (US0) IRDA_FILTER Register</span></div><div class="line"><a name="l01940"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad9e151567643bac9188d546ec8c83ad9"> 1940</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IER   (AT91_CAST(AT91_REG *)  0xFFFC0008) // (US0) Interrupt Enable Register</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">// ========== Register definition for TWI peripheral ==========</span></div><div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adfb146945a6be80740b8b6ffaf553de5"> 1942</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IER   (AT91_CAST(AT91_REG *)  0xFFFB8024) // (TWI) Interrupt Enable Register</span></div><div class="line"><a name="l01943"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab70866fe6980485abdc71436c4c666e3"> 1943</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CR    (AT91_CAST(AT91_REG *)  0xFFFB8000) // (TWI) Control Register</span></div><div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38"> 1944</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SR    (AT91_CAST(AT91_REG *)  0xFFFB8020) // (TWI) Status Register</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8064786a95cc468d45e9f7037d6ad7c0"> 1945</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IMR   (AT91_CAST(AT91_REG *)  0xFFFB802C) // (TWI) Interrupt Mask Register</span></div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a552888d871fec466c05478ee2042b2ec"> 1946</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_THR   (AT91_CAST(AT91_REG *)  0xFFFB8034) // (TWI) Transmit Holding Register</span></div><div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88"> 1947</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IDR   (AT91_CAST(AT91_REG *)  0xFFFB8028) // (TWI) Interrupt Disable Register</span></div><div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3602dbdfaf7fe8915c8da17025bcce49"> 1948</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADR  (AT91_CAST(AT91_REG *)  0xFFFB800C) // (TWI) Internal Address Register</span></div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab5fb1fb425f6ef83633501ea421a7973"> 1949</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MMR   (AT91_CAST(AT91_REG *)  0xFFFB8004) // (TWI) Master Mode Register</span></div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af7b5a89edfd261b24b258e2730938593"> 1950</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CWGR  (AT91_CAST(AT91_REG *)  0xFFFB8010) // (TWI) Clock Waveform Generator Register</span></div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aad7ee683b465e9e8ff024444b87ffb09"> 1951</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RHR   (AT91_CAST(AT91_REG *)  0xFFFB8030) // (TWI) Receive Holding Register</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="comment">// ========== Register definition for TC0 peripheral ==========</span></div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a14381be1f6ceeb1de311e10d9aac62d9"> 1953</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_SR    (AT91_CAST(AT91_REG *)  0xFFFA0020) // (TC0) Status Register</span></div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a70e91b7a4b022e8985559be791facecd"> 1954</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RC    (AT91_CAST(AT91_REG *)  0xFFFA001C) // (TC0) Register C</span></div><div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a46587d3344f065d9db3ffea75e4e3ed0"> 1955</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RB    (AT91_CAST(AT91_REG *)  0xFFFA0018) // (TC0) Register B</span></div><div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad139a6937250604e663db694ea526109"> 1956</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CCR   (AT91_CAST(AT91_REG *)  0xFFFA0000) // (TC0) Channel Control Register</span></div><div class="line"><a name="l01957"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aac8cde05837a35a8246cb4b58400894c"> 1957</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CMR   (AT91_CAST(AT91_REG *)  0xFFFA0004) // (TC0) Channel Mode Register (Capture Mode / Waveform Mode)</span></div><div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a26e7f978fd38a87fcdf971dc8f870341"> 1958</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IER   (AT91_CAST(AT91_REG *)  0xFFFA0024) // (TC0) Interrupt Enable Register</span></div><div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac36fce651dac995e60837f8afffc67f5"> 1959</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RA    (AT91_CAST(AT91_REG *)  0xFFFA0014) // (TC0) Register A</span></div><div class="line"><a name="l01960"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae6ec17816f26986770aee105c7091c68"> 1960</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IDR   (AT91_CAST(AT91_REG *)  0xFFFA0028) // (TC0) Interrupt Disable Register</span></div><div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a902d83edf7113f99d72f1d8b67409a8a"> 1961</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CV    (AT91_CAST(AT91_REG *)  0xFFFA0010) // (TC0) Counter Value</span></div><div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a910eb1ba8e12734da7c04c19707eb6b8"> 1962</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IMR   (AT91_CAST(AT91_REG *)  0xFFFA002C) // (TC0) Interrupt Mask Register</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">// ========== Register definition for TC1 peripheral ==========</span></div><div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf"> 1964</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RB    (AT91_CAST(AT91_REG *)  0xFFFA0058) // (TC1) Register B</span></div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6d1271089d8f94c1e91a638f60f1a30e"> 1965</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CCR   (AT91_CAST(AT91_REG *)  0xFFFA0040) // (TC1) Channel Control Register</span></div><div class="line"><a name="l01966"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aedd80518a02dce6e3b515a146e765102"> 1966</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IER   (AT91_CAST(AT91_REG *)  0xFFFA0064) // (TC1) Interrupt Enable Register</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa"> 1967</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IDR   (AT91_CAST(AT91_REG *)  0xFFFA0068) // (TC1) Interrupt Disable Register</span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#add3309812aa0e1201930857f83a25b78"> 1968</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_SR    (AT91_CAST(AT91_REG *)  0xFFFA0060) // (TC1) Status Register</span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287"> 1969</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CMR   (AT91_CAST(AT91_REG *)  0xFFFA0044) // (TC1) Channel Mode Register (Capture Mode / Waveform Mode)</span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e"> 1970</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RA    (AT91_CAST(AT91_REG *)  0xFFFA0054) // (TC1) Register A</span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae1ba87507afc334c83a8faf4220108bb"> 1971</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RC    (AT91_CAST(AT91_REG *)  0xFFFA005C) // (TC1) Register C</span></div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abd3beef9d8010832ed7fac32f9172186"> 1972</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IMR   (AT91_CAST(AT91_REG *)  0xFFFA006C) // (TC1) Interrupt Mask Register</span></div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa7bc7d53130111ce71e3f194fafeabab"> 1973</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CV    (AT91_CAST(AT91_REG *)  0xFFFA0050) // (TC1) Counter Value</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="comment">// ========== Register definition for TC2 peripheral ==========</span></div><div class="line"><a name="l01975"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3"> 1975</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CMR   (AT91_CAST(AT91_REG *)  0xFFFA0084) // (TC2) Channel Mode Register (Capture Mode / Waveform Mode)</span></div><div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c"> 1976</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CCR   (AT91_CAST(AT91_REG *)  0xFFFA0080) // (TC2) Channel Control Register</span></div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a89655cc2b3db98c2e3205e9697cca20e"> 1977</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CV    (AT91_CAST(AT91_REG *)  0xFFFA0090) // (TC2) Counter Value</span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab71cc78f9acf543d633fa4932ac6d0af"> 1978</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RA    (AT91_CAST(AT91_REG *)  0xFFFA0094) // (TC2) Register A</span></div><div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0f940f585055b37bc1b28f7f884b845b"> 1979</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RB    (AT91_CAST(AT91_REG *)  0xFFFA0098) // (TC2) Register B</span></div><div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac45691dc6c22a34bcf24d1f2a672091e"> 1980</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IDR   (AT91_CAST(AT91_REG *)  0xFFFA00A8) // (TC2) Interrupt Disable Register</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad7a7e692a485bd1984655fb775b5993f"> 1981</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IMR   (AT91_CAST(AT91_REG *)  0xFFFA00AC) // (TC2) Interrupt Mask Register</span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6e87e75bd04d57480f47bdd325ceb62a"> 1982</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RC    (AT91_CAST(AT91_REG *)  0xFFFA009C) // (TC2) Register C</span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f"> 1983</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IER   (AT91_CAST(AT91_REG *)  0xFFFA00A4) // (TC2) Interrupt Enable Register</span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6775d11c990ac2929003e4bed7dfd2eb"> 1984</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_SR    (AT91_CAST(AT91_REG *)  0xFFFA00A0) // (TC2) Status Register</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="comment">// ========== Register definition for TCB peripheral ==========</span></div><div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6"> 1986</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BMR   (AT91_CAST(AT91_REG *)  0xFFFA00C4) // (TCB) TC Block Mode Register</span></div><div class="line"><a name="l01987"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a19ebea53a82e1963c02fb19f1fc43918"> 1987</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BCR   (AT91_CAST(AT91_REG *)  0xFFFA00C0) // (TCB) TC Block Control Register</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH3 peripheral ==========</span></div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a915acc240487778b99f3e303e95b0935"> 1989</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC270) // (PWMC_CH3) Channel Update Register</span></div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a15112cd084e065033413c5f6785ee541"> 1990</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC274) // (PWMC_CH3) Reserved</span></div><div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7778deca77864dd09acddb9162e167a8"> 1991</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC268) // (PWMC_CH3) Channel Period Register</span></div><div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8dfa995191cce3441d3b7f3297456191"> 1992</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC264) // (PWMC_CH3) Channel Duty Cycle Register</span></div><div class="line"><a name="l01993"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a124fc7b03f5d2a89bef9af3b0c5fa3d8"> 1993</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC26C) // (PWMC_CH3) Channel Counter Register</span></div><div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a431c9fa2f5860f1961f9e606ac9e74a7"> 1994</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH3_CMR (AT91_CAST(AT91_REG *)   0xFFFCC260) // (PWMC_CH3) Channel Mode Register</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH2 peripheral ==========</span></div><div class="line"><a name="l01996"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad06043e1478867fefe7b1e845abce62b"> 1996</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC254) // (PWMC_CH2) Reserved</span></div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a32347890c4851b3406ce936398e39432"> 1997</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CMR (AT91_CAST(AT91_REG *)   0xFFFCC240) // (PWMC_CH2) Channel Mode Register</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a209cc49c7a258c24ee6a9a0d479aa8ac"> 1998</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC24C) // (PWMC_CH2) Channel Counter Register</span></div><div class="line"><a name="l01999"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7fadf4844d900392e5ed49050542c6b8"> 1999</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC248) // (PWMC_CH2) Channel Period Register</span></div><div class="line"><a name="l02000"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ababcd11fb7412ba08cbb402f2e52de25"> 2000</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC250) // (PWMC_CH2) Channel Update Register</span></div><div class="line"><a name="l02001"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a92c3c03a51e3e7f79f6ee18fc8bcf76f"> 2001</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH2_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC244) // (PWMC_CH2) Channel Duty Cycle Register</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH1 peripheral ==========</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adb0fb5fe2ce827523d1c1007fb85e443"> 2003</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC234) // (PWMC_CH1) Reserved</span></div><div class="line"><a name="l02004"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7a826ed8802943535fa7c4b326f146a0"> 2004</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC230) // (PWMC_CH1) Channel Update Register</span></div><div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aff63953e62e0fc883f37c6228c3c60f8"> 2005</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC228) // (PWMC_CH1) Channel Period Register</span></div><div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a785a86474dd34cda12cac953d4f728a8"> 2006</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC22C) // (PWMC_CH1) Channel Counter Register</span></div><div class="line"><a name="l02007"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a856d2141138eb7946859750ef7d8ab6c"> 2007</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC224) // (PWMC_CH1) Channel Duty Cycle Register</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9bb93db0c57925fa32d2a2e214a5e1b6"> 2008</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH1_CMR (AT91_CAST(AT91_REG *)   0xFFFCC220) // (PWMC_CH1) Channel Mode Register</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="comment">// ========== Register definition for PWMC_CH0 peripheral ==========</span></div><div class="line"><a name="l02010"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a14caa17444f312f3cd3e264381822a27"> 2010</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_Reserved (AT91_CAST(AT91_REG *)  0xFFFCC214) // (PWMC_CH0) Reserved</span></div><div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aaffd46275f079b2bc5568bbe87c676ff"> 2011</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CPRDR (AT91_CAST(AT91_REG *)     0xFFFCC208) // (PWMC_CH0) Channel Period Register</span></div><div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ace3bf9bfb3d4eb9c97a43161be908867"> 2012</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CDTYR (AT91_CAST(AT91_REG *)     0xFFFCC204) // (PWMC_CH0) Channel Duty Cycle Register</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a553675e94a17042b594cc5b6421ed123"> 2013</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CMR (AT91_CAST(AT91_REG *)   0xFFFCC200) // (PWMC_CH0) Channel Mode Register</span></div><div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9a372aa7bc8694c8316aa79402caaa46"> 2014</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CUPDR (AT91_CAST(AT91_REG *)     0xFFFCC210) // (PWMC_CH0) Channel Update Register</span></div><div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a12a3982752e349fccc0ce61caa58c2ee"> 2015</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CH0_CCNTR (AT91_CAST(AT91_REG *)     0xFFFCC20C) // (PWMC_CH0) Channel Counter Register</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">// ========== Register definition for PWMC peripheral ==========</span></div><div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc"> 2017</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IDR  (AT91_CAST(AT91_REG *)  0xFFFCC014) // (PWMC) PWMC Interrupt Disable Register</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a46b3482eea9839c7c0cb5b46981c25ee"> 2018</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIS  (AT91_CAST(AT91_REG *)  0xFFFCC008) // (PWMC) PWMC Disable Register</span></div><div class="line"><a name="l02019"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5748102c4fa746762dabc4b81b1d2028"> 2019</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IER  (AT91_CAST(AT91_REG *)  0xFFFCC010) // (PWMC) PWMC Interrupt Enable Register</span></div><div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4deef43514fe6c052050cb67979421c7"> 2020</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_VR   (AT91_CAST(AT91_REG *)  0xFFFCC0FC) // (PWMC) PWMC Version Register</span></div><div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a501d561efa98cdc2d1e92d45995baabf"> 2021</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ISR  (AT91_CAST(AT91_REG *)  0xFFFCC01C) // (PWMC) PWMC Interrupt Status Register</span></div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afc443b3aad4ece9b474689b297d1fe6d"> 2022</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_SR   (AT91_CAST(AT91_REG *)  0xFFFCC00C) // (PWMC) PWMC Status Register</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af52294ff74025db434e4cd82eb504863"> 2023</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IMR  (AT91_CAST(AT91_REG *)  0xFFFCC018) // (PWMC) PWMC Interrupt Mask Register</span></div><div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1677fa23df0aebce419d3ed6f916cd55"> 2024</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_MR   (AT91_CAST(AT91_REG *)  0xFFFCC000) // (PWMC) PWMC Mode Register</span></div><div class="line"><a name="l02025"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a349c6cdf8efd599be9aad642d5947897"> 2025</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ENA  (AT91_CAST(AT91_REG *)  0xFFFCC004) // (PWMC) PWMC Enable Register</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">// ========== Register definition for UDP peripheral ==========</span></div><div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abb0413f682922a58ea1e83fe006b0439"> 2027</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IMR   (AT91_CAST(AT91_REG *)  0xFFFB0018) // (UDP) Interrupt Mask Register</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1bb6a6bdaff5f26292c04974054a4a55"> 2028</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDR (AT91_CAST(AT91_REG *)  0xFFFB0008) // (UDP) Function Address Register</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a825cf8db29e1346a4655ba9e4042073c"> 2029</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_NUM   (AT91_CAST(AT91_REG *)  0xFFFB0000) // (UDP) Frame Number Register</span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6a7f64596e71787c3efefff101b5e4e9"> 2030</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FDR   (AT91_CAST(AT91_REG *)  0xFFFB0050) // (UDP) Endpoint FIFO Data Register</span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a823df82602fcb595b04c9a5235f7bd68"> 2031</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISR   (AT91_CAST(AT91_REG *)  0xFFFB001C) // (UDP) Interrupt Status Register</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189"> 2032</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CSR   (AT91_CAST(AT91_REG *)  0xFFFB0030) // (UDP) Endpoint Control and Status Register</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abaaf8614402eded1295065e638ef4905"> 2033</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IDR   (AT91_CAST(AT91_REG *)  0xFFFB0014) // (UDP) Interrupt Disable Register</span></div><div class="line"><a name="l02034"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0cd67205ffcc66f514740b7cacc95c4f"> 2034</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ICR   (AT91_CAST(AT91_REG *)  0xFFFB0020) // (UDP) Interrupt Clear Register</span></div><div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a19e8a3d4c6e02916b80873505969f35e"> 2035</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSTEP (AT91_CAST(AT91_REG *)  0xFFFB0028) // (UDP) Reset Endpoint Register</span></div><div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a45e8217bcf08f51bb492afbca3799fda"> 2036</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXVC  (AT91_CAST(AT91_REG *)  0xFFFB0074) // (UDP) Transceiver Control Register</span></div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"> 2037</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_GLBSTATE (AT91_CAST(AT91_REG *)   0xFFFB0004) // (UDP) Global State Register</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f"> 2038</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IER   (AT91_CAST(AT91_REG *)  0xFFFB0010) // (UDP) Interrupt Enable Register</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">//               PIO DEFINITIONS FOR AT91SAM7S256</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aeea54d22764c1f8519e7e7418e99fee1"> 2043</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA0        (1 &lt;&lt;  0) // Pin Controlled by PA0</span></div><div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6b6398a74b18f0032e25c34ff539d4b6"> 2044</a></span>&#160;<span class="preprocessor">#define AT91C_PA0_PWM0     (AT91C_PIO_PA0) //  PWM Channel 0</span></div><div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab0a4dad85246171a1b4062468e7a8b52"> 2045</a></span>&#160;<span class="preprocessor">#define AT91C_PA0_TIOA0    (AT91C_PIO_PA0) //  Timer Counter 0 Multipurpose Timer I/O Pin A</span></div><div class="line"><a name="l02046"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425"> 2046</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA1        (1 &lt;&lt;  1) // Pin Controlled by PA1</span></div><div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5cc0d20c61cdcee374ae6f709595a204"> 2047</a></span>&#160;<span class="preprocessor">#define AT91C_PA1_PWM1     (AT91C_PIO_PA1) //  PWM Channel 1</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af39f130ed88dc02fcdac09704045416f"> 2048</a></span>&#160;<span class="preprocessor">#define AT91C_PA1_TIOB0    (AT91C_PIO_PA1) //  Timer Counter 0 Multipurpose Timer I/O Pin B</span></div><div class="line"><a name="l02049"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae235237779e93d17ad5c39b8c9031c18"> 2049</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA10       (1 &lt;&lt; 10) // Pin Controlled by PA10</span></div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2c9be7c79768613769823fce68af63dc"> 2050</a></span>&#160;<span class="preprocessor">#define AT91C_PA10_DTXD     (AT91C_PIO_PA10) //  DBGU Debug Transmit Data</span></div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a55f4e55f27970f231fba4834d5a34f87"> 2051</a></span>&#160;<span class="preprocessor">#define AT91C_PA10_NPCS2    (AT91C_PIO_PA10) //  SPI Peripheral Chip Select 2</span></div><div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a39be3ba7ad9039551771e69e311a231a"> 2052</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA11       (1 &lt;&lt; 11) // Pin Controlled by PA11</span></div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a768042b418ea292c068f425875c2b2e5"> 2053</a></span>&#160;<span class="preprocessor">#define AT91C_PA11_NPCS0    (AT91C_PIO_PA11) //  SPI Peripheral Chip Select 0</span></div><div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2a99afc9e3e08ca9af15d72e8c8e3754"> 2054</a></span>&#160;<span class="preprocessor">#define AT91C_PA11_PWM0     (AT91C_PIO_PA11) //  PWM Channel 0</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a080ecb6380a731bc7de865a96dacf6ff"> 2055</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA12       (1 &lt;&lt; 12) // Pin Controlled by PA12</span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a03a7a1cc3791f96940d0e3c2f0d217f4"> 2056</a></span>&#160;<span class="preprocessor">#define AT91C_PA12_MISO     (AT91C_PIO_PA12) //  SPI Master In Slave</span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aef8684d047e18078cdd7e4651258f63a"> 2057</a></span>&#160;<span class="preprocessor">#define AT91C_PA12_PWM1     (AT91C_PIO_PA12) //  PWM Channel 1</span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a"> 2058</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA13       (1 &lt;&lt; 13) // Pin Controlled by PA13</span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aabd92d78dcdf26d243d701709fdd2e2e"> 2059</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_MOSI     (AT91C_PIO_PA13) //  SPI Master Out Slave</span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae035436e6f76830472243ea737d49b7f"> 2060</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_PWM2     (AT91C_PIO_PA13) //  PWM Channel 2</span></div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab106d256f2373c4b8954adcadad53eca"> 2061</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA14       (1 &lt;&lt; 14) // Pin Controlled by PA14</span></div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3bdba106f646133dcd8088804c4d6fca"> 2062</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_SPCK     (AT91C_PIO_PA14) //  SPI Serial Clock</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa99b73b49ce9bc12628ae5ea080fd4d3"> 2063</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_PWM3     (AT91C_PIO_PA14) //  PWM Channel 3</span></div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a80e8b61485c6d998cf7254a355562d69"> 2064</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA15       (1 &lt;&lt; 15) // Pin Controlled by PA15</span></div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa1fa2f7fbe62475edfed37d9b5250542"> 2065</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_TF       (AT91C_PIO_PA15) //  SSC Transmit Frame Sync</span></div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a686eba0a26ed388dece335c809c884e7"> 2066</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_TIOA1    (AT91C_PIO_PA15) //  Timer Counter 1 Multipurpose Timer I/O Pin A</span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a133ac8b6b912d98c131fc86829208e37"> 2067</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA16       (1 &lt;&lt; 16) // Pin Controlled by PA16</span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6b4dadb00edf493bd8840185926255be"> 2068</a></span>&#160;<span class="preprocessor">#define AT91C_PA16_TK       (AT91C_PIO_PA16) //  SSC Transmit Clock</span></div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0b72e628c90b4e911f91a1ea831b925e"> 2069</a></span>&#160;<span class="preprocessor">#define AT91C_PA16_TIOB1    (AT91C_PIO_PA16) //  Timer Counter 1 Multipurpose Timer I/O Pin B</span></div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa2427a5211cf4003560a5f56ff04ea00"> 2070</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA17       (1 &lt;&lt; 17) // Pin Controlled by PA17</span></div><div class="line"><a name="l02071"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ada2ad931e0e2bfb9f4fbba417fee79ef"> 2071</a></span>&#160;<span class="preprocessor">#define AT91C_PA17_TD       (AT91C_PIO_PA17) //  SSC Transmit data</span></div><div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa14e2eb5112958d60aae1595239cf0c6"> 2072</a></span>&#160;<span class="preprocessor">#define AT91C_PA17_PCK1     (AT91C_PIO_PA17) //  PMC Programmable Clock Output 1</span></div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a638521370866f7680dd90859c1ba08fe"> 2073</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA18       (1 &lt;&lt; 18) // Pin Controlled by PA18</span></div><div class="line"><a name="l02074"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a61fa8094fd8fab9e07d957d6f8cff4b2"> 2074</a></span>&#160;<span class="preprocessor">#define AT91C_PA18_RD       (AT91C_PIO_PA18) //  SSC Receive Data</span></div><div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acfb4a94de9dfc987d3ea83b68d9d47d9"> 2075</a></span>&#160;<span class="preprocessor">#define AT91C_PA18_PCK2     (AT91C_PIO_PA18) //  PMC Programmable Clock Output 2</span></div><div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aca5c14239b907072066cf81421a5b885"> 2076</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA19       (1 &lt;&lt; 19) // Pin Controlled by PA19</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa83b760d1ae21a08d3c35f0a78dbf38c"> 2077</a></span>&#160;<span class="preprocessor">#define AT91C_PA19_RK       (AT91C_PIO_PA19) //  SSC Receive Clock</span></div><div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adc3b402090b815d672e9a7dc6075f9b8"> 2078</a></span>&#160;<span class="preprocessor">#define AT91C_PA19_FIQ      (AT91C_PIO_PA19) //  AIC Fast Interrupt Input</span></div><div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a04c1f6628e573d3e5be119da42e8920f"> 2079</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA2        (1 &lt;&lt;  2) // Pin Controlled by PA2</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4d4ce14cd3aa7144c00986fb99033940"> 2080</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_PWM2     (AT91C_PIO_PA2) //  PWM Channel 2</span></div><div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aca9f42f91351c6fa201e4b646d18551c"> 2081</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_SCK0     (AT91C_PIO_PA2) //  USART 0 Serial Clock</span></div><div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8a4416e6288f30100352d997d3e0958c"> 2082</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA20       (1 &lt;&lt; 20) // Pin Controlled by PA20</span></div><div class="line"><a name="l02083"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad07b830324d63e03a687412b00b855fd"> 2083</a></span>&#160;<span class="preprocessor">#define AT91C_PA20_RF       (AT91C_PIO_PA20) //  SSC Receive Frame Sync</span></div><div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a73ae512bf60e3ae1d42de642130179b3"> 2084</a></span>&#160;<span class="preprocessor">#define AT91C_PA20_IRQ0     (AT91C_PIO_PA20) //  External Interrupt 0</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1f938aecf684443fe5cc29cfde5c9766"> 2085</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA21       (1 &lt;&lt; 21) // Pin Controlled by PA21</span></div><div class="line"><a name="l02086"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af73365a9ad9a16957c4bd82654b93b95"> 2086</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_RXD1     (AT91C_PIO_PA21) //  USART 1 Receive Data</span></div><div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8a8c9c3b139bf37dca761195b3420ec2"> 2087</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_PCK1     (AT91C_PIO_PA21) //  PMC Programmable Clock Output 1</span></div><div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f"> 2088</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA22       (1 &lt;&lt; 22) // Pin Controlled by PA22</span></div><div class="line"><a name="l02089"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac8b9cbcba3917af3a48ed69c619096ea"> 2089</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_TXD1     (AT91C_PIO_PA22) //  USART 1 Transmit Data</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9052824898ba5a35df89c3a5591ceb88"> 2090</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_NPCS3    (AT91C_PIO_PA22) //  SPI Peripheral Chip Select 3</span></div><div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5b2f60a820cda3a1550d66f78f57f549"> 2091</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA23       (1 &lt;&lt; 23) // Pin Controlled by PA23</span></div><div class="line"><a name="l02092"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8ab2faebd77063c6092df12ac5ec74b4"> 2092</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_SCK1     (AT91C_PIO_PA23) //  USART 1 Serial Clock</span></div><div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af7c829d7cc0ff7219fd8970b8703dc71"> 2093</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_PWM0     (AT91C_PIO_PA23) //  PWM Channel 0</span></div><div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adb532ae4b7a34d41f7a436a3125eccec"> 2094</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA24       (1 &lt;&lt; 24) // Pin Controlled by PA24</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a25b451d7a35633fce9f961d38c054533"> 2095</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_RTS1     (AT91C_PIO_PA24) //  USART 1 Ready To Send</span></div><div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a42e5e50913f74f82e32ca6bc6513c54f"> 2096</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_PWM1     (AT91C_PIO_PA24) //  PWM Channel 1</span></div><div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063"> 2097</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA25       (1 &lt;&lt; 25) // Pin Controlled by PA25</span></div><div class="line"><a name="l02098"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a02df6d1479833aa8b2a7a4a7ce443209"> 2098</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_CTS1     (AT91C_PIO_PA25) //  USART 1 Clear To Send</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac52467fa1c75fd5f7198aefb638347ce"> 2099</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_PWM2     (AT91C_PIO_PA25) //  PWM Channel 2</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3debdc9672c6df1bfd6224835c2331ce"> 2100</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA26       (1 &lt;&lt; 26) // Pin Controlled by PA26</span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a415a88b135d0ac0aff0eba34a4271dcc"> 2101</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_DCD1     (AT91C_PIO_PA26) //  USART 1 Data Carrier Detect</span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a3e8ce759b4232d932e3ad840751f4ffe"> 2102</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_TIOA2    (AT91C_PIO_PA26) //  Timer Counter 2 Multipurpose Timer I/O Pin A</span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a76530ab67e450e55c18f790f43f16a7c"> 2103</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA27       (1 &lt;&lt; 27) // Pin Controlled by PA27</span></div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a80c91948aa22a0dafff9fa49ed8cdc6b"> 2104</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_DTR1     (AT91C_PIO_PA27) //  USART 1 Data Terminal ready</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac3cca5487270cea7c38d1b9bc7435a58"> 2105</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_TIOB2    (AT91C_PIO_PA27) //  Timer Counter 2 Multipurpose Timer I/O Pin B</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afc03a891232129aa4e694419b6227ef7"> 2106</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA28       (1 &lt;&lt; 28) // Pin Controlled by PA28</span></div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8d1cab4e7dbfad454a8b18dcd06aa618"> 2107</a></span>&#160;<span class="preprocessor">#define AT91C_PA28_DSR1     (AT91C_PIO_PA28) //  USART 1 Data Set ready</span></div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a32e046d61283df2f957a1cbd834bcdcc"> 2108</a></span>&#160;<span class="preprocessor">#define AT91C_PA28_TCLK1    (AT91C_PIO_PA28) //  Timer Counter 1 external clock input</span></div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a23c662ae5654da8fdc81785799632ee1"> 2109</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA29       (1 &lt;&lt; 29) // Pin Controlled by PA29</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab462ab2e37bc79d97943737b21086260"> 2110</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_RI1      (AT91C_PIO_PA29) //  USART 1 Ring Indicator</span></div><div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2bb855769a7af702acf2438dce347c4f"> 2111</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_TCLK2    (AT91C_PIO_PA29) //  Timer Counter 2 external clock input</span></div><div class="line"><a name="l02112"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa093f6b38813c359c8f91c6b7ba656a9"> 2112</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA3        (1 &lt;&lt;  3) // Pin Controlled by PA3</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae7f99fbe935ee072effde79e0f1e76f1"> 2113</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_TWD      (AT91C_PIO_PA3) //  TWI Two-wire Serial Data</span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adbf7d14f0495c1e26416e4041113d0c1"> 2114</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_NPCS3    (AT91C_PIO_PA3) //  SPI Peripheral Chip Select 3</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4a4adbd2483d8f529366a2e7472172c8"> 2115</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA30       (1 &lt;&lt; 30) // Pin Controlled by PA30</span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a470edeacc9a1e47b00c37fdbd8ed7f74"> 2116</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_IRQ1     (AT91C_PIO_PA30) //  External Interrupt 1</span></div><div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0b3b420a94ddb1ed072e00d47fc528ee"> 2117</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_NPCS2    (AT91C_PIO_PA30) //  SPI Peripheral Chip Select 2</span></div><div class="line"><a name="l02118"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a80a4319a357994fac01be5e4cec84b76"> 2118</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA31       (1 &lt;&lt; 31) // Pin Controlled by PA31</span></div><div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a348aadfc3bd8c1d78611cf2b7493af39"> 2119</a></span>&#160;<span class="preprocessor">#define AT91C_PA31_NPCS1    (AT91C_PIO_PA31) //  SPI Peripheral Chip Select 1</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5397d434dbe2441cd7d8cebdefccdd58"> 2120</a></span>&#160;<span class="preprocessor">#define AT91C_PA31_PCK2     (AT91C_PIO_PA31) //  PMC Programmable Clock Output 2</span></div><div class="line"><a name="l02121"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f"> 2121</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA4        (1 &lt;&lt;  4) // Pin Controlled by PA4</span></div><div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1c58a9f1aed88984cf87fd0464970f4b"> 2122</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_TWCK     (AT91C_PIO_PA4) //  TWI Two-wire Serial Clock</span></div><div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a591f92f7e41ab9d37c738ca7662da127"> 2123</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_TCLK0    (AT91C_PIO_PA4) //  Timer Counter 0 external clock input</span></div><div class="line"><a name="l02124"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5096171be0ea590a81beb2aadb9dba29"> 2124</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA5        (1 &lt;&lt;  5) // Pin Controlled by PA5</span></div><div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a21b7a23d113a4b6dc68e7237909558e8"> 2125</a></span>&#160;<span class="preprocessor">#define AT91C_PA5_RXD0     (AT91C_PIO_PA5) //  USART 0 Receive Data</span></div><div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a001ccca2ccaa286d35b3f6d00a050741"> 2126</a></span>&#160;<span class="preprocessor">#define AT91C_PA5_NPCS3    (AT91C_PIO_PA5) //  SPI Peripheral Chip Select 3</span></div><div class="line"><a name="l02127"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#adde445b47732bff0955f9b79a65c2abb"> 2127</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA6        (1 &lt;&lt;  6) // Pin Controlled by PA6</span></div><div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4df33c07b989621d5ad9ce269535be1f"> 2128</a></span>&#160;<span class="preprocessor">#define AT91C_PA6_TXD0     (AT91C_PIO_PA6) //  USART 0 Transmit Data</span></div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a65c854dcfffa1c71133df6414221a32d"> 2129</a></span>&#160;<span class="preprocessor">#define AT91C_PA6_PCK0     (AT91C_PIO_PA6) //  PMC Programmable Clock Output 0</span></div><div class="line"><a name="l02130"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a92630fd5d17ea2d00d53d02ea400907d"> 2130</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA7        (1 &lt;&lt;  7) // Pin Controlled by PA7</span></div><div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a86d56d865770bbf1551224e911832d7a"> 2131</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_RTS0     (AT91C_PIO_PA7) //  USART 0 Ready To Send</span></div><div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4c39854cb2b4d8ad2c29a492108731ae"> 2132</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_PWM3     (AT91C_PIO_PA7) //  PWM Channel 3</span></div><div class="line"><a name="l02133"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae943dc78ec9df64f417a87c83348b235"> 2133</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA8        (1 &lt;&lt;  8) // Pin Controlled by PA8</span></div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a11ec0760528b453413d71c29f16c8ef1"> 2134</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_CTS0     (AT91C_PIO_PA8) //  USART 0 Clear To Send</span></div><div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7abeb5b67fbce6c132e4138a03a92b17"> 2135</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_ADTRG    (AT91C_PIO_PA8) //  ADC External Trigger</span></div><div class="line"><a name="l02136"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4b0a25fca6be57889ba1ebb18c79433a"> 2136</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA9        (1 &lt;&lt;  9) // Pin Controlled by PA9</span></div><div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1f97abd17e3a037a7ad294f443a97cb1"> 2137</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_DRXD     (AT91C_PIO_PA9) //  DBGU Debug Receive Data</span></div><div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0dab362225e9cbb82678993be7340020"> 2138</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_NPCS1    (AT91C_PIO_PA9) //  SPI Peripheral Chip Select 1</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">//               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S256</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aba6ab10a585bb8180565dceba4f597f8"> 2143</a></span>&#160;<span class="preprocessor">#define AT91C_ID_FIQ    ( 0) // Advanced Interrupt Controller (FIQ)</span></div><div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa5883b521ba307e7e6d6fa8730768a9e"> 2144</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SYS    ( 1) // System Peripheral</span></div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9367949b8183635487afdcc8ed41609e"> 2145</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PIOA   ( 2) // Parallel IO Controller</span></div><div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9f3d43f2cc5b94d99b0ff9a6854f368a"> 2146</a></span>&#160;<span class="preprocessor">#define AT91C_ID_3_Reserved ( 3) // Reserved</span></div><div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a33d377204b9547cb1c1cf23b83b32ec8"> 2147</a></span>&#160;<span class="preprocessor">#define AT91C_ID_ADC    ( 4) // Analog-to-Digital Converter</span></div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af58625121d8ada787679ae120ce9da8e"> 2148</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SPI    ( 5) // Serial Peripheral Interface</span></div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a17f82b8148cea0ecaefb7d65c1421f97"> 2149</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US0    ( 6) // USART 0</span></div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac4890f3c72510710505f5e9bc167946a"> 2150</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US1    ( 7) // USART 1</span></div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a60d9e827556a4afd9d4c2b032702fbce"> 2151</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SSC    ( 8) // Serial Synchronous Controller</span></div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a8244d5da18b5534d5253a0d0ed5141a2"> 2152</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TWI    ( 9) // Two-Wire Interface</span></div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c"> 2153</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PWMC   (10) // PWM Controller</span></div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#abc583accceb7605cd8a6d24e93961e87"> 2154</a></span>&#160;<span class="preprocessor">#define AT91C_ID_UDP    (11) // USB Device Port</span></div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5a4eb8a4700b1b3f87a589498d394a01"> 2155</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC0    (12) // Timer Counter 0</span></div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a055623f976c96e2683a217da3cfb87c6"> 2156</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC1    (13) // Timer Counter 1</span></div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0393b452e5ae992bb30004d072335e1b"> 2157</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC2    (14) // Timer Counter 2</span></div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acbd240421827ccf52acddcb9298aa4bc"> 2158</a></span>&#160;<span class="preprocessor">#define AT91C_ID_15_Reserved (15) // Reserved</span></div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac2ef7d4a3f605088ba108ad79f814f63"> 2159</a></span>&#160;<span class="preprocessor">#define AT91C_ID_16_Reserved (16) // Reserved</span></div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab926fbc67c540e149cf158b608c81c2b"> 2160</a></span>&#160;<span class="preprocessor">#define AT91C_ID_17_Reserved (17) // Reserved</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9f5a2132181ea52d7262045e4439ece5"> 2161</a></span>&#160;<span class="preprocessor">#define AT91C_ID_18_Reserved (18) // Reserved</span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a54c2d2f465363726c5083feb01c0b7d5"> 2162</a></span>&#160;<span class="preprocessor">#define AT91C_ID_19_Reserved (19) // Reserved</span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6fb88276d3afd829d8040cffda45930d"> 2163</a></span>&#160;<span class="preprocessor">#define AT91C_ID_20_Reserved (20) // Reserved</span></div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#af5d97e75c30d3d0a5283b0cea298818d"> 2164</a></span>&#160;<span class="preprocessor">#define AT91C_ID_21_Reserved (21) // Reserved</span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a267061f5f28a0c3163622d6055dc22a8"> 2165</a></span>&#160;<span class="preprocessor">#define AT91C_ID_22_Reserved (22) // Reserved</span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aca42ce85d90a04e674e5c1d95e5c926d"> 2166</a></span>&#160;<span class="preprocessor">#define AT91C_ID_23_Reserved (23) // Reserved</span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25"> 2167</a></span>&#160;<span class="preprocessor">#define AT91C_ID_24_Reserved (24) // Reserved</span></div><div class="line"><a name="l02168"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a750de9c822c42fbedb95f5aaf4e12491"> 2168</a></span>&#160;<span class="preprocessor">#define AT91C_ID_25_Reserved (25) // Reserved</span></div><div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acfcdb29887f9345c78b69d7b42262299"> 2169</a></span>&#160;<span class="preprocessor">#define AT91C_ID_26_Reserved (26) // Reserved</span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066"> 2170</a></span>&#160;<span class="preprocessor">#define AT91C_ID_27_Reserved (27) // Reserved</span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a23270efd613eed668e86aff2eeca1b05"> 2171</a></span>&#160;<span class="preprocessor">#define AT91C_ID_28_Reserved (28) // Reserved</span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a29a591331bb374e65d7964ceb03dcf1b"> 2172</a></span>&#160;<span class="preprocessor">#define AT91C_ID_29_Reserved (29) // Reserved</span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87"> 2173</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ0   (30) // Advanced Interrupt Controller (IRQ0)</span></div><div class="line"><a name="l02174"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9"> 2174</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ1   (31) // Advanced Interrupt Controller (IRQ1)</span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a832d43de67e29cd251455c06c26a43d7"> 2175</a></span>&#160;<span class="preprocessor">#define AT91C_ALL_INT   (0xC0007FF7) // ALL VALID INTERRUPTS</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">//               BASE ADDRESS DEFINITIONS FOR AT91SAM7S256</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a55de519422f9459af2c877d53c11e28f"> 2180</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SYS       (AT91_CAST(AT91PS_SYS)     0xFFFFF000) // (SYS) Base Address</span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae353aca328b3d22ff19e9086c99e77d7"> 2181</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_AIC       (AT91_CAST(AT91PS_AIC)     0xFFFFF000) // (AIC) Base Address</span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad583a3c0f21caa3eb742bf21a5230e76"> 2182</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_DBGU  (AT91_CAST(AT91PS_PDC)     0xFFFFF300) // (PDC_DBGU) Base Address</span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a32fc454872b1c641d8fed6f014f7ba1e"> 2183</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_DBGU      (AT91_CAST(AT91PS_DBGU)    0xFFFFF200) // (DBGU) Base Address</span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#afd59d3e413ad4a05804ead0fd6c48622"> 2184</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PIOA      (AT91_CAST(AT91PS_PIO)     0xFFFFF400) // (PIOA) Base Address</span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a10dce3ba9279316fe6d2320af5880040"> 2185</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CKGR      (AT91_CAST(AT91PS_CKGR)    0xFFFFFC20) // (CKGR) Base Address</span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a88f638978d677a52e3bad3966caa40ab"> 2186</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PMC       (AT91_CAST(AT91PS_PMC)     0xFFFFFC00) // (PMC) Base Address</span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a1417c31e180c8f542044e6fccb465610"> 2187</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RSTC      (AT91_CAST(AT91PS_RSTC)    0xFFFFFD00) // (RSTC) Base Address</span></div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad91cc891870f10043e5935b8f587f2af"> 2188</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RTTC      (AT91_CAST(AT91PS_RTTC)    0xFFFFFD20) // (RTTC) Base Address</span></div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac0679d8ee5a5c92e6d808bd31e216277"> 2189</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PITC      (AT91_CAST(AT91PS_PITC)    0xFFFFFD30) // (PITC) Base Address</span></div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4"> 2190</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_WDTC      (AT91_CAST(AT91PS_WDTC)    0xFFFFFD40) // (WDTC) Base Address</span></div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab018a4601f6b25a33cac56fd628e6b9b"> 2191</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_VREG      (AT91_CAST(AT91PS_VREG)    0xFFFFFD60) // (VREG) Base Address</span></div><div class="line"><a name="l02192"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a235bf6db2f49947de6fd62d0439d4af9"> 2192</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_MC        (AT91_CAST(AT91PS_MC)  0xFFFFFF00) // (MC) Base Address</span></div><div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a719a2834b04fd7dadd93971f17844025"> 2193</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SPI   (AT91_CAST(AT91PS_PDC)     0xFFFE0100) // (PDC_SPI) Base Address</span></div><div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a71756ec471e894d8f8877b5d33a8ea5b"> 2194</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SPI       (AT91_CAST(AT91PS_SPI)     0xFFFE0000) // (SPI) Base Address</span></div><div class="line"><a name="l02195"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad99b4bec9100b0faee5c2ec4c5816010"> 2195</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_ADC   (AT91_CAST(AT91PS_PDC)     0xFFFD8100) // (PDC_ADC) Base Address</span></div><div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9adbfb8048d73603846d6fb348a64ace"> 2196</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_ADC       (AT91_CAST(AT91PS_ADC)     0xFFFD8000) // (ADC) Base Address</span></div><div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a6b352bd9e050f30440d75b3b7c92696a"> 2197</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SSC   (AT91_CAST(AT91PS_PDC)     0xFFFD4100) // (PDC_SSC) Base Address</span></div><div class="line"><a name="l02198"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7cfef3966881ac79efe0a889a18f0e0a"> 2198</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SSC       (AT91_CAST(AT91PS_SSC)     0xFFFD4000) // (SSC) Base Address</span></div><div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a689aaee7d35e38c15f0d096850549494"> 2199</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US1   (AT91_CAST(AT91PS_PDC)     0xFFFC4100) // (PDC_US1) Base Address</span></div><div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ace9a2e5287fcacab6f3050f66b382eae"> 2200</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US1       (AT91_CAST(AT91PS_USART)   0xFFFC4000) // (US1) Base Address</span></div><div class="line"><a name="l02201"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae1d89d92d26566a0593501750dd45690"> 2201</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US0   (AT91_CAST(AT91PS_PDC)     0xFFFC0100) // (PDC_US0) Base Address</span></div><div class="line"><a name="l02202"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf"> 2202</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US0       (AT91_CAST(AT91PS_USART)   0xFFFC0000) // (US0) Base Address</span></div><div class="line"><a name="l02203"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acec2e14822c165bf9c2fb5e91e1652ca"> 2203</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TWI       (AT91_CAST(AT91PS_TWI)     0xFFFB8000) // (TWI) Base Address</span></div><div class="line"><a name="l02204"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac5f6642a35bcb83fbe8cf358511ba895"> 2204</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC0       (AT91_CAST(AT91PS_TC)  0xFFFA0000) // (TC0) Base Address</span></div><div class="line"><a name="l02205"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca"> 2205</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC1       (AT91_CAST(AT91PS_TC)  0xFFFA0040) // (TC1) Base Address</span></div><div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead"> 2206</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC2       (AT91_CAST(AT91PS_TC)  0xFFFA0080) // (TC2) Base Address</span></div><div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aaf7850d86742be51cc4bf623488a92af"> 2207</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TCB       (AT91_CAST(AT91PS_TCB)     0xFFFA0000) // (TCB) Base Address</span></div><div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e"> 2208</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH3  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC260) // (PWMC_CH3) Base Address</span></div><div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a95a11e0109fe908e382c77b4dbd4b886"> 2209</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH2  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC240) // (PWMC_CH2) Base Address</span></div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a532256b939d55cf8d64421ae895d9f61"> 2210</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH1  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC220) // (PWMC_CH1) Base Address</span></div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ad327bf8d078e66885418142dcf7ecb69"> 2211</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH0  (AT91_CAST(AT91PS_PWMC_CH)     0xFFFCC200) // (PWMC_CH0) Base Address</span></div><div class="line"><a name="l02212"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa11003c2d8bcee4dd58e45522edde4a9"> 2212</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC      (AT91_CAST(AT91PS_PWMC)    0xFFFCC000) // (PWMC) Base Address</span></div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c"> 2213</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_UDP       (AT91_CAST(AT91PS_UDP)     0xFFFB0000) // (UDP) Base Address</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="comment">//               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S256</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="comment">// *****************************************************************************</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="comment">// ISRAM</span></div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a03e412c1f537b06c9cf737703442dde4"> 2219</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM  (0x00200000) // Internal SRAM base address</span></div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad"> 2220</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM_SIZE     (0x00010000) // Internal SRAM size in byte (64 Kbytes)</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="comment">// IFLASH</span></div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a7715d6de3269c66590f7c1d8dba0003d"> 2222</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH     (0x00100000) // Internal FLASH base address</span></div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7"> 2223</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_SIZE    (0x00040000) // Internal FLASH size in byte (256 Kbytes)</span></div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#aa3f1189ca53221b1ccd2af766af81494"> 2224</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_PAGE_SIZE   (256) // Internal FLASH Page Size: 256 bytes</span></div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#acdfead34e2a35a3a5199d552aad42b10"> 2225</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_LOCK_REGION_SIZE    (16384) // Internal FLASH Lock Region Size: 16 Kbytes</span></div><div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ab2bc8d576f64a92eb4a263edf1a12d59"> 2226</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_NB_OF_PAGES     (1024) // Internal FLASH Number of Pages: 1024 bytes</span></div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="AT91SAM7S256_8h.html#ae669d5c6b39e7c84879a2093266647b3"> 2227</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_NB_OF_LOCK_BITS     (16) // Internal FLASH Number of Lock Bits: 16 bytes</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct__AT91S__SYS_html_ac046cdc4abd70b271e1e1d075340e505"><div class="ttname"><a href="struct__AT91S__SYS.html#ac046cdc4abd70b271e1e1d075340e505">_AT91S_SYS::Reserved7</a></div><div class="ttdeci">AT91_REG Reserved7[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00123">AT91SAM7S128.h:123</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a4695fe425ffd8cad1f64aa1776ee4cd5"><div class="ttname"><a href="AT91SAM7S256_8h.html#a4695fe425ffd8cad1f64aa1776ee4cd5">AT91S_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC AT91S_WDTC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_af420a7282f407323cc7d796699c0720b"><div class="ttname"><a href="struct__AT91S__SYS.html#af420a7282f407323cc7d796699c0720b">_AT91S_SYS::AIC_IPR</a></div><div class="ttdeci">AT91_REG AIC_IPR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00075">AT91SAM7S128.h:75</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a18e9b0b4c9a04b201a2fe8ff1a50840b"><div class="ttname"><a href="AT91SAM7S256_8h.html#a18e9b0b4c9a04b201a2fe8ff1a50840b">AT91S_PITC</a></div><div class="ttdeci">struct _AT91S_PITC AT91S_PITC</div></div>
<div class="ttc" id="AT91SAM7S128_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="AT91SAM7S128_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00059">AT91SAM7S128.h:59</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a33e3a1625cd80cc9d0af375189fbf53c"><div class="ttname"><a href="struct__AT91S__SYS.html#a33e3a1625cd80cc9d0af375189fbf53c">_AT91S_SYS::PIOA_ODSR</a></div><div class="ttdeci">AT91_REG PIOA_ODSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00130">AT91SAM7S128.h:130</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a24b726ec8df3aa24ccaea5462a7a1bcd"><div class="ttname"><a href="struct__AT91S__SYS.html#a24b726ec8df3aa24ccaea5462a7a1bcd">_AT91S_SYS::PIOA_PPUSR</a></div><div class="ttdeci">AT91_REG PIOA_PPUSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00142">AT91SAM7S128.h:142</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a70e5b268f31c94e9a3a004c4e07f54bd"><div class="ttname"><a href="struct__AT91S__SYS.html#a70e5b268f31c94e9a3a004c4e07f54bd">_AT91S_SYS::PIOA_IDR</a></div><div class="ttdeci">AT91_REG PIOA_IDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00133">AT91SAM7S128.h:133</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a4f3fd7ed6d469aeb787ce7acdd8647e6"><div class="ttname"><a href="struct__AT91S__SYS.html#a4f3fd7ed6d469aeb787ce7acdd8647e6">_AT91S_SYS::PMC_IDR</a></div><div class="ttdeci">AT91_REG PMC_IDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00169">AT91SAM7S128.h:169</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ab4174a002195a128467562f37c4f31b1"><div class="ttname"><a href="struct__AT91S__SYS.html#ab4174a002195a128467562f37c4f31b1">_AT91S_SYS::PIOA_OWER</a></div><div class="ttdeci">AT91_REG PIOA_OWER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00148">AT91SAM7S128.h:148</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a670a1550c346c9dc0cbe1f6678921909"><div class="ttname"><a href="AT91SAM7S256_8h.html#a670a1550c346c9dc0cbe1f6678921909">AT91PS_TCB</a></div><div class="ttdeci">struct _AT91S_TCB * AT91PS_TCB</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ac8d4c72832e5b6ced0fb5f943cfbda30"><div class="ttname"><a href="struct__AT91S__SYS.html#ac8d4c72832e5b6ced0fb5f943cfbda30">_AT91S_SYS::PIOA_MDER</a></div><div class="ttdeci">AT91_REG PIOA_MDER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00136">AT91SAM7S128.h:136</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a0a12a888686448c003d6d51c7f84b8fd"><div class="ttname"><a href="struct__AT91S__SYS.html#a0a12a888686448c003d6d51c7f84b8fd">_AT91S_SYS::Reserved17</a></div><div class="ttdeci">AT91_REG Reserved17[5]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00167">AT91SAM7S128.h:167</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ad38c9bd0fa15834b0ddfa52522b45190"><div class="ttname"><a href="AT91SAM7S256_8h.html#ad38c9bd0fa15834b0ddfa52522b45190">AT91S_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC AT91S_PWMC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a8d48501f9345c39f41e9a99cdcc62d52"><div class="ttname"><a href="struct__AT91S__SYS.html#a8d48501f9345c39f41e9a99cdcc62d52">_AT91S_SYS::PIOA_PPUER</a></div><div class="ttdeci">AT91_REG PIOA_PPUER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00141">AT91SAM7S128.h:141</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a95eee70079408b5151b96661759c9c9c"><div class="ttname"><a href="AT91SAM7S256_8h.html#a95eee70079408b5151b96661759c9c9c">AT91PS_UDP</a></div><div class="ttdeci">struct _AT91S_UDP * AT91PS_UDP</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aed4a9f739e52edf7c7815f458799b6e4"><div class="ttname"><a href="struct__AT91S__SYS.html#aed4a9f739e52edf7c7815f458799b6e4">_AT91S_SYS::AIC_ISR</a></div><div class="ttdeci">AT91_REG AIC_ISR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00074">AT91SAM7S128.h:74</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a356b75d8c24799cef2b668df80364eac"><div class="ttname"><a href="AT91SAM7S256_8h.html#a356b75d8c24799cef2b668df80364eac">AT91S_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH AT91S_PWMC_CH</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aea5574a7b09efe685246b130cd798444"><div class="ttname"><a href="struct__AT91S__SYS.html#aea5574a7b09efe685246b130cd798444">_AT91S_SYS::AIC_FFSR</a></div><div class="ttdeci">AT91_REG AIC_FFSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00089">AT91SAM7S128.h:89</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a9ffd65c8c98948d865b7a289234c65ed"><div class="ttname"><a href="struct__AT91S__SYS.html#a9ffd65c8c98948d865b7a289234c65ed">_AT91S_SYS::DBGU_TCR</a></div><div class="ttdeci">AT91_REG DBGU_TCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00108">AT91SAM7S128.h:108</a></div></div>
<div class="ttc" id="struct__AT91S__DBGU_html"><div class="ttname"><a href="struct__AT91S__DBGU.html">_AT91S_DBGU</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00300">AT91SAM7S128.h:300</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ad1ad913c14abe78cc25a2f9579b061e7"><div class="ttname"><a href="AT91SAM7S256_8h.html#ad1ad913c14abe78cc25a2f9579b061e7">AT91PS_SYS</a></div><div class="ttdeci">struct _AT91S_SYS * AT91PS_SYS</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_abfe51da216ae435c31852efbcfa92db7"><div class="ttname"><a href="AT91SAM7S256_8h.html#abfe51da216ae435c31852efbcfa92db7">AT91PS_TC</a></div><div class="ttdeci">struct _AT91S_TC * AT91PS_TC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a86423640825d970c7eabc2cb6820d659"><div class="ttname"><a href="struct__AT91S__SYS.html#a86423640825d970c7eabc2cb6820d659">_AT91S_SYS::DBGU_IDR</a></div><div class="ttdeci">AT91_REG DBGU_IDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00094">AT91SAM7S128.h:94</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a91060bb2f8ac6b1cd821c19677e36fa4"><div class="ttname"><a href="struct__AT91S__SYS.html#a91060bb2f8ac6b1cd821c19677e36fa4">_AT91S_SYS::PMC_IMR</a></div><div class="ttdeci">AT91_REG PMC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00171">AT91SAM7S128.h:171</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a65d8bc07b873894ee565051c8b24b3ec"><div class="ttname"><a href="AT91SAM7S256_8h.html#a65d8bc07b873894ee565051c8b24b3ec">AT91S_MC</a></div><div class="ttdeci">struct _AT91S_MC AT91S_MC</div></div>
<div class="ttc" id="struct__AT91S__SSC_html"><div class="ttname"><a href="struct__AT91S__SSC.html">_AT91S_SSC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01027">AT91SAM7S128.h:1027</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a7acb2e81e07163d588e9acefbfb4c97d"><div class="ttname"><a href="struct__AT91S__SYS.html#a7acb2e81e07163d588e9acefbfb4c97d">_AT91S_SYS::PMC_SCER</a></div><div class="ttdeci">AT91_REG PMC_SCER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00152">AT91SAM7S128.h:152</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a39cf231d5f3ab8c23337e37c617c4467"><div class="ttname"><a href="AT91SAM7S256_8h.html#a39cf231d5f3ab8c23337e37c617c4467">AT91S_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC AT91S_RTTC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a093022bc266aa23862995958e372d6c5"><div class="ttname"><a href="struct__AT91S__SYS.html#a093022bc266aa23862995958e372d6c5">_AT91S_SYS::AIC_ICCR</a></div><div class="ttdeci">AT91_REG AIC_ICCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00081">AT91SAM7S128.h:81</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a057557aeac77a431b57d15eb21054709"><div class="ttname"><a href="struct__AT91S__SYS.html#a057557aeac77a431b57d15eb21054709">_AT91S_SYS::DBGU_IMR</a></div><div class="ttdeci">AT91_REG DBGU_IMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00095">AT91SAM7S128.h:95</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a6d22e38c7b85e0de6fe4f10bbd9b21ef"><div class="ttname"><a href="struct__AT91S__SYS.html#a6d22e38c7b85e0de6fe4f10bbd9b21ef">_AT91S_SYS::DBGU_FNTR</a></div><div class="ttdeci">AT91_REG DBGU_FNTR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00103">AT91SAM7S128.h:103</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a24e5233d7ec9c2daed8dc29aeac22ce1"><div class="ttname"><a href="struct__AT91S__SYS.html#a24e5233d7ec9c2daed8dc29aeac22ce1">_AT91S_SYS::AIC_IVR</a></div><div class="ttdeci">AT91_REG AIC_IVR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00072">AT91SAM7S128.h:72</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_afb741b669428fcdd7eb009ef78a29cea"><div class="ttname"><a href="AT91SAM7S256_8h.html#afb741b669428fcdd7eb009ef78a29cea">AT91S_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU AT91S_DBGU</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_abbf3d3299e4f13a12f58e28ea488e1f2"><div class="ttname"><a href="struct__AT91S__SYS.html#abbf3d3299e4f13a12f58e28ea488e1f2">_AT91S_SYS::RSTC_RMR</a></div><div class="ttdeci">AT91_REG RSTC_RMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00175">AT91SAM7S128.h:175</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a2f6e0a16409471a92afa7209566ceae5"><div class="ttname"><a href="struct__AT91S__SYS.html#a2f6e0a16409471a92afa7209566ceae5">_AT91S_SYS::AIC_IECR</a></div><div class="ttdeci">AT91_REG AIC_IECR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00079">AT91SAM7S128.h:79</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a1f9e83abdf757767ecd653df04de7eed"><div class="ttname"><a href="struct__AT91S__SYS.html#a1f9e83abdf757767ecd653df04de7eed">_AT91S_SYS::PIOA_PER</a></div><div class="ttdeci">AT91_REG PIOA_PER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00116">AT91SAM7S128.h:116</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_adddde4e489008eb3c14a71a465f3120a"><div class="ttname"><a href="struct__AT91S__SYS.html#adddde4e489008eb3c14a71a465f3120a">_AT91S_SYS::Reserved18</a></div><div class="ttdeci">AT91_REG Reserved18[36]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00172">AT91SAM7S128.h:172</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ab8318d22148f87941323a3bd30e62194"><div class="ttname"><a href="struct__AT91S__SYS.html#ab8318d22148f87941323a3bd30e62194">_AT91S_SYS::PIOA_OWSR</a></div><div class="ttdeci">AT91_REG PIOA_OWSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00150">AT91SAM7S128.h:150</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a41c7a9cb4b2b9c5c97ef4a6d2dfc8931"><div class="ttname"><a href="struct__AT91S__SYS.html#a41c7a9cb4b2b9c5c97ef4a6d2dfc8931">_AT91S_SYS::PMC_MOR</a></div><div class="ttdeci">AT91_REG PMC_MOR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00160">AT91SAM7S128.h:160</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a3387f8e5edd3ec827ed68f194b7c7b0e"><div class="ttname"><a href="struct__AT91S__SYS.html#a3387f8e5edd3ec827ed68f194b7c7b0e">_AT91S_SYS::PMC_PCSR</a></div><div class="ttdeci">AT91_REG PMC_PCSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00158">AT91SAM7S128.h:158</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ab4a8d79cacf41c8e0db599ab6e6f35e1"><div class="ttname"><a href="struct__AT91S__SYS.html#ab4a8d79cacf41c8e0db599ab6e6f35e1">_AT91S_SYS::PIOA_ODR</a></div><div class="ttdeci">AT91_REG PIOA_ODR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00121">AT91SAM7S128.h:121</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a6662b5d7076af1103f25e0e49e82b6d3"><div class="ttname"><a href="struct__AT91S__SYS.html#a6662b5d7076af1103f25e0e49e82b6d3">_AT91S_SYS::Reserved9</a></div><div class="ttdeci">AT91_REG Reserved9[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00139">AT91SAM7S128.h:139</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ab16273b4e274ca3505da629619abdd0f"><div class="ttname"><a href="AT91SAM7S256_8h.html#ab16273b4e274ca3505da629619abdd0f">AT91S_TCB</a></div><div class="ttdeci">struct _AT91S_TCB AT91S_TCB</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ab07d5cea6b924d7e04e7db2ca27e1eda"><div class="ttname"><a href="struct__AT91S__SYS.html#ab07d5cea6b924d7e04e7db2ca27e1eda">_AT91S_SYS::PIOA_OSR</a></div><div class="ttdeci">AT91_REG PIOA_OSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00122">AT91SAM7S128.h:122</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a2713716d82e126b18ab58955ad580129"><div class="ttname"><a href="struct__AT91S__SYS.html#a2713716d82e126b18ab58955ad580129">_AT91S_SYS::DBGU_PTSR</a></div><div class="ttdeci">AT91_REG DBGU_PTSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00114">AT91SAM7S128.h:114</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a154ef2ddb0c9134565eeba5f37cce5cd"><div class="ttname"><a href="AT91SAM7S256_8h.html#a154ef2ddb0c9134565eeba5f37cce5cd">AT91PS_TWI</a></div><div class="ttdeci">struct _AT91S_TWI * AT91PS_TWI</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a43b1e4fb64ff7cd9e7d6bc61d880fb0e"><div class="ttname"><a href="struct__AT91S__SYS.html#a43b1e4fb64ff7cd9e7d6bc61d880fb0e">_AT91S_SYS::PIOA_PPUDR</a></div><div class="ttdeci">AT91_REG PIOA_PPUDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00140">AT91SAM7S128.h:140</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a0cd4fb0b8075a0a73e5775b603f7847c"><div class="ttname"><a href="struct__AT91S__SYS.html#a0cd4fb0b8075a0a73e5775b603f7847c">_AT91S_SYS::PIOA_SODR</a></div><div class="ttdeci">AT91_REG PIOA_SODR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00128">AT91SAM7S128.h:128</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a3dd24840dea36caca6ec5658a16c260e"><div class="ttname"><a href="struct__AT91S__SYS.html#a3dd24840dea36caca6ec5658a16c260e">_AT91S_SYS::PMC_MCFR</a></div><div class="ttdeci">AT91_REG PMC_MCFR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00161">AT91SAM7S128.h:161</a></div></div>
<div class="ttc" id="struct__AT91S__PDC_html"><div class="ttname"><a href="struct__AT91S__PDC.html">_AT91S_PDC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00264">AT91SAM7S128.h:264</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aab2b8081e88852a5307197cf87c829f9"><div class="ttname"><a href="struct__AT91S__SYS.html#aab2b8081e88852a5307197cf87c829f9">_AT91S_SYS::DBGU_CR</a></div><div class="ttdeci">AT91_REG DBGU_CR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00091">AT91SAM7S128.h:91</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a6098065afc0a5dfdd09a8dd6246ecd94"><div class="ttname"><a href="struct__AT91S__SYS.html#a6098065afc0a5dfdd09a8dd6246ecd94">_AT91S_SYS::DBGU_PTCR</a></div><div class="ttdeci">AT91_REG DBGU_PTCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00113">AT91SAM7S128.h:113</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_af82f564091ed435d5a6206eae66ff0dd"><div class="ttname"><a href="struct__AT91S__SYS.html#af82f564091ed435d5a6206eae66ff0dd">_AT91S_SYS::RTTC_RTAR</a></div><div class="ttdeci">AT91_REG RTTC_RTAR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00178">AT91SAM7S128.h:178</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a0bf8012e1d5c7f1dae1aacbf7b3e9c8b"><div class="ttname"><a href="struct__AT91S__SYS.html#a0bf8012e1d5c7f1dae1aacbf7b3e9c8b">_AT91S_SYS::AIC_FFER</a></div><div class="ttdeci">AT91_REG AIC_FFER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00087">AT91SAM7S128.h:87</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a3785e8bb4091831a8bc0d0a1197a5913"><div class="ttname"><a href="struct__AT91S__SYS.html#a3785e8bb4091831a8bc0d0a1197a5913">_AT91S_SYS::PIOA_IFER</a></div><div class="ttdeci">AT91_REG PIOA_IFER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00124">AT91SAM7S128.h:124</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aa3e50485ade22f20d8bcad8dbad6f223"><div class="ttname"><a href="struct__AT91S__SYS.html#aa3e50485ade22f20d8bcad8dbad6f223">_AT91S_SYS::PMC_SCDR</a></div><div class="ttdeci">AT91_REG PMC_SCDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00153">AT91SAM7S128.h:153</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a9300f3fcd797dcc30371db34f8d4335d"><div class="ttname"><a href="struct__AT91S__SYS.html#a9300f3fcd797dcc30371db34f8d4335d">_AT91S_SYS::PIOA_MDSR</a></div><div class="ttdeci">AT91_REG PIOA_MDSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00138">AT91SAM7S128.h:138</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a228aba209f257d06c153fc497d1adac5"><div class="ttname"><a href="AT91SAM7S256_8h.html#a228aba209f257d06c153fc497d1adac5">AT91PS_WDTC</a></div><div class="ttdeci">struct _AT91S_WDTC * AT91PS_WDTC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a4df284a3785ae9423da1d3bd1f23f800"><div class="ttname"><a href="struct__AT91S__SYS.html#a4df284a3785ae9423da1d3bd1f23f800">_AT91S_SYS::PIOA_PSR</a></div><div class="ttdeci">AT91_REG PIOA_PSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00118">AT91SAM7S128.h:118</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a56aee1459577cfd1d6e75580ada359b3"><div class="ttname"><a href="struct__AT91S__SYS.html#a56aee1459577cfd1d6e75580ada359b3">_AT91S_SYS::DBGU_CSR</a></div><div class="ttdeci">AT91_REG DBGU_CSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00096">AT91SAM7S128.h:96</a></div></div>
<div class="ttc" id="struct__AT91S__VREG_html"><div class="ttname"><a href="struct__AT91S__VREG.html">_AT91S_VREG</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00702">AT91SAM7S128.h:702</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ad99c2be9f9767eb2d06a90e28c78fc03"><div class="ttname"><a href="struct__AT91S__SYS.html#ad99c2be9f9767eb2d06a90e28c78fc03">_AT91S_SYS::DBGU_RCR</a></div><div class="ttdeci">AT91_REG DBGU_RCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00106">AT91SAM7S128.h:106</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a196274203c19a4f6d0aa6c05acd711ec"><div class="ttname"><a href="AT91SAM7S256_8h.html#a196274203c19a4f6d0aa6c05acd711ec">AT91PS_SSC</a></div><div class="ttdeci">struct _AT91S_SSC * AT91PS_SSC</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a712ad5a1ac1bd02f3e95a7526c283ce1"><div class="ttname"><a href="AT91SAM7S256_8h.html#a712ad5a1ac1bd02f3e95a7526c283ce1">AT91_REG</a></div><div class="ttdeci">volatile unsigned int AT91_REG</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S256_8h_source.html#l00059">AT91SAM7S256.h:59</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a843cb895a3b4958db24eb69d3010a2bf"><div class="ttname"><a href="AT91SAM7S256_8h.html#a843cb895a3b4958db24eb69d3010a2bf">AT91PS_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR * AT91PS_CKGR</div></div>
<div class="ttc" id="struct__AT91S__PWMC_html"><div class="ttname"><a href="struct__AT91S__PWMC.html">_AT91S_PWMC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01548">AT91SAM7S128.h:1548</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a5b5b479df0bf494d04bfbcc0035ce88a"><div class="ttname"><a href="struct__AT91S__SYS.html#a5b5b479df0bf494d04bfbcc0035ce88a">_AT91S_SYS::PMC_PLLR</a></div><div class="ttdeci">AT91_REG PMC_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00163">AT91SAM7S128.h:163</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a93acdc6269b56f09616c56483e7a2d76"><div class="ttname"><a href="AT91SAM7S256_8h.html#a93acdc6269b56f09616c56483e7a2d76">AT91PS_AIC</a></div><div class="ttdeci">struct _AT91S_AIC * AT91PS_AIC</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a44892794b398f4ebc5ac9b02e9469d4b"><div class="ttname"><a href="AT91SAM7S256_8h.html#a44892794b398f4ebc5ac9b02e9469d4b">AT91S_TC</a></div><div class="ttdeci">struct _AT91S_TC AT91S_TC</div></div>
<div class="ttc" id="struct__AT91S__TCB_html"><div class="ttname"><a href="struct__AT91S__TCB.html">_AT91S_TCB</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01472">AT91SAM7S128.h:1472</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_af8848d88d55ec7f6aa79e9ec8eed81c9"><div class="ttname"><a href="struct__AT91S__SYS.html#af8848d88d55ec7f6aa79e9ec8eed81c9">_AT91S_SYS::PIOA_ABSR</a></div><div class="ttdeci">AT91_REG PIOA_ABSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00146">AT91SAM7S128.h:146</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a928409d560bb9bbcf5f33a1c0ff11127"><div class="ttname"><a href="AT91SAM7S256_8h.html#a928409d560bb9bbcf5f33a1c0ff11127">AT91PS_VREG</a></div><div class="ttdeci">struct _AT91S_VREG * AT91PS_VREG</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a41e581f5b9353df3c05d1c11cb324dde"><div class="ttname"><a href="AT91SAM7S256_8h.html#a41e581f5b9353df3c05d1c11cb324dde">AT91PS_SPI</a></div><div class="ttdeci">struct _AT91S_SPI * AT91PS_SPI</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_aedee94d81d0ea7fe2260b61094f9d128"><div class="ttname"><a href="AT91SAM7S256_8h.html#aedee94d81d0ea7fe2260b61094f9d128">AT91PS_PDC</a></div><div class="ttdeci">struct _AT91S_PDC * AT91PS_PDC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a9dad1fe5538d2a9edf595fdfd62b3cbc"><div class="ttname"><a href="struct__AT91S__SYS.html#a9dad1fe5538d2a9edf595fdfd62b3cbc">_AT91S_SYS::DBGU_TNCR</a></div><div class="ttdeci">AT91_REG DBGU_TNCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00112">AT91SAM7S128.h:112</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_af60e80f41df05b48b2644ef68f03e8cc"><div class="ttname"><a href="AT91SAM7S256_8h.html#af60e80f41df05b48b2644ef68f03e8cc">AT91PS_PWMC</a></div><div class="ttdeci">struct _AT91S_PWMC * AT91PS_PWMC</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ac1e8028a2b5dac67a1f1061b1e7205bb"><div class="ttname"><a href="AT91SAM7S256_8h.html#ac1e8028a2b5dac67a1f1061b1e7205bb">AT91PS_USART</a></div><div class="ttdeci">struct _AT91S_USART * AT91PS_USART</div></div>
<div class="ttc" id="struct__AT91S__SPI_html"><div class="ttname"><a href="struct__AT91S__SPI.html">_AT91S_SPI</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00805">AT91SAM7S128.h:805</a></div></div>
<div class="ttc" id="struct__AT91S__ADC_html"><div class="ttname"><a href="struct__AT91S__ADC.html">_AT91S_ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00899">AT91SAM7S128.h:899</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ac97ba0756f8a0d170a490f8b07ebd8d1"><div class="ttname"><a href="AT91SAM7S256_8h.html#ac97ba0756f8a0d170a490f8b07ebd8d1">AT91PS_DBGU</a></div><div class="ttdeci">struct _AT91S_DBGU * AT91PS_DBGU</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_afc0ccb89a85a34ea1c7662e0f9945ef1"><div class="ttname"><a href="struct__AT91S__SYS.html#afc0ccb89a85a34ea1c7662e0f9945ef1">_AT91S_SYS::PIOA_MDDR</a></div><div class="ttdeci">AT91_REG PIOA_MDDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00137">AT91SAM7S128.h:137</a></div></div>
<div class="ttc" id="struct__AT91S__TWI_html"><div class="ttname"><a href="struct__AT91S__TWI.html">_AT91S_TWI</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01253">AT91SAM7S128.h:1253</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a4f92c37690efa2dc448901e3d194292f"><div class="ttname"><a href="struct__AT91S__SYS.html#a4f92c37690efa2dc448901e3d194292f">_AT91S_SYS::Reserved3</a></div><div class="ttdeci">AT91_REG Reserved3[7]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00100">AT91SAM7S128.h:100</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ad3cdf57a19a55a68e2763ed472704733"><div class="ttname"><a href="struct__AT91S__SYS.html#ad3cdf57a19a55a68e2763ed472704733">_AT91S_SYS::PIOA_IFSR</a></div><div class="ttdeci">AT91_REG PIOA_IFSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00126">AT91SAM7S128.h:126</a></div></div>
<div class="ttc" id="struct__AT91S__PMC_html"><div class="ttname"><a href="struct__AT91S__PMC.html">_AT91S_PMC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00498">AT91SAM7S128.h:498</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a0c6dd3e35e09fffcd2ba0e655688ce6d"><div class="ttname"><a href="AT91SAM7S256_8h.html#a0c6dd3e35e09fffcd2ba0e655688ce6d">AT91S_USART</a></div><div class="ttdeci">struct _AT91S_USART AT91S_USART</div></div>
<div class="ttc" id="struct__AT91S__RTTC_html"><div class="ttname"><a href="struct__AT91S__RTTC.html">_AT91S_RTTC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00613">AT91SAM7S128.h:613</a></div></div>
<div class="ttc" id="struct__AT91S__UDP_html"><div class="ttname"><a href="struct__AT91S__UDP.html">_AT91S_UDP</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01597">AT91SAM7S128.h:1597</a></div></div>
<div class="ttc" id="struct__AT91S__RSTC_html"><div class="ttname"><a href="struct__AT91S__RSTC.html">_AT91S_RSTC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00575">AT91SAM7S128.h:575</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a0a74a56c5c5b247ea8bdc103cf69de93"><div class="ttname"><a href="struct__AT91S__SYS.html#a0a74a56c5c5b247ea8bdc103cf69de93">_AT91S_SYS::PMC_SCSR</a></div><div class="ttdeci">AT91_REG PMC_SCSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00154">AT91SAM7S128.h:154</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a2d2d7acefce9491f531b0dab2923b336"><div class="ttname"><a href="struct__AT91S__SYS.html#a2d2d7acefce9491f531b0dab2923b336">_AT91S_SYS::DBGU_IER</a></div><div class="ttdeci">AT91_REG DBGU_IER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00093">AT91SAM7S128.h:93</a></div></div>
<div class="ttc" id="struct__AT91S__PITC_html"><div class="ttname"><a href="struct__AT91S__PITC.html">_AT91S_PITC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00643">AT91SAM7S128.h:643</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ac6ddaac4e95dc32c1ab654bb3b8b2b2f"><div class="ttname"><a href="struct__AT91S__SYS.html#ac6ddaac4e95dc32c1ab654bb3b8b2b2f">_AT91S_SYS::PITC_PIMR</a></div><div class="ttdeci">AT91_REG PITC_PIMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00181">AT91SAM7S128.h:181</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a71376dcbd67913fcdaa3e11b67ce98c4"><div class="ttname"><a href="struct__AT91S__SYS.html#a71376dcbd67913fcdaa3e11b67ce98c4">_AT91S_SYS::RTTC_RTVR</a></div><div class="ttdeci">AT91_REG RTTC_RTVR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00179">AT91SAM7S128.h:179</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ad0ac871b0b4314d3bd18c2f5f6f1fbfa"><div class="ttname"><a href="struct__AT91S__SYS.html#ad0ac871b0b4314d3bd18c2f5f6f1fbfa">_AT91S_SYS::AIC_FFDR</a></div><div class="ttdeci">AT91_REG AIC_FFDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00088">AT91SAM7S128.h:88</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_aafade005f3672d0d3d26cd1871b0cac3"><div class="ttname"><a href="AT91SAM7S256_8h.html#aafade005f3672d0d3d26cd1871b0cac3">AT91S_TWI</a></div><div class="ttdeci">struct _AT91S_TWI AT91S_TWI</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a8bb9c5e371d8577d6c4492effeb47f0b"><div class="ttname"><a href="struct__AT91S__SYS.html#a8bb9c5e371d8577d6c4492effeb47f0b">_AT91S_SYS::PIOA_IMR</a></div><div class="ttdeci">AT91_REG PIOA_IMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00134">AT91SAM7S128.h:134</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ae2027ea530f1a7f50f110a6f75698863"><div class="ttname"><a href="AT91SAM7S256_8h.html#ae2027ea530f1a7f50f110a6f75698863">AT91PS_RTTC</a></div><div class="ttdeci">struct _AT91S_RTTC * AT91PS_RTTC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a05e8938bde3ecd781749a5b9539598fb"><div class="ttname"><a href="struct__AT91S__SYS.html#a05e8938bde3ecd781749a5b9539598fb">_AT91S_SYS::WDTC_WDCR</a></div><div class="ttdeci">AT91_REG WDTC_WDCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00185">AT91SAM7S128.h:185</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a82027a1102a590c83a1a65579a56d34a"><div class="ttname"><a href="struct__AT91S__SYS.html#a82027a1102a590c83a1a65579a56d34a">_AT91S_SYS::Reserved13</a></div><div class="ttdeci">AT91_REG Reserved13[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00155">AT91SAM7S128.h:155</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a1b583e863c3624110adb15846ef78427"><div class="ttname"><a href="struct__AT91S__SYS.html#a1b583e863c3624110adb15846ef78427">_AT91S_SYS::AIC_SVR</a></div><div class="ttdeci">AT91_REG AIC_SVR[32]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00071">AT91SAM7S128.h:71</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a9cc920a79f4e926dd6dbaa50c96bb946"><div class="ttname"><a href="struct__AT91S__SYS.html#a9cc920a79f4e926dd6dbaa50c96bb946">_AT91S_SYS::Reserved14</a></div><div class="ttdeci">AT91_REG Reserved14[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00159">AT91SAM7S128.h:159</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_afaa66f92cf1aa8b7c47de4f0f9db14e9"><div class="ttname"><a href="struct__AT91S__SYS.html#afaa66f92cf1aa8b7c47de4f0f9db14e9">_AT91S_SYS::WDTC_WDSR</a></div><div class="ttdeci">AT91_REG WDTC_WDSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00187">AT91SAM7S128.h:187</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a02c5936057d42f84634f10f188fd4335"><div class="ttname"><a href="struct__AT91S__SYS.html#a02c5936057d42f84634f10f188fd4335">_AT91S_SYS::RTTC_RTSR</a></div><div class="ttdeci">AT91_REG RTTC_RTSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00180">AT91SAM7S128.h:180</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ac395b87cf997ad27e3a546e431234e60"><div class="ttname"><a href="struct__AT91S__SYS.html#ac395b87cf997ad27e3a546e431234e60">_AT91S_SYS::AIC_IDCR</a></div><div class="ttdeci">AT91_REG AIC_IDCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00080">AT91SAM7S128.h:80</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a91e2afed535a66d81a83af2803d030a0"><div class="ttname"><a href="struct__AT91S__SYS.html#a91e2afed535a66d81a83af2803d030a0">_AT91S_SYS::DBGU_EXID</a></div><div class="ttdeci">AT91_REG DBGU_EXID</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00102">AT91SAM7S128.h:102</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ab225cc211eb5ecf188b398f1bd91f645"><div class="ttname"><a href="AT91SAM7S256_8h.html#ab225cc211eb5ecf188b398f1bd91f645">AT91PS_ADC</a></div><div class="ttdeci">struct _AT91S_ADC * AT91PS_ADC</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ac48ce68be7072d9626d8f4d608791ab3"><div class="ttname"><a href="AT91SAM7S256_8h.html#ac48ce68be7072d9626d8f4d608791ab3">AT91S_AIC</a></div><div class="ttdeci">struct _AT91S_AIC AT91S_AIC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a571a3b496f349c04d930abbb45adf942"><div class="ttname"><a href="struct__AT91S__SYS.html#a571a3b496f349c04d930abbb45adf942">_AT91S_SYS::AIC_CISR</a></div><div class="ttdeci">AT91_REG AIC_CISR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00077">AT91SAM7S128.h:77</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a6f8ffad1297565030f16fa75b0adeaf8"><div class="ttname"><a href="AT91SAM7S256_8h.html#a6f8ffad1297565030f16fa75b0adeaf8">AT91S_SPI</a></div><div class="ttdeci">struct _AT91S_SPI AT91S_SPI</div></div>
<div class="ttc" id="struct__AT91S__MC_html"><div class="ttname"><a href="struct__AT91S__MC.html">_AT91S_MC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00716">AT91SAM7S128.h:716</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a96d0df57d83741d4ee276d36446693c5"><div class="ttname"><a href="struct__AT91S__SYS.html#a96d0df57d83741d4ee276d36446693c5">_AT91S_SYS::RSTC_RSR</a></div><div class="ttdeci">AT91_REG RSTC_RSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00174">AT91SAM7S128.h:174</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aa5d1c90bdc726149ae7bf5e1c3a685aa"><div class="ttname"><a href="struct__AT91S__SYS.html#aa5d1c90bdc726149ae7bf5e1c3a685aa">_AT91S_SYS::PIOA_ASR</a></div><div class="ttdeci">AT91_REG PIOA_ASR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00144">AT91SAM7S128.h:144</a></div></div>
<div class="ttc" id="struct__AT91S__PIO_html"><div class="ttname"><a href="struct__AT91S__PIO.html">_AT91S_PIO</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00385">AT91SAM7S128.h:385</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a731a732ba47ab70a76ab7a1355ca9294"><div class="ttname"><a href="struct__AT91S__SYS.html#a731a732ba47ab70a76ab7a1355ca9294">_AT91S_SYS::Reserved16</a></div><div class="ttdeci">AT91_REG Reserved16[3]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00165">AT91SAM7S128.h:165</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a687073f97558b11b9705f520bb87da20"><div class="ttname"><a href="struct__AT91S__SYS.html#a687073f97558b11b9705f520bb87da20">_AT91S_SYS::Reserved1</a></div><div class="ttdeci">AT91_REG Reserved1[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00086">AT91SAM7S128.h:86</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a140445d0277ce5fd0efdbc6d5e7b1492"><div class="ttname"><a href="struct__AT91S__SYS.html#a140445d0277ce5fd0efdbc6d5e7b1492">_AT91S_SYS::Reserved4</a></div><div class="ttdeci">AT91_REG Reserved4[45]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00104">AT91SAM7S128.h:104</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ae0ed0c0a3132843b4059265489ee2063"><div class="ttname"><a href="struct__AT91S__SYS.html#ae0ed0c0a3132843b4059265489ee2063">_AT91S_SYS::AIC_IMR</a></div><div class="ttdeci">AT91_REG AIC_IMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00076">AT91SAM7S128.h:76</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ab250b865cba86405c8c33dd28a684159"><div class="ttname"><a href="struct__AT91S__SYS.html#ab250b865cba86405c8c33dd28a684159">_AT91S_SYS::PITC_PISR</a></div><div class="ttdeci">AT91_REG PITC_PISR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00182">AT91SAM7S128.h:182</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aecc7f2225d7dd42360d2fe0c582ae772"><div class="ttname"><a href="struct__AT91S__SYS.html#aecc7f2225d7dd42360d2fe0c582ae772">_AT91S_SYS::Reserved20</a></div><div class="ttdeci">AT91_REG Reserved20[5]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00188">AT91SAM7S128.h:188</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a725dc103d711fd915394f531b42e07f8"><div class="ttname"><a href="AT91SAM7S256_8h.html#a725dc103d711fd915394f531b42e07f8">AT91PS_PWMC_CH</a></div><div class="ttdeci">struct _AT91S_PWMC_CH * AT91PS_PWMC_CH</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a2d92f48e5b842c2c77f134b979fd2bc7"><div class="ttname"><a href="struct__AT91S__SYS.html#a2d92f48e5b842c2c77f134b979fd2bc7">_AT91S_SYS::AIC_FVR</a></div><div class="ttdeci">AT91_REG AIC_FVR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00073">AT91SAM7S128.h:73</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a556b96c91a5a7ebbfa8e11a02be83e48"><div class="ttname"><a href="struct__AT91S__SYS.html#a556b96c91a5a7ebbfa8e11a02be83e48">_AT91S_SYS::DBGU_RHR</a></div><div class="ttdeci">AT91_REG DBGU_RHR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00097">AT91SAM7S128.h:97</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a29bd4f4a73787c58be4bc49cd430f6ab"><div class="ttname"><a href="struct__AT91S__SYS.html#a29bd4f4a73787c58be4bc49cd430f6ab">_AT91S_SYS::DBGU_RNPR</a></div><div class="ttdeci">AT91_REG DBGU_RNPR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00109">AT91SAM7S128.h:109</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a1e2aa75c32f3dccf680af85eed50e1a1"><div class="ttname"><a href="struct__AT91S__SYS.html#a1e2aa75c32f3dccf680af85eed50e1a1">_AT91S_SYS::PIOA_CODR</a></div><div class="ttdeci">AT91_REG PIOA_CODR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00129">AT91SAM7S128.h:129</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a6b2dc25fefb6a43c8839d3a0ba85a408"><div class="ttname"><a href="struct__AT91S__SYS.html#a6b2dc25fefb6a43c8839d3a0ba85a408">_AT91S_SYS::AIC_SMR</a></div><div class="ttdeci">AT91_REG AIC_SMR[32]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00070">AT91SAM7S128.h:70</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ae76bc1b0ba64d5834a828d4cc3c87a7e"><div class="ttname"><a href="AT91SAM7S256_8h.html#ae76bc1b0ba64d5834a828d4cc3c87a7e">AT91S_PDC</a></div><div class="ttdeci">struct _AT91S_PDC AT91S_PDC</div></div>
<div class="ttc" id="struct__AT91S__TC_html"><div class="ttname"><a href="struct__AT91S__TC.html">_AT91S_TC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01328">AT91SAM7S128.h:1328</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a01077f44487c7d610f8ff9896875bb14"><div class="ttname"><a href="struct__AT91S__SYS.html#a01077f44487c7d610f8ff9896875bb14">_AT91S_SYS::DBGU_MR</a></div><div class="ttdeci">AT91_REG DBGU_MR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00092">AT91SAM7S128.h:92</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a74d123c1db1c8a29bfbcbbc2837d2c7a"><div class="ttname"><a href="struct__AT91S__SYS.html#a74d123c1db1c8a29bfbcbbc2837d2c7a">_AT91S_SYS::PIOA_PDR</a></div><div class="ttdeci">AT91_REG PIOA_PDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00117">AT91SAM7S128.h:117</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a36ef1a3079442f8ae3970589a54a5632"><div class="ttname"><a href="struct__AT91S__SYS.html#a36ef1a3079442f8ae3970589a54a5632">_AT91S_SYS::AIC_DCR</a></div><div class="ttdeci">AT91_REG AIC_DCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00085">AT91SAM7S128.h:85</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a1b230461c8a754bc724e910c144440a8"><div class="ttname"><a href="AT91SAM7S256_8h.html#a1b230461c8a754bc724e910c144440a8">AT91S_PMC</a></div><div class="ttdeci">struct _AT91S_PMC AT91S_PMC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a1ac52db57a321dbd5cb2d62e2a44ba73"><div class="ttname"><a href="struct__AT91S__SYS.html#a1ac52db57a321dbd5cb2d62e2a44ba73">_AT91S_SYS::DBGU_RPR</a></div><div class="ttdeci">AT91_REG DBGU_RPR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00105">AT91SAM7S128.h:105</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a88efbf7ec5009c0cff70658344a74ca9"><div class="ttname"><a href="struct__AT91S__SYS.html#a88efbf7ec5009c0cff70658344a74ca9">_AT91S_SYS::Reserved5</a></div><div class="ttdeci">AT91_REG Reserved5[54]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00115">AT91SAM7S128.h:115</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a3f9cd9240d2ef420bde177634403dcc1"><div class="ttname"><a href="struct__AT91S__SYS.html#a3f9cd9240d2ef420bde177634403dcc1">_AT91S_SYS::PMC_SR</a></div><div class="ttdeci">AT91_REG PMC_SR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00170">AT91SAM7S128.h:170</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ac6b1ed3a4b9fd5f5b794ba9b7c5686ba"><div class="ttname"><a href="struct__AT91S__SYS.html#ac6b1ed3a4b9fd5f5b794ba9b7c5686ba">_AT91S_SYS::PMC_PCER</a></div><div class="ttdeci">AT91_REG PMC_PCER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00156">AT91SAM7S128.h:156</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a5532b0195b9c88de30a74b7d38c072ac"><div class="ttname"><a href="AT91SAM7S256_8h.html#a5532b0195b9c88de30a74b7d38c072ac">AT91S_ADC</a></div><div class="ttdeci">struct _AT91S_ADC AT91S_ADC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a301b9aec5a9c3f09f2c1246ec09b2191"><div class="ttname"><a href="struct__AT91S__SYS.html#a301b9aec5a9c3f09f2c1246ec09b2191">_AT91S_SYS::Reserved6</a></div><div class="ttdeci">AT91_REG Reserved6[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00119">AT91SAM7S128.h:119</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a13cecafc8a74c8fa3585626d0265876c"><div class="ttname"><a href="struct__AT91S__SYS.html#a13cecafc8a74c8fa3585626d0265876c">_AT91S_SYS::PITC_PIVR</a></div><div class="ttdeci">AT91_REG PITC_PIVR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00183">AT91SAM7S128.h:183</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aa084019e029ff55498f890dfff92e1eb"><div class="ttname"><a href="struct__AT91S__SYS.html#aa084019e029ff55498f890dfff92e1eb">_AT91S_SYS::Reserved11</a></div><div class="ttdeci">AT91_REG Reserved11[9]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00147">AT91SAM7S128.h:147</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a1fa39527980cd49238ac7f44189cb714"><div class="ttname"><a href="struct__AT91S__SYS.html#a1fa39527980cd49238ac7f44189cb714">_AT91S_SYS::Reserved12</a></div><div class="ttdeci">AT91_REG Reserved12[469]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00151">AT91SAM7S128.h:151</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a0ff43a9a4b5932898ae74344356520ca"><div class="ttname"><a href="AT91SAM7S256_8h.html#a0ff43a9a4b5932898ae74344356520ca">AT91S_PIO</a></div><div class="ttdeci">struct _AT91S_PIO AT91S_PIO</div></div>
<div class="ttc" id="struct__AT91S__PWMC__CH_html"><div class="ttname"><a href="struct__AT91S__PWMC__CH.html">_AT91S_PWMC_CH</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01510">AT91SAM7S128.h:1510</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a8830de30a95202cb9b5bc04896a7db2d"><div class="ttname"><a href="struct__AT91S__SYS.html#a8830de30a95202cb9b5bc04896a7db2d">_AT91S_SYS::PMC_PCDR</a></div><div class="ttdeci">AT91_REG PMC_PCDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00157">AT91SAM7S128.h:157</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a93a696bb106cb155cf2a9ff4aa6d8aba"><div class="ttname"><a href="struct__AT91S__SYS.html#a93a696bb106cb155cf2a9ff4aa6d8aba">_AT91S_SYS::PIOA_ISR</a></div><div class="ttdeci">AT91_REG PIOA_ISR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00135">AT91SAM7S128.h:135</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a3b5fc249e9601790f59fe4fdfac04e16"><div class="ttname"><a href="AT91SAM7S256_8h.html#a3b5fc249e9601790f59fe4fdfac04e16">AT91S_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC AT91S_RSTC</div></div>
<div class="ttc" id="struct__AT91S__WDTC_html"><div class="ttname"><a href="struct__AT91S__WDTC.html">_AT91S_WDTC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00671">AT91SAM7S128.h:671</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a7ad9a840b1bb43bdb14f82a64f417671"><div class="ttname"><a href="struct__AT91S__SYS.html#a7ad9a840b1bb43bdb14f82a64f417671">_AT91S_SYS::PIOA_PDSR</a></div><div class="ttdeci">AT91_REG PIOA_PDSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00131">AT91SAM7S128.h:131</a></div></div>
<div class="ttc" id="struct__AT91S__AIC_html"><div class="ttname"><a href="struct__AT91S__AIC.html">_AT91S_AIC</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00199">AT91SAM7S128.h:199</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ada239f1d3bbb228ed42662707d9d5ba2"><div class="ttname"><a href="struct__AT91S__SYS.html#ada239f1d3bbb228ed42662707d9d5ba2">_AT91S_SYS::DBGU_TNPR</a></div><div class="ttdeci">AT91_REG DBGU_TNPR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00111">AT91SAM7S128.h:111</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_af3083cfdc3adc828d8666fcdafe60700"><div class="ttname"><a href="struct__AT91S__SYS.html#af3083cfdc3adc828d8666fcdafe60700">_AT91S_SYS::Reserved10</a></div><div class="ttdeci">AT91_REG Reserved10[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00143">AT91SAM7S128.h:143</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a332eead065a95b97bac9103a6b333d84"><div class="ttname"><a href="struct__AT91S__SYS.html#a332eead065a95b97bac9103a6b333d84">_AT91S_SYS::DBGU_TPR</a></div><div class="ttdeci">AT91_REG DBGU_TPR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00107">AT91SAM7S128.h:107</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a2205b60f5430c699fad71220f15b19c3"><div class="ttname"><a href="struct__AT91S__SYS.html#a2205b60f5430c699fad71220f15b19c3">_AT91S_SYS::RTTC_RTMR</a></div><div class="ttdeci">AT91_REG RTTC_RTMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00177">AT91SAM7S128.h:177</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a2ad968179201cc6a96856f7ad879bcb1"><div class="ttname"><a href="struct__AT91S__SYS.html#a2ad968179201cc6a96856f7ad879bcb1">_AT91S_SYS::Reserved15</a></div><div class="ttdeci">AT91_REG Reserved15[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00162">AT91SAM7S128.h:162</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ad7adb4d45117fb6cdab5cfdcc1250798"><div class="ttname"><a href="struct__AT91S__SYS.html#ad7adb4d45117fb6cdab5cfdcc1250798">_AT91S_SYS::Reserved19</a></div><div class="ttdeci">AT91_REG Reserved19[5]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00176">AT91SAM7S128.h:176</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ab4d075081830d2478953890d25b4b143"><div class="ttname"><a href="struct__AT91S__SYS.html#ab4d075081830d2478953890d25b4b143">_AT91S_SYS::AIC_ISCR</a></div><div class="ttdeci">AT91_REG AIC_ISCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00082">AT91SAM7S128.h:82</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a86fccdee374a79dc2430d883c04fc2bb"><div class="ttname"><a href="struct__AT91S__SYS.html#a86fccdee374a79dc2430d883c04fc2bb">_AT91S_SYS::DBGU_RNCR</a></div><div class="ttdeci">AT91_REG DBGU_RNCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00110">AT91SAM7S128.h:110</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a81ab17c1d918b34a6d8d4698d55141a6"><div class="ttname"><a href="struct__AT91S__SYS.html#a81ab17c1d918b34a6d8d4698d55141a6">_AT91S_SYS::WDTC_WDMR</a></div><div class="ttdeci">AT91_REG WDTC_WDMR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00186">AT91SAM7S128.h:186</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a5f5906b2353858357fa0d4375aa7a358"><div class="ttname"><a href="AT91SAM7S256_8h.html#a5f5906b2353858357fa0d4375aa7a358">AT91S_SSC</a></div><div class="ttdeci">struct _AT91S_SSC AT91S_SSC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ad338dd123b65a1f2ae500c4f09efa37d"><div class="ttname"><a href="struct__AT91S__SYS.html#ad338dd123b65a1f2ae500c4f09efa37d">_AT91S_SYS::AIC_EOICR</a></div><div class="ttdeci">AT91_REG AIC_EOICR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00083">AT91SAM7S128.h:83</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a00e1feec91e82c62d69767a5edb519d0"><div class="ttname"><a href="struct__AT91S__SYS.html#a00e1feec91e82c62d69767a5edb519d0">_AT91S_SYS::PIOA_OER</a></div><div class="ttdeci">AT91_REG PIOA_OER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00120">AT91SAM7S128.h:120</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_ac2953ac75981bb75100cdf1d9ef48ce2"><div class="ttname"><a href="AT91SAM7S256_8h.html#ac2953ac75981bb75100cdf1d9ef48ce2">AT91S_SYS</a></div><div class="ttdeci">struct _AT91S_SYS AT91S_SYS</div></div>
<div class="ttc" id="struct__AT91S__USART_html"><div class="ttname"><a href="struct__AT91S__USART.html">_AT91S_USART</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l01141">AT91SAM7S128.h:1141</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a5925ec00e2ae763b80160cde06b050b4"><div class="ttname"><a href="AT91SAM7S256_8h.html#a5925ec00e2ae763b80160cde06b050b4">AT91PS_MC</a></div><div class="ttdeci">struct _AT91S_MC * AT91PS_MC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a7ff6ae4a4c9dd78ba80141ff77b594e6"><div class="ttname"><a href="struct__AT91S__SYS.html#a7ff6ae4a4c9dd78ba80141ff77b594e6">_AT91S_SYS::PMC_IER</a></div><div class="ttdeci">AT91_REG PMC_IER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00168">AT91SAM7S128.h:168</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a1f98f1e8266ffb2aa5ac1cba0f4ce0d4"><div class="ttname"><a href="struct__AT91S__SYS.html#a1f98f1e8266ffb2aa5ac1cba0f4ce0d4">_AT91S_SYS::Reserved0</a></div><div class="ttdeci">AT91_REG Reserved0[2]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00078">AT91SAM7S128.h:78</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a4efdcbc14c8c6c4da09911bdc8401748"><div class="ttname"><a href="struct__AT91S__SYS.html#a4efdcbc14c8c6c4da09911bdc8401748">_AT91S_SYS::VREG_MR</a></div><div class="ttdeci">AT91_REG VREG_MR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00189">AT91SAM7S128.h:189</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_abeea85e737c404d91017451058830aa3"><div class="ttname"><a href="struct__AT91S__SYS.html#abeea85e737c404d91017451058830aa3">_AT91S_SYS::PITC_PIIR</a></div><div class="ttdeci">AT91_REG PITC_PIIR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00184">AT91SAM7S128.h:184</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_abf09f99d79f36066fc5c13540b1c6ed4"><div class="ttname"><a href="AT91SAM7S256_8h.html#abf09f99d79f36066fc5c13540b1c6ed4">AT91S_UDP</a></div><div class="ttdeci">struct _AT91S_UDP AT91S_UDP</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ad9306ad690a7c7b5944d14d06711a313"><div class="ttname"><a href="struct__AT91S__SYS.html#ad9306ad690a7c7b5944d14d06711a313">_AT91S_SYS::PMC_PCKR</a></div><div class="ttdeci">AT91_REG PMC_PCKR[3]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00166">AT91SAM7S128.h:166</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a7983decfa411ac2dbfe8e4d5cf06ebd2"><div class="ttname"><a href="AT91SAM7S256_8h.html#a7983decfa411ac2dbfe8e4d5cf06ebd2">AT91PS_RSTC</a></div><div class="ttdeci">struct _AT91S_RSTC * AT91PS_RSTC</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a75672780f3968be11be5e56b65cb504a"><div class="ttname"><a href="AT91SAM7S256_8h.html#a75672780f3968be11be5e56b65cb504a">AT91PS_PIO</a></div><div class="ttdeci">struct _AT91S_PIO * AT91PS_PIO</div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a73a8f1bdca5556e7f2750664cf0a635f"><div class="ttname"><a href="AT91SAM7S256_8h.html#a73a8f1bdca5556e7f2750664cf0a635f">AT91S_CKGR</a></div><div class="ttdeci">struct _AT91S_CKGR AT91S_CKGR</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a26830945a69e445b4e9ef75765b780c2"><div class="ttname"><a href="struct__AT91S__SYS.html#a26830945a69e445b4e9ef75765b780c2">_AT91S_SYS::PIOA_BSR</a></div><div class="ttdeci">AT91_REG PIOA_BSR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00145">AT91SAM7S128.h:145</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a0ab32b91d345d283128bce674c0582a4"><div class="ttname"><a href="struct__AT91S__SYS.html#a0ab32b91d345d283128bce674c0582a4">_AT91S_SYS::Reserved2</a></div><div class="ttdeci">AT91_REG Reserved2[45]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00090">AT91SAM7S128.h:90</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a4fe0d5bb6879d39d1f2709d7be4cf0d9"><div class="ttname"><a href="struct__AT91S__SYS.html#a4fe0d5bb6879d39d1f2709d7be4cf0d9">_AT91S_SYS::PIOA_OWDR</a></div><div class="ttdeci">AT91_REG PIOA_OWDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00149">AT91SAM7S128.h:149</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_afb881748029e07c97c00643856807d57"><div class="ttname"><a href="struct__AT91S__SYS.html#afb881748029e07c97c00643856807d57">_AT91S_SYS::PIOA_IER</a></div><div class="ttdeci">AT91_REG PIOA_IER</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00132">AT91SAM7S128.h:132</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a76455c894d6e7899035d2084328639f7"><div class="ttname"><a href="AT91SAM7S256_8h.html#a76455c894d6e7899035d2084328639f7">AT91PS_PITC</a></div><div class="ttdeci">struct _AT91S_PITC * AT91PS_PITC</div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aaf7f74756a1e4c294820ce6c5a47e7d6"><div class="ttname"><a href="struct__AT91S__SYS.html#aaf7f74756a1e4c294820ce6c5a47e7d6">_AT91S_SYS::AIC_SPU</a></div><div class="ttdeci">AT91_REG AIC_SPU</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00084">AT91SAM7S128.h:84</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a50a268df275ae275a36ae16b1104c389"><div class="ttname"><a href="struct__AT91S__SYS.html#a50a268df275ae275a36ae16b1104c389">_AT91S_SYS::RSTC_RCR</a></div><div class="ttdeci">AT91_REG RSTC_RCR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00173">AT91SAM7S128.h:173</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a15b107f8d769a3c10fbae2013cc97fc5"><div class="ttname"><a href="struct__AT91S__SYS.html#a15b107f8d769a3c10fbae2013cc97fc5">_AT91S_SYS::DBGU_THR</a></div><div class="ttdeci">AT91_REG DBGU_THR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00098">AT91SAM7S128.h:98</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a2c724987deb4340ddfbe9c87dc4348f3"><div class="ttname"><a href="struct__AT91S__SYS.html#a2c724987deb4340ddfbe9c87dc4348f3">_AT91S_SYS::PMC_MCKR</a></div><div class="ttdeci">AT91_REG PMC_MCKR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00164">AT91SAM7S128.h:164</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aa6cfec9dfc09272835191dc77953dfdc"><div class="ttname"><a href="struct__AT91S__SYS.html#aa6cfec9dfc09272835191dc77953dfdc">_AT91S_SYS::Reserved8</a></div><div class="ttdeci">AT91_REG Reserved8[1]</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00127">AT91SAM7S128.h:127</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html"><div class="ttname"><a href="struct__AT91S__SYS.html">_AT91S_SYS</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00069">AT91SAM7S128.h:69</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_a02009c907e1c2949212524d57eff62f3"><div class="ttname"><a href="struct__AT91S__SYS.html#a02009c907e1c2949212524d57eff62f3">_AT91S_SYS::PIOA_IFDR</a></div><div class="ttdeci">AT91_REG PIOA_IFDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00125">AT91SAM7S128.h:125</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a80b5c7d6ff3c5e88f0753039d8497ae8"><div class="ttname"><a href="AT91SAM7S256_8h.html#a80b5c7d6ff3c5e88f0753039d8497ae8">AT91S_VREG</a></div><div class="ttdeci">struct _AT91S_VREG AT91S_VREG</div></div>
<div class="ttc" id="struct__AT91S__CKGR_html"><div class="ttname"><a href="struct__AT91S__CKGR.html">_AT91S_CKGR</a></div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00459">AT91SAM7S128.h:459</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_aa32fb31e17c392f2c1597d38cb911bc7"><div class="ttname"><a href="struct__AT91S__SYS.html#aa32fb31e17c392f2c1597d38cb911bc7">_AT91S_SYS::DBGU_CIDR</a></div><div class="ttdeci">AT91_REG DBGU_CIDR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00101">AT91SAM7S128.h:101</a></div></div>
<div class="ttc" id="struct__AT91S__SYS_html_ae16bebd5ab83589f0c04216d5bad07f2"><div class="ttname"><a href="struct__AT91S__SYS.html#ae16bebd5ab83589f0c04216d5bad07f2">_AT91S_SYS::DBGU_BRGR</a></div><div class="ttdeci">AT91_REG DBGU_BRGR</div><div class="ttdef"><b>Definition:</b> <a href="AT91SAM7S128_8h_source.html#l00099">AT91SAM7S128.h:99</a></div></div>
<div class="ttc" id="AT91SAM7S256_8h_html_a6c09eaec962659b84f2ae6b92883899b"><div class="ttname"><a href="AT91SAM7S256_8h.html#a6c09eaec962659b84f2ae6b92883899b">AT91PS_PMC</a></div><div class="ttdeci">struct _AT91S_PMC * AT91PS_PMC</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 10 2017 20:13:50 for Controller by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
