# vsim +altera -L {C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Test Bench/work} -Lf {C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Test Bench/work} -do Arena_Lab1_FullAdder_run_msim_rtl_vhdl.do -l msim_transcript -gui work.arena_fulladder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.arena_fulladder_tb(arena_arch_fulladder_tb)
# Loading work.arena_fulladder(arena_arch_fulladder)
# Arena_Lab1_FullAdder_run_msim_rtl_vhdl.do 
# invalid command name "Arena_Lab1_FullAdder_run_msim_rtl_vhdl.do"
add wave -r /*
run -all
# ** Error: test_vector 8 failed  for input Arena_X = '0' and Arena_Y = '0' and Arena_CarryIn = '1' For output Arena_CarryOut = '0' and output Arena_Sum = '1'
#    Time: 360 ns  Iteration: 0  Instance: /arena_fulladder_tb
# Closing project C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_FullAdder/Test Bench/Arena_FullAdder_TestBench.mpf
# reading C:\Users\John\Desktop\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini
project open {C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_Lab1/Arena_Lab1_HalfAdder/simulation/modelsim/Arena_HalfAdder_tb}
# reading modelsim.ini
# Loading project Arena_HalfAdder_tb
