// Seed: 1856305621
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri0 id_3
);
  assign id_0 = 1;
  assign id_3 = 'h0 + 1;
  assign module_1.id_4 = 0;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output wor id_2,
    output wand id_3,
    input wor id_4,
    output wor id_5,
    input tri1 id_6,
    input wire id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    output supply0 id_13
);
  integer id_15 = id_15 < {id_4, id_12};
  module_0 modCall_1 (
      id_5,
      id_6,
      id_4,
      id_13
  );
endmodule
