// Seed: 2796874579
`define pp_10 (  pp_11  ,  pp_12  )  0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9
);
  assign id_3 = id_5;
  initial id_0 = id_2;
  type_13(
      id_1, id_2
  );
  logic id_10;
  assign id_6[1] = id_2;
  logic id_11;
endmodule
