# 1 "arch/arm/boot/dts/stm32f429-disco.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/stm32f429-disco.dts"
# 48 "arch/arm/boot/dts/stm32f429-disco.dts"
/dts-v1/;
# 1 "arch/arm/boot/dts/stm32f429.dtsi" 1
# 48 "arch/arm/boot/dts/stm32f429.dtsi"
# 1 "arch/arm/boot/dts/skeleton.dtsi" 1
# 12 "arch/arm/boot/dts/skeleton.dtsi"
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 49 "arch/arm/boot/dts/stm32f429.dtsi" 2
# 1 "arch/arm/boot/dts/armv7-m.dtsi" 1

/ {
 nvic: interrupt-controller@e000e100 {
  compatible = "arm,armv7m-nvic";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0xe000e100 0xc00>;
 };

 systick: timer@e000e010 {
  compatible = "arm,armv7m-systick";
  reg = <0xe000e010 0x10>;
  status = "disabled";
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;
 };
};
# 50 "arch/arm/boot/dts/stm32f429.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/stm32fx-clock.h" 1
# 51 "arch/arm/boot/dts/stm32f429.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mfd/stm32f4-rcc.h" 1
# 52 "arch/arm/boot/dts/stm32f429.dtsi" 2

/ {
 clocks {
  clk_hse: clk-hse {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <0>;
  };

  clk-lse {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
  };

  clk_lsi: clk-lsi {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32000>;
  };

  clk_i2s_ckin: i2s-ckin {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <0>;
  };
 };

 soc {
  timer2: timer@40000000 {
   compatible = "st,stm32-timer";
   reg = <0x40000000 0x400>;
   interrupts = <28>;
   clocks = <&rcc 0 (0 + 0x80)>;
   status = "disabled";
  };

  timers2: timers@40000000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40000000 0x400>;
   clocks = <&rcc 0 (0 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@1 {
    compatible = "st,stm32-timer-trigger";
    reg = <1>;
    status = "disabled";
   };
  };

  timer3: timer@40000400 {
   compatible = "st,stm32-timer";
   reg = <0x40000400 0x400>;
   interrupts = <29>;
   clocks = <&rcc 0 (1 + 0x80)>;
   status = "disabled";
  };

  timers3: timers@40000400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40000400 0x400>;
   clocks = <&rcc 0 (1 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@2 {
    compatible = "st,stm32-timer-trigger";
    reg = <2>;
    status = "disabled";
   };
  };

  timer4: timer@40000800 {
   compatible = "st,stm32-timer";
   reg = <0x40000800 0x400>;
   interrupts = <30>;
   clocks = <&rcc 0 (2 + 0x80)>;
   status = "disabled";
  };

  timers4: timers@40000800 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40000800 0x400>;
   clocks = <&rcc 0 (2 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@3 {
    compatible = "st,stm32-timer-trigger";
    reg = <3>;
    status = "disabled";
   };
  };

  timer5: timer@40000c00 {
   compatible = "st,stm32-timer";
   reg = <0x40000c00 0x400>;
   interrupts = <50>;
   clocks = <&rcc 0 (3 + 0x80)>;
  };

  timers5: timers@40000c00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40000C00 0x400>;
   clocks = <&rcc 0 (3 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@4 {
    compatible = "st,stm32-timer-trigger";
    reg = <4>;
    status = "disabled";
   };
  };

  timer6: timer@40001000 {
   compatible = "st,stm32-timer";
   reg = <0x40001000 0x400>;
   interrupts = <54>;
   clocks = <&rcc 0 (4 + 0x80)>;
   status = "disabled";
  };

  timers6: timers@40001000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40001000 0x400>;
   clocks = <&rcc 0 (4 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   timer@5 {
    compatible = "st,stm32-timer-trigger";
    reg = <5>;
    status = "disabled";
   };
  };

  timer7: timer@40001400 {
   compatible = "st,stm32-timer";
   reg = <0x40001400 0x400>;
   interrupts = <55>;
   clocks = <&rcc 0 (5 + 0x80)>;
   status = "disabled";
  };

  timers7: timers@40001400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40001400 0x400>;
   clocks = <&rcc 0 (5 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   timer@6 {
    compatible = "st,stm32-timer-trigger";
    reg = <6>;
    status = "disabled";
   };
  };

  timers12: timers@40001800 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40001800 0x400>;
   clocks = <&rcc 0 (6 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@11 {
    compatible = "st,stm32-timer-trigger";
    reg = <11>;
    status = "disabled";
   };
  };

  timers13: timers@40001c00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40001C00 0x400>;
   clocks = <&rcc 0 (7 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };
  };

  timers14: timers@40002000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40002000 0x400>;
   clocks = <&rcc 0 (8 + 0x80)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };
  };

  rtc: rtc@40002800 {
   compatible = "st,stm32-rtc";
   reg = <0x40002800 0x400>;
   clocks = <&rcc 1 5>;
   clock-names = "ck_rtc";
   assigned-clocks = <&rcc 1 5>;
   assigned-clock-parents = <&rcc 1 3>;
   interrupt-parent = <&exti>;
   interrupts = <17 1>;
   interrupt-names = "alarm";
   st,syscfg = <&pwrcfg>;
   status = "disabled";
  };

  iwdg: watchdog@40003000 {
   compatible = "st,stm32-iwdg";
   reg = <0x40003000 0x400>;
   clocks = <&clk_lsi>;
   status = "disabled";
  };

  usart2: serial@40004400 {
   compatible = "st,stm32-uart";
   reg = <0x40004400 0x400>;
   interrupts = <38>;
   clocks = <&rcc 0 (17 + 0x80)>;
   status = "disabled";
  };

  usart3: serial@40004800 {
   compatible = "st,stm32-uart";
   reg = <0x40004800 0x400>;
   interrupts = <39>;
   clocks = <&rcc 0 (18 + 0x80)>;
   status = "disabled";
   dmas = <&dma1 1 4 0x400 0x0>,
          <&dma1 3 4 0x400 0x0>;
   dma-names = "rx", "tx";
  };

  usart4: serial@40004c00 {
   compatible = "st,stm32-uart";
   reg = <0x40004c00 0x400>;
   interrupts = <52>;
   clocks = <&rcc 0 (19 + 0x80)>;
   status = "disabled";
  };

  usart5: serial@40005000 {
   compatible = "st,stm32-uart";
   reg = <0x40005000 0x400>;
   interrupts = <53>;
   clocks = <&rcc 0 (20 + 0x80)>;
   status = "disabled";
  };

  i2c1: i2c@40005400 {
   compatible = "st,stm32f4-i2c";
   reg = <0x40005400 0x400>;
   interrupts = <31>,
         <32>;
   resets = <&rcc (21 + (0x20 * 8))>;
   clocks = <&rcc 0 (21 + 0x80)>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  dac: dac@40007400 {
   compatible = "st,stm32f4-dac-core";
   reg = <0x40007400 0x400>;
   resets = <&rcc (29 + (0x20 * 8))>;
   clocks = <&rcc 0 (29 + 0x80)>;
   clock-names = "pclk";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   dac1: dac@1 {
    compatible = "st,stm32-dac";
    #io-channels-cells = <1>;
    reg = <1>;
    status = "disabled";
   };

   dac2: dac@2 {
    compatible = "st,stm32-dac";
    #io-channels-cells = <1>;
    reg = <2>;
    status = "disabled";
   };
  };

  usart7: serial@40007800 {
   compatible = "st,stm32-uart";
   reg = <0x40007800 0x400>;
   interrupts = <82>;
   clocks = <&rcc 0 (30 + 0x80)>;
   status = "disabled";
  };

  usart8: serial@40007c00 {
   compatible = "st,stm32-uart";
   reg = <0x40007c00 0x400>;
   interrupts = <83>;
   clocks = <&rcc 0 (31 + 0x80)>;
   status = "disabled";
  };

  timers1: timers@40010000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40010000 0x400>;
   clocks = <&rcc 0 (0 + 0xA0)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@0 {
    compatible = "st,stm32-timer-trigger";
    reg = <0>;
    status = "disabled";
   };
  };

  timers8: timers@40010400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40010400 0x400>;
   clocks = <&rcc 0 (1 + 0xA0)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@7 {
    compatible = "st,stm32-timer-trigger";
    reg = <7>;
    status = "disabled";
   };
  };

  usart1: serial@40011000 {
   compatible = "st,stm32-uart";
   reg = <0x40011000 0x400>;
   interrupts = <37>;
   clocks = <&rcc 0 (4 + 0xA0)>;
   status = "disabled";
   dmas = <&dma2 2 4 0x400 0x0>,
          <&dma2 7 4 0x400 0x0>;
   dma-names = "rx", "tx";
  };

  usart6: serial@40011400 {
   compatible = "st,stm32-uart";
   reg = <0x40011400 0x400>;
   interrupts = <71>;
   clocks = <&rcc 0 (5 + 0xA0)>;
   status = "disabled";
  };

  adc: adc@40012000 {
   compatible = "st,stm32f4-adc-core";
   reg = <0x40012000 0x400>;
   interrupts = <18>;
   clocks = <&rcc 0 (8 + 0xA0)>;
   clock-names = "adc";
   interrupt-controller;
   #interrupt-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   adc1: adc@0 {
    compatible = "st,stm32f4-adc";
    #io-channel-cells = <1>;
    reg = <0x0>;
    clocks = <&rcc 0 (8 + 0xA0)>;
    interrupt-parent = <&adc>;
    interrupts = <0>;
    dmas = <&dma2 0 0 0x400 0x0>;
    dma-names = "rx";
    status = "disabled";
   };

   adc2: adc@100 {
    compatible = "st,stm32f4-adc";
    #io-channel-cells = <1>;
    reg = <0x100>;
    clocks = <&rcc 0 (9 + 0xA0)>;
    interrupt-parent = <&adc>;
    interrupts = <1>;
    dmas = <&dma2 3 1 0x400 0x0>;
    dma-names = "rx";
    status = "disabled";
   };

   adc3: adc@200 {
    compatible = "st,stm32f4-adc";
    #io-channel-cells = <1>;
    reg = <0x200>;
    clocks = <&rcc 0 (10 + 0xA0)>;
    interrupt-parent = <&adc>;
    interrupts = <2>;
    dmas = <&dma2 1 2 0x400 0x0>;
    dma-names = "rx";
    status = "disabled";
   };
  };

  syscfg: system-config@40013800 {
   compatible = "syscon";
   reg = <0x40013800 0x400>;
  };

  exti: interrupt-controller@40013c00 {
   compatible = "st,stm32-exti";
   interrupt-controller;
   #interrupt-cells = <2>;
   reg = <0x40013C00 0x400>;
   interrupts = <1>, <2>, <3>, <6>, <7>, <8>, <9>, <10>, <23>, <40>, <41>, <42>, <62>, <76>;
  };

  timers9: timers@40014000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40014000 0x400>;
   clocks = <&rcc 0 (16 + 0xA0)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };

   timer@8 {
    compatible = "st,stm32-timer-trigger";
    reg = <8>;
    status = "disabled";
   };
  };

  timers10: timers@40014400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40014400 0x400>;
   clocks = <&rcc 0 (17 + 0xA0)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };
  };

  timers11: timers@40014800 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "st,stm32-timers";
   reg = <0x40014800 0x400>;
   clocks = <&rcc 0 (18 + 0xA0)>;
   clock-names = "int";
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
   };
  };

  pwrcfg: power-config@40007000 {
   compatible = "syscon";
   reg = <0x40007000 0x400>;
  };

  ltdc: display-controller@40016800 {
   compatible = "st,stm32-ltdc";
   reg = <0x40016800 0x200>;
   interrupts = <88>, <89>;
   resets = <&rcc (26 + (0x24 * 8))>;
   clocks = <&rcc 1 8>;
   clock-names = "lcd";
   status = "disabled";
  };

  crc: crc@40023000 {
   compatible = "st,stm32f4-crc";
   reg = <0x40023000 0x400>;
   clocks = <&rcc 0 (12)>;
   status = "disabled";
  };

  rcc: rcc@40023810 {
   #reset-cells = <1>;
   #clock-cells = <2>;
   compatible = "st,stm32f42xx-rcc", "st,stm32-rcc";
   reg = <0x40023800 0x400>;
   clocks = <&clk_hse>, <&clk_i2s_ckin>;
   st,syscfg = <&pwrcfg>;
   assigned-clocks = <&rcc 1 4>;
   assigned-clock-rates = <1000000>;
  };

  dma1: dma-controller@40026000 {
   compatible = "st,stm32-dma";
   reg = <0x40026000 0x400>;
   interrupts = <11>,
         <12>,
         <13>,
         <14>,
         <15>,
         <16>,
         <17>,
         <47>;
   clocks = <&rcc 0 (21)>;
   #dma-cells = <4>;
  };

  dma2: dma-controller@40026400 {
   compatible = "st,stm32-dma";
   reg = <0x40026400 0x400>;
   interrupts = <56>,
         <57>,
         <58>,
         <59>,
         <60>,
         <68>,
         <69>,
         <70>;
   clocks = <&rcc 0 (22)>;
   #dma-cells = <4>;
   st,mem2mem;
  };

  mac: ethernet@40028000 {
   compatible = "st,stm32-dwmac", "snps,dwmac-3.50a";
   reg = <0x40028000 0x8000>;
   reg-names = "stmmaceth";
   interrupts = <61>;
   interrupt-names = "macirq";
   clock-names = "stmmaceth", "mac-clk-tx", "mac-clk-rx";
   clocks = <&rcc 0 (25)>,
     <&rcc 0 (26)>,
     <&rcc 0 (27)>;
   st,syscon = <&syscfg 0x4>;
   snps,pbl = <8>;
   snps,mixed-burst;
   status = "disabled";
  };

  usbotg_hs: usb@40040000 {
   compatible = "snps,dwc2";
   reg = <0x40040000 0x40000>;
   interrupts = <77>;
   clocks = <&rcc 0 (29)>;
   clock-names = "otg";
   status = "disabled";
  };

  usbotg_fs: usb@50000000 {
   compatible = "st,stm32f4x9-fsotg";
   reg = <0x50000000 0x40000>;
   interrupts = <67>;
   clocks = <&rcc 0 39>;
   clock-names = "otg";
   status = "disabled";
  };

  dcmi: dcmi@50050000 {
   compatible = "st,stm32-dcmi";
   reg = <0x50050000 0x400>;
   interrupts = <78>;
   resets = <&rcc (0 + (0x14 * 8))>;
   clocks = <&rcc 0 (0 + 0x20)>;
   clock-names = "mclk";
   pinctrl-names = "default";
   pinctrl-0 = <&dcmi_pins>;
   dmas = <&dma2 1 1 0x414 0x3>;
   dma-names = "tx";
   status = "disabled";
  };

  rng: rng@50060800 {
   compatible = "st,stm32-rng";
   reg = <0x50060800 0x400>;
   interrupts = <80>;
   clocks = <&rcc 0 (6 + 0x20)>;

  };
 };
};

&systick {
 clocks = <&rcc 1 0>;
 status = "okay";
};
# 50 "arch/arm/boot/dts/stm32f429-disco.dts" 2
# 1 "arch/arm/boot/dts/stm32f429-pinctrl.dtsi" 1
# 43 "arch/arm/boot/dts/stm32f429-pinctrl.dtsi"
# 1 "arch/arm/boot/dts/stm32f4-pinctrl.dtsi" 1
# 43 "arch/arm/boot/dts/stm32f4-pinctrl.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/stm32-pinfunc.h" 1
# 44 "arch/arm/boot/dts/stm32f4-pinctrl.dtsi" 2


/ {
 soc {
  pinctrl: pin-controller {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x40020000 0x3000>;
   interrupt-parent = <&exti>;
   st,syscfg = <&syscfg 0x8>;
   pins-are-numbered;

   gpioa: gpio@40020000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x0 0x400>;
    clocks = <&rcc 0 (0)>;
    st,bank-name = "GPIOA";
   };

   gpiob: gpio@40020400 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x400 0x400>;
    clocks = <&rcc 0 (1)>;
    st,bank-name = "GPIOB";
   };

   gpioc: gpio@40020800 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x800 0x400>;
    clocks = <&rcc 0 (2)>;
    st,bank-name = "GPIOC";
   };

   gpiod: gpio@40020c00 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0xc00 0x400>;
    clocks = <&rcc 0 (3)>;
    st,bank-name = "GPIOD";
   };

   gpioe: gpio@40021000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x1000 0x400>;
    clocks = <&rcc 0 (4)>;
    st,bank-name = "GPIOE";
   };

   gpiof: gpio@40021400 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x1400 0x400>;
    clocks = <&rcc 0 (5)>;
    st,bank-name = "GPIOF";
   };

   gpiog: gpio@40021800 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x1800 0x400>;
    clocks = <&rcc 0 (6)>;
    st,bank-name = "GPIOG";
   };

   gpioh: gpio@40021c00 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x1c00 0x400>;
    clocks = <&rcc 0 (7)>;
    st,bank-name = "GPIOH";
   };

   gpioi: gpio@40022000 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x2000 0x400>;
    clocks = <&rcc 0 (8)>;
    st,bank-name = "GPIOI";
   };

   gpioj: gpio@40022400 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x2400 0x400>;
    clocks = <&rcc 0 (9)>;
    st,bank-name = "GPIOJ";
   };

   gpiok: gpio@40022800 {
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
    reg = <0x2800 0x400>;
    clocks = <&rcc 0 (10)>;
    st,bank-name = "GPIOK";
   };

   usart1_pins_a: usart1@0 {
    pins1 {
     pinmux = <(((((('A') - 'A') * 0x10 + (9))) << 8) | (0x8))>;
     bias-disable;
     drive-push-pull;
     slew-rate = <0>;
    };
    pins2 {
     pinmux = <(((((('A') - 'A') * 0x10 + (10))) << 8) | (0x8))>;
     bias-disable;
    };
   };

   usart3_pins_a: usart3@0 {
    pins1 {
     pinmux = <(((((('B') - 'A') * 0x10 + (10))) << 8) | (0x8))>;
     bias-disable;
     drive-push-pull;
     slew-rate = <0>;
    };
    pins2 {
     pinmux = <(((((('B') - 'A') * 0x10 + (11))) << 8) | (0x8))>;
     bias-disable;
    };
   };

   usbotg_fs_pins_a: usbotg_fs@0 {
    pins {
     pinmux = <(((((('A') - 'A') * 0x10 + (10))) << 8) | (0xb))>,
       <(((((('A') - 'A') * 0x10 + (11))) << 8) | (0xb))>,
       <(((((('A') - 'A') * 0x10 + (12))) << 8) | (0xb))>;
     bias-disable;
     drive-push-pull;
     slew-rate = <2>;
    };
   };

   usbotg_fs_pins_b: usbotg_fs@1 {
    pins {
     pinmux = <(((((('B') - 'A') * 0x10 + (12))) << 8) | (0xd))>,
       <(((((('B') - 'A') * 0x10 + (14))) << 8) | (0xd))>,
       <(((((('B') - 'A') * 0x10 + (15))) << 8) | (0xd))>;
     bias-disable;
     drive-push-pull;
     slew-rate = <2>;
    };
   };

   usbotg_hs_pins_a: usbotg_hs@0 {
    pins {
     pinmux = <(((((('H') - 'A') * 0x10 + (4))) << 8) | (0xb))>,
       <(((((('I') - 'A') * 0x10 + (11))) << 8) | (0xb))>,
       <(((((('C') - 'A') * 0x10 + (0))) << 8) | (0xb))>,
       <(((((('A') - 'A') * 0x10 + (5))) << 8) | (0xb))>,
       <(((((('A') - 'A') * 0x10 + (3))) << 8) | (0xb))>,
       <(((((('B') - 'A') * 0x10 + (0))) << 8) | (0xb))>,
       <(((((('B') - 'A') * 0x10 + (1))) << 8) | (0xb))>,
       <(((((('B') - 'A') * 0x10 + (10))) << 8) | (0xb))>,
       <(((((('B') - 'A') * 0x10 + (11))) << 8) | (0xb))>,
       <(((((('B') - 'A') * 0x10 + (12))) << 8) | (0xb))>,
       <(((((('B') - 'A') * 0x10 + (13))) << 8) | (0xb))>,
       <(((((('B') - 'A') * 0x10 + (5))) << 8) | (0xb))>;
     bias-disable;
     drive-push-pull;
     slew-rate = <2>;
    };
   };

   ethernet_mii: mii@0 {
    pins {
     pinmux = <(((((('G') - 'A') * 0x10 + (13))) << 8) | (0xc))>,
       <(((((('G') - 'A') * 0x10 + (14))) << 8) | (0xc))>,
       <(((((('C') - 'A') * 0x10 + (2))) << 8) | (0xc))>,
       <(((((('B') - 'A') * 0x10 + (8))) << 8) | (0xc))>,
       <(((((('C') - 'A') * 0x10 + (3))) << 8) | (0xc))>,
       <(((((('G') - 'A') * 0x10 + (11))) << 8) | (0xc))>,
       <(((((('A') - 'A') * 0x10 + (2))) << 8) | (0xc))>,
       <(((((('C') - 'A') * 0x10 + (1))) << 8) | (0xc))>,
       <(((((('A') - 'A') * 0x10 + (1))) << 8) | (0xc))>,
       <(((((('A') - 'A') * 0x10 + (7))) << 8) | (0xc))>,
       <(((((('C') - 'A') * 0x10 + (4))) << 8) | (0xc))>,
       <(((((('C') - 'A') * 0x10 + (5))) << 8) | (0xc))>,
       <(((((('H') - 'A') * 0x10 + (6))) << 8) | (0xc))>,
       <(((((('H') - 'A') * 0x10 + (7))) << 8) | (0xc))>;
     slew-rate = <2>;
    };
   };

   adc3_in8_pin: adc@200 {
    pins {
     pinmux = <(((((('F') - 'A') * 0x10 + (10))) << 8) | (0x11))>;
    };
   };

   pwm1_pins: pwm@1 {
    pins {
     pinmux = <(((((('A') - 'A') * 0x10 + (8))) << 8) | (0x2))>,
       <(((((('B') - 'A') * 0x10 + (13))) << 8) | (0x2))>,
       <(((((('B') - 'A') * 0x10 + (12))) << 8) | (0x2))>;
    };
   };

   pwm3_pins: pwm@3 {
    pins {
     pinmux = <(((((('B') - 'A') * 0x10 + (4))) << 8) | (0x3))>,
       <(((((('B') - 'A') * 0x10 + (5))) << 8) | (0x3))>;
    };
   };

   i2c1_pins: i2c1@0 {
    pins {
     pinmux = <(((((('B') - 'A') * 0x10 + (9))) << 8) | (0x5))>,
       <(((((('B') - 'A') * 0x10 + (6))) << 8) | (0x5))>;
     bias-disable;
     drive-open-drain;
     slew-rate = <3>;
    };
   };

   ltdc_pins: ltdc@0 {
    pins {
     pinmux = <(((((('I') - 'A') * 0x10 + (12))) << 8) | (0xf))>,
       <(((((('I') - 'A') * 0x10 + (13))) << 8) | (0xf))>,
       <(((((('I') - 'A') * 0x10 + (14))) << 8) | (0xf))>,
       <(((((('I') - 'A') * 0x10 + (15))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (0))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (1))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (2))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (3))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (4))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (5))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (6))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (7))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (8))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (9))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (10))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (11))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (12))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (13))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (14))) << 8) | (0xf))>,
       <(((((('J') - 'A') * 0x10 + (15))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (0))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (1))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (2))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (3))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (4))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (5))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (6))) << 8) | (0xf))>,
       <(((((('K') - 'A') * 0x10 + (7))) << 8) | (0xf))>;
     slew-rate = <2>;
    };
   };

   dcmi_pins: dcmi@0 {
    pins {
     pinmux = <(((((('A') - 'A') * 0x10 + (4))) << 8) | (0xe))>,
       <(((((('B') - 'A') * 0x10 + (7))) << 8) | (0xe))>,
       <(((((('A') - 'A') * 0x10 + (6))) << 8) | (0xe))>,
       <(((((('C') - 'A') * 0x10 + (6))) << 8) | (0xe))>,
       <(((((('C') - 'A') * 0x10 + (7))) << 8) | (0xe))>,
       <(((((('C') - 'A') * 0x10 + (8))) << 8) | (0xe))>,
       <(((((('C') - 'A') * 0x10 + (9))) << 8) | (0xe))>,
       <(((((('C') - 'A') * 0x10 + (11))) << 8) | (0xe))>,
       <(((((('D') - 'A') * 0x10 + (3))) << 8) | (0xe))>,
       <(((((('B') - 'A') * 0x10 + (8))) << 8) | (0xe))>,
       <(((((('E') - 'A') * 0x10 + (6))) << 8) | (0xe))>,
       <(((((('C') - 'A') * 0x10 + (10))) << 8) | (0xe))>,
       <(((((('C') - 'A') * 0x10 + (12))) << 8) | (0xe))>,
       <(((((('D') - 'A') * 0x10 + (6))) << 8) | (0xe))>,
       <(((((('D') - 'A') * 0x10 + (2))) << 8) | (0xe))>;
     bias-disable;
     drive-push-pull;
     slew-rate = <3>;
    };
   };
  };
 };
};
# 44 "arch/arm/boot/dts/stm32f429-pinctrl.dtsi" 2

/ {
 soc {
  pinctrl: pin-controller {
   compatible = "st,stm32f429-pinctrl";

   gpioa: gpio@40020000 {
    gpio-ranges = <&pinctrl 0 0 16>;
   };

   gpiob: gpio@40020400 {
    gpio-ranges = <&pinctrl 0 16 16>;
   };

   gpioc: gpio@40020800 {
    gpio-ranges = <&pinctrl 0 32 16>;
   };

   gpiod: gpio@40020c00 {
    gpio-ranges = <&pinctrl 0 48 16>;
   };

   gpioe: gpio@40021000 {
    gpio-ranges = <&pinctrl 0 64 16>;
   };

   gpiof: gpio@40021400 {
    gpio-ranges = <&pinctrl 0 80 16>;
   };

   gpiog: gpio@40021800 {
    gpio-ranges = <&pinctrl 0 96 16>;
   };

   gpioh: gpio@40021c00 {
    gpio-ranges = <&pinctrl 0 112 16>;
   };

   gpioi: gpio@40022000 {
    gpio-ranges = <&pinctrl 0 128 16>;
   };

   gpioj: gpio@40022400 {
    gpio-ranges = <&pinctrl 0 144 16>;
   };

   gpiok: gpio@40022800 {
    gpio-ranges = <&pinctrl 0 160 8>;
   };
  };
 };
};
# 51 "arch/arm/boot/dts/stm32f429-disco.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 52 "arch/arm/boot/dts/stm32f429-disco.dts" 2

/ {
 model = "STMicroelectronics STM32F429i-DISCO board";
 compatible = "st,stm32f429i-disco", "st,stm32f429";

 chosen {
  bootargs = "root=/dev/ram";
  stdout-path = "serial0:115200n8";
 };

 memory {
  reg = <0x90000000 0x800000>;
 };

 aliases {
  serial0 = &usart1;
 };

 leds {
  compatible = "gpio-leds";
  red {
   gpios = <&gpiog 14 0>;
  };
  green {
   gpios = <&gpiog 13 0>;
   linux,default-trigger = "heartbeat";
  };
 };

 gpio_keys {
  compatible = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;
  autorepeat;
  button@0 {
   label = "User";
   linux,code = <102>;
   gpios = <&gpioa 0 0>;
  };
 };


 vcc5v_otg: vcc5v-otg-regulator {
  compatible = "regulator-fixed";
  gpio = <&gpioc 4 0>;
  regulator-name = "vcc5_host1";
  regulator-always-on;
 };
};

&clk_hse {
 clock-frequency = <8000000>;
};

&crc {
 status = "okay";
};

&rtc {
 assigned-clocks = <&rcc 1 5>;
 assigned-clock-parents = <&rcc 1 2>;
 status = "okay";
};

&usart1 {
 pinctrl-0 = <&usart1_pins_a>;
 pinctrl-names = "default";
 status = "okay";
};

&usbotg_hs {
 compatible = "st,stm32f4x9-fsotg";
 dr_mode = "host";
 pinctrl-0 = <&usbotg_fs_pins_b>;
 pinctrl-names = "default";
 status = "okay";
};
