{"vcs1":{"timestamp_begin":1746602767.709505383, "rt":0.77, "ut":0.11, "st":0.04}}
{"vcselab":{"timestamp_begin":1746602768.518793108, "rt":0.47, "ut":0.11, "st":0.01}}
{"link":{"timestamp_begin":1746602769.038230102, "rt":0.48, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746602767.567804948}
{"VCS_COMP_START_TIME": 1746602767.567804948}
{"VCS_COMP_END_TIME": 1746602769.607363141}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264048}}
{"vcselab": {"peak_mem": 140052}}
