Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 25 17:08:18 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            1 |
| Yes          | No                    | No                     |             135 |           39 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                   Enable Signal                  |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk_wiz1/inst/clk_400MHz | GateKeeper1/det_out_i_2__0_n_0                   | control_parametros1/enableGateKeeper_reg_1    |                1 |              1 |         1.00 |
|  clk_wiz1/inst/clk_400MHz | GateKeeper2/det_out_i_2__1_n_0                   | control_parametros1/enableGateKeeper_reg_3    |                1 |              1 |         1.00 |
|  clk_wiz1/inst/clk_400MHz | GateKeeper0/det_out_i_2_n_0                      | control_parametros1/det_out0_out              |                1 |              1 |         1.00 |
|  clk_wiz1/inst/clk_400MHz |                                                  |                                               |                3 |              3 |         1.00 |
|  clk_wiz1/inst/clk_100MHz | UART_Rx_1/o1/E[0]                                |                                               |                1 |              4 |         4.00 |
|  clk_wiz1/inst/clk_100MHz |                                                  | tick_generator_1/reg_counter[4]_i_1_n_0       |                1 |              5 |         5.00 |
|  clk_wiz1/inst/clk_100MHz | UART_Rx_1/o1/trigger_reg_2[0]                    |                                               |                2 |              5 |         2.50 |
|  clk_wiz1/inst/clk_100MHz | UART_Rx_1/o1/trigger_reg_0[0]                    |                                               |                1 |              6 |         6.00 |
|  clk_wiz1/inst/clk_100MHz | UART_Rx_1/o1/trigger_reg_1[0]                    |                                               |                1 |              8 |         8.00 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/o1/E[0]                      |                                               |                3 |              8 |         2.67 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/o1/E[1]                      |                                               |                2 |              8 |         4.00 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/o1/ctrl_reg[4]_0             |                                               |                4 |              8 |         2.00 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/o1/ctrl_reg[4]_0             | control_parametros1/o1/ctrl_reg[4]            |                3 |              8 |         2.67 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/o1/ctrl_reg[0][0]            |                                               |                1 |              8 |         8.00 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/o1/trigger_reg_0[0]          |                                               |                1 |              8 |         8.00 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/pulseShaper_width[7]_i_1_n_0 |                                               |                4 |              8 |         2.00 |
|  clk_wiz1/inst/clk_400MHz | control_parametros1/E[0]                         | control_parametros1/SR[0]                     |                3 |              8 |         2.67 |
|  clk_wiz1/inst/clk_400MHz | control_parametros1/enableGateKeeper_reg_9[0]    | control_parametros1/enableGateKeeper_reg_0[0] |                2 |              8 |         4.00 |
|  clk_wiz1/inst/clk_400MHz | control_parametros1/enableGateKeeper_reg_11[0]   | control_parametros1/enableGateKeeper_reg_2[0] |                2 |              8 |         4.00 |
|  clk_wiz1/inst/clk_100MHz | control_parametros1/window[15]_i_1_n_0           |                                               |                7 |             16 |         2.29 |
|  clk_wiz1/inst/clk_400MHz | control_parametros1/enableGateKeeper_reg_7       |                                               |                4 |             16 |         4.00 |
|  clk_wiz1/inst/clk_400MHz | control_parametros1/enableGateKeeper_reg_8       |                                               |                4 |             16 |         4.00 |
|  clk_wiz1/inst/clk_400MHz | control_parametros1/enableGateKeeper_reg_10      |                                               |                4 |             16 |         4.00 |
|  clk_wiz1/inst/clk_100MHz |                                                  |                                               |                6 |             20 |         3.33 |
+---------------------------+--------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


