c_addsub_3.vhd,vhdl,xil_defaultlib,../../../../Zybo_project_5.srcs/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
