{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 14:06:38 2015 " "Info: Processing started: Mon Oct 26 14:06:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Info: Found entity 1: UART" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Info: Found entity 1: UART_TX" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Info: Found entity 1: divider" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Info: Found entity 1: UART_RX" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed UART.v(18) " "Warning (10227): Verilog HDL Port Declaration warning at UART.v(18): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data UART.v(5) " "Info (10499): HDL info at UART.v(5): see declaration for object \"data\"" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed UART_TX.v(13) " "Warning (10227): Verilog HDL Port Declaration warning at UART_TX.v(13): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data UART_TX.v(3) " "Info (10499): HDL info at UART_TX.v(3): see declaration for object \"data\"" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data packed UART_RX.v(11) " "Warning (10227): Verilog HDL Port Declaration warning at UART_RX.v(11): data type declaration for \"data\" declares packed dimensions but the port declaration declaration does not" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 11 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data UART_RX.v(3) " "Info (10499): HDL info at UART_RX.v(3): see declaration for object \"data\"" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Info: Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:U2 " "Info: Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:U2\"" {  } { { "UART.v" "U2" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TX.v(64) " "Warning (10230): Verilog HDL assignment warning at UART_TX.v(64): truncated value with size 32 to match size of target (4)" {  } { { "UART_TX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider UART_TX:U2\|divider:U1 " "Info: Elaborating entity \"divider\" for hierarchy \"UART_TX:U2\|divider:U1\"" {  } { { "UART_TX.v" "U1" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_TX.v" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(8) " "Warning (10230): Verilog HDL assignment warning at divider.v(8): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 divider.v(26) " "Warning (10230): Verilog HDL assignment warning at divider.v(26): truncated value with size 32 to match size of target (5)" {  } { { "divider.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:U3 " "Info: Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:U3\"" {  } { { "UART.v" "U3" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rss UART_RX.v(16) " "Warning (10036): Verilog HDL or VHDL warning at UART_RX.v(16): object \"rss\" assigned a value but never read" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(32) " "Warning (10230): Verilog HDL assignment warning at UART_RX.v(32): truncated value with size 32 to match size of target (3)" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RX.v(78) " "Warning (10230): Verilog HDL assignment warning at UART_RX.v(78): truncated value with size 32 to match size of target (4)" {  } { { "UART_RX.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART_RX.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "clk_rx GND " "Warning (13410): Pin \"clk_rx\" is stuck at GND" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "error VCC " "Warning (13410): Pin \"error\" is stuck at VCC" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rdc GND " "Warning (13410): Pin \"rdc\" is stuck at GND" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "rdf GND " "Warning (13410): Pin \"rdf\" is stuck at GND" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_RX:U3\|c\[0\] " "Info: Register \"UART_RX:U3\|c\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_RX:U3\|c\[1\] " "Info: Register \"UART_RX:U3\|c\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_RX:U3\|c\[2\] " "Info: Register \"UART_RX:U3\|c\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "UART_RX:U3\|state.idle " "Info: Register \"UART_RX:U3\|state.idle\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd " "Warning (15610): No output dependent on input pin \"rd\"" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rxd " "Warning (15610): No output dependent on input pin \"Rxd\"" {  } { { "UART.v" "" { Text "E:/Discipline/Verilog/Experiment/Verilog_Experiment_UART/UART.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Info: Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Info: Implemented 46 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "218 " "Info: Peak virtual memory: 218 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 14:06:39 2015 " "Info: Processing ended: Mon Oct 26 14:06:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
