###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-641.ucsd.edu)
#  Generated on:      Mon Mar  7 09:03:08 2022
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   out[6]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_6_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.658
= Slack Time                   -0.858
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.504
     = Beginpoint Arrival Time       1.504
     +----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                          |             |        |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_6_ | CP ^        |        |       |   1.504 |    0.645 | 
     | core_instance_psum_mem_instance_Q_reg_6_ | CP ^ -> Q v | EDFQD4 | 0.154 |   1.657 |    0.799 | 
     |                                          | out[6] v    |        | 0.001 |   1.658 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   out[3]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_3_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.658
= Slack Time                   -0.858
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.503
     = Beginpoint Arrival Time       1.503
     +----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                          |             |        |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_3_ | CP ^        |        |       |   1.503 |    0.646 | 
     | core_instance_psum_mem_instance_Q_reg_3_ | CP ^ -> Q v | EDFQD4 | 0.153 |   1.657 |    0.799 | 
     |                                          | out[3] v    |        | 0.001 |   1.658 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   out[2]                                     (^) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_2_/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.658
= Slack Time                   -0.858
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.504
     = Beginpoint Arrival Time       1.504
     +----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                          |             |        |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_2_ | CP ^        |        |       |   1.504 |    0.646 | 
     | core_instance_psum_mem_instance_Q_reg_2_ | CP ^ -> Q ^ | EDFQD4 | 0.154 |   1.658 |    0.800 | 
     |                                          | out[2] ^    |        | 0.000 |   1.658 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   out[0]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_0_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.658
= Slack Time                   -0.858
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.502
     = Beginpoint Arrival Time       1.502
     +----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                          |             |        |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_0_ | CP ^        |        |       |   1.502 |    0.645 | 
     | core_instance_psum_mem_instance_Q_reg_0_ | CP ^ -> Q v | EDFQD4 | 0.154 |   1.656 |    0.799 | 
     |                                          | out[0] v    |        | 0.002 |   1.658 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   out[5]                                     (v) checked with  
leading edge of 'clk'
Beginpoint: core_instance_psum_mem_instance_Q_reg_5_/Q (v) triggered by  
leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay                0.200
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.800
- Arrival Time                  1.657
= Slack Time                   -0.857
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  1.504
     = Beginpoint Arrival Time       1.504
     +----------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                          |             |        |       |  Time   |   Time   | 
     |------------------------------------------+-------------+--------+-------+---------+----------| 
     | core_instance_psum_mem_instance_Q_reg_5_ | CP ^        |        |       |   1.504 |    0.646 | 
     | core_instance_psum_mem_instance_Q_reg_5_ | CP ^ -> Q v | EDFQD4 | 0.154 |   1.657 |    0.800 | 
     |                                          | out[5] v    |        | 0.000 |   1.657 |    0.800 | 
     +----------------------------------------------------------------------------------------------+ 

