// Seed: 2523782414
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [1 : -1  -  id_4] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_8,
      id_8
  );
  wire id_14;
  assign id_8 = id_6;
endmodule
