Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/ --output-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/ --report-file=bsf:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led.qsys
Progress: Loading V21_NIOS_BLINK/nios_led.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_mem
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_led.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/ --output-directory=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led.sopcinfo --report-file=html:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led.html --report-file=qip:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/nios_led.qip --report-file=cmp:C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led.qsys --language=VERILOG
Progress: Loading V21_NIOS_BLINK/nios_led.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_mem
Progress: Adding switch [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module switch
Progress: Adding led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_led.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_led: Generating nios_led "nios_led" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 15 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 11 modules, 33 connections
Info: merlin_domain_transform: After transform: 22 modules, 89 connections
Info: merlin_router_transform: After transform: 28 modules, 107 connections
Info: reset_adaptation_transform: After transform: 29 modules, 109 connections
Info: merlin_network_to_switch_transform: After transform: 40 modules, 133 connections
Info: merlin_mm_transform: After transform: 40 modules, 133 connections
Info: merlin_interrupt_mapper_transform: After transform: 41 modules, 136 connections
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_led: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: cpu: Starting RTL generation for module 'nios_led_cpu'
Info: cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_led_cpu --dir=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0021_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0021_cpu_gen//nios_led_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2020.07.20 23:27:10 (*) Starting Nios II generation
Info: cpu: # 2020.07.20 23:27:10 (*)   Checking for plaintext license.
Info: cpu: # 2020.07.20 23:27:10 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: cpu: # 2020.07.20 23:27:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2020.07.20 23:27:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2020.07.20 23:27:10 (*)   Plaintext license not found.
Info: cpu: # 2020.07.20 23:27:10 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2020.07.20 23:27:10 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.07.20 23:27:10 (*)   Creating all objects for CPU
Info: cpu: # 2020.07.20 23:27:12 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.07.20 23:27:12 (*)   Creating plain-text RTL
Info: cpu: # 2020.07.20 23:27:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_led_cpu'
Info: cpu: "nios_led" instantiated altera_nios2_qsys "cpu"
Info: onchip_mem: Starting RTL generation for module 'nios_led_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_led_onchip_mem --dir=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0022_onchip_mem_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0022_onchip_mem_gen//nios_led_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'nios_led_onchip_mem'
Info: onchip_mem: "nios_led" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: switch: Starting RTL generation for module 'nios_led_switch'
Info: switch:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led_switch --dir=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0023_switch_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0023_switch_gen//nios_led_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios_led_switch'
Info: switch: "nios_led" instantiated altera_avalon_pio "switch"
Info: led: Starting RTL generation for module 'nios_led_led'
Info: led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_led_led --dir=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0024_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/armst/AppData/Local/Temp/alt8464_5826465393642930623.dir/0024_led_gen//nios_led_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'nios_led_led'
Info: led: "nios_led" instantiated altera_avalon_pio "led"
Info: cpu_instruction_master_translator: "nios_led" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "nios_led" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "nios_led" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_led" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_led" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_led" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_led" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios_led" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios_led" instantiated altera_merlin_router "id_router_002"
Info: rst_controller: "nios_led" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_led" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_led" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_led" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux_002: "nios_led" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios_led" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_led" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Users/armst/Desktop/Verilog-Projects/V21_NIOS_BLINK/nios_led/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios_led" instantiated altera_irq_mapper "irq_mapper"
Info: nios_led: Done nios_led" with 22 modules, 57 files, 1295917 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
