{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 04:37:30 2019 " "Info: Processing started: Wed May 15 04:37:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KP -c KP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off KP -c KP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "KP EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design KP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 17420 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "220 220 " "Critical Warning: No exact pin location assignment(s) for 220 pins of 220 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[10\] " "Info: Pin OPERAND\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2736 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[9\] " "Info: Pin OPERAND\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2737 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[8\] " "Info: Pin OPERAND\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2738 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[7\] " "Info: Pin OPERAND\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2739 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[6\] " "Info: Pin OPERAND\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2740 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[5\] " "Info: Pin OPERAND\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2741 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[4\] " "Info: Pin OPERAND\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2742 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[3\] " "Info: Pin OPERAND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2743 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[2\] " "Info: Pin OPERAND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2744 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[1\] " "Info: Pin OPERAND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2745 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[0\] " "Info: Pin OPERAND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 992 2400 2672 1008 "OPERAND\[10..0\]" "" } { 744 1648 1728 760 "operand\[10..0\]" "" } { 984 2672 2752 1000 "operand\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2746 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[12\] " "Info: Pin ADDRESS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[12] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2760 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[11\] " "Info: Pin ADDRESS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[11] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2761 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[10\] " "Info: Pin ADDRESS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2762 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[9\] " "Info: Pin ADDRESS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2763 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[8\] " "Info: Pin ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2764 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[7\] " "Info: Pin ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2765 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[6\] " "Info: Pin ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2766 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[5\] " "Info: Pin ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2767 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[4\] " "Info: Pin ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2768 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Info: Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2769 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Info: Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2770 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Info: Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2771 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Info: Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 976 2400 2672 992 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2772 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[10\] " "Info: Pin DATA_BUS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2799 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[9\] " "Info: Pin DATA_BUS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2800 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[8\] " "Info: Pin DATA_BUS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2801 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[7\] " "Info: Pin DATA_BUS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2802 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[6\] " "Info: Pin DATA_BUS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2803 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[5\] " "Info: Pin DATA_BUS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2804 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[4\] " "Info: Pin DATA_BUS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2805 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[3\] " "Info: Pin DATA_BUS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2806 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[2\] " "Info: Pin DATA_BUS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2807 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[1\] " "Info: Pin DATA_BUS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2808 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_BUS\[0\] " "Info: Pin DATA_BUS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DATA_BUS[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3136 3319 440 "DATA_BUS\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_BUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2809 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[2\] " "Info: Pin RON_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1008 2424 2672 1024 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2900 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[1\] " "Info: Pin RON_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1008 2424 2672 1024 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2901 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[0\] " "Info: Pin RON_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1008 2424 2672 1024 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2902 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[2\] " "Info: Pin RON_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1024 2424 2672 1040 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2903 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[1\] " "Info: Pin RON_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1024 2424 2672 1040 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2904 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[0\] " "Info: Pin RON_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1024 2424 2672 1040 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2905 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TWO_TACT " "Info: Pin TWO_TACT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TWO_TACT } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 944 2432 2672 960 "TWO_TACT" "" } { 856 944 1032 872 "two_tact" "" } { 752 888 944 768 "two_tact" "" } { 1336 216 280 1352 "two_tact" "" } { 1032 80 144 1048 "two_tact" "" } { 976 1624 1680 992 "two_tact" "" } { 936 2672 2752 952 "two_tact" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TWO_TACT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2906 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DECODE " "Info: Pin DECODE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DECODE } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 920 1360 1536 936 "DECODE" "" } { 904 1304 1360 928 "decode" "" } { 936 2984 3032 952 "decode" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2907 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T2 " "Info: Pin T2 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T2 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 608 352 528 624 "T2" "" } { 600 528 576 616 "t2" "" } { 768 904 944 784 "t2" "" } { 1352 240 280 1368 "t2" "" } { 872 992 1032 888 "t2" "" } { 1024 216 272 1040 "t2" "" } { 1080 904 952 1096 "t2" "" } { 1760 -72 -24 1776 "t2" "" } { 1144 896 944 1160 "t2" "" } { 1296 2368 2416 1312 "t2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2909 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_cnt " "Info: Pin reset_cnt not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reset_cnt } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1496 1496 1672 1512 "reset_cnt" "" } { 416 512 568 432 "reset_cnt" "" } { 1536 1392 1472 1552 "reset_cnt" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_cnt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2910 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T4 " "Info: Pin T4 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T4 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 640 352 528 656 "T4" "" } { 632 528 576 648 "t4" "" } { 1632 224 280 1648 "t4" "" } { 800 3000 3056 816 "t4" "" } { 1352 904 952 1368 "t4" "" } { 1400 904 952 1416 "t4" "" } { 1544 904 952 1560 "t4" "" } { 1464 904 952 1480 "t4" "" } { 1656 1616 1664 1672 "t4" "" } { 1736 1616 1664 1748 "t4" "" } { 480 2872 2928 496 "t4" "" } { 1424 136 192 1440 "t4" "" } { 1864 920 968 1880 "t4" "" } { 1312 3272 3328 1328 "t4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2912 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C7 " "Info: Pin C7 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { C7 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 488 2200 2376 504 "C7" "" } { 480 2160 2200 496 "c7" "" } { 1720 920 960 1736 "c7" "" } { 1720 24 64 1736 "c7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2913 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T3 " "Info: Pin T3 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T3 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 624 352 528 640 "T3" "" } { 608 856 904 624 "t3" "" } { 616 528 576 632 "t3" "" } { 432 -16 32 448 "t3" "" } { 1136 240 296 1152 "t3" "" } { 1464 208 264 1480 "t3" "" } { 1752 240 296 1768 "t3" "" } { 1552 232 288 1568 "t3" "" } { 720 2992 3048 736 "t3" "" } { 648 1776 1824 660 "t3" "" } { 696 1728 1776 708 "t3" "" } { 1736 904 960 1752 "t3" "" } { 1688 904 960 1704 "t3" "" } { 1096 904 952 1112 "t3" "" } { 1776 -72 -24 1792 "t3" "" } { 1296 976 1032 1312 "t3" "" } { 1248 984 1040 1264 "t3" "" } { 1200 888 944 1216 "t3" "" } { 440 2792 2848 456 "t3" "" } { 1392 2360 2416 1408 "t3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2914 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C6 " "Info: Pin C6 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { C6 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 472 2200 2376 488 "C6" "" } { 464 2160 2200 480 "c6" "" } { 1672 920 960 1688 "c6" "" } { 1064 992 1032 1080 "c6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2915 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T7 " "Info: Pin T7 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T7 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 688 352 528 704 "T7" "" } { 680 528 576 696 "t7" "" } { 1104 96 152 1120 "t7" "" } { 1360 3272 3328 1376 "t7" "" } { 1784 864 920 1800 "t7" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2916 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C8 " "Info: Pin C8 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { C8 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 504 2200 2376 520 "C8" "" } { 496 2160 2200 512 "c8" "" } { 1448 912 952 1464 "c8" "" } { 1704 1616 1656 1720 "c8" "" } { 664 1736 1776 680 "c8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2917 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C5 " "Info: Pin C5 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { C5 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 2200 2376 472 "C5" "" } { 448 2160 2200 464 "c5" "" } { 1416 912 952 1432 "c5" "" } { 1688 1616 1656 1700 "c5" "" } { 616 1784 1824 632 "c5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2918 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T5 " "Info: Pin T5 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T5 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 656 352 528 672 "T5" "" } { 648 528 576 664 "t5" "" } { 1496 904 952 1512 "t5" "" } { 1912 920 968 1928 "t5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2919 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Stop_cnt " "Info: Pin Stop_cnt not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { Stop_cnt } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 528 376 552 544 "Stop_cnt" "" } { 480 504 568 496 "stop_cnt" "" } { 520 320 376 536 "stop_cnt" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Stop_cnt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2921 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT " "Info: Pin HIT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { HIT } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1040 3336 3512 1056 "HIT" "" } { 1032 3512 3576 1048 "hit" "" } { 528 776 816 544 "hit" "" } { 448 -8 32 464 "hit" "" } { 528 -24 16 544 "hit" "" } { 920 976 1024 936 "hit" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2923 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T1 " "Info: Pin T1 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T1 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 592 352 528 608 "T1" "" } { 624 1008 1056 640 "t1" "" } { 584 528 576 600 "t1" "" } { 1352 368 416 1368 "t1" "" } { 1240 1672 1720 1256 "t1" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2924 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[12\] " "Info: Pin adr_C_r/w\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[12] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2717 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[11\] " "Info: Pin adr_C_r/w\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[11] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2718 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[10\] " "Info: Pin adr_C_r/w\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2719 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[9\] " "Info: Pin adr_C_r/w\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2720 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[8\] " "Info: Pin adr_C_r/w\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2721 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[7\] " "Info: Pin adr_C_r/w\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2722 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[6\] " "Info: Pin adr_C_r/w\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2723 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[5\] " "Info: Pin adr_C_r/w\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2724 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[4\] " "Info: Pin adr_C_r/w\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2725 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[3\] " "Info: Pin adr_C_r/w\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2726 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[2\] " "Info: Pin adr_C_r/w\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2727 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[1\] " "Info: Pin adr_C_r/w\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2728 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_C_r/w\[0\] " "Info: Pin adr_C_r/w\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_C_r/w[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 864 3736 3912 880 "adr_C_r/w\[12..0\]" "" } { 904 3512 3593 920 "adr_C_r/w\[12..0\]" "" } { 856 3672 3753 872 "adr_C_r/w\[12..0\]" "" } { 1224 3144 3233 1240 "adr_C_r/w\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_C_r/w[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2729 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_adr_ip " "Info: Pin en_adr_ip not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { en_adr_ip } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 680 1216 1392 696 "en_adr_ip" "" } { 672 1160 1217 688 "en_adr_ip" "" } { 840 2240 2297 856 "en_adr_ip" "" } { 1032 2240 2297 1048 "en_adr_ip" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { en_adr_ip } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2927 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start_alu " "Info: Pin start_alu not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { start_alu } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1912 1272 1448 1928 "start_alu" "" } { 776 3296 3348 792 "start_alu" "" } { 1904 1224 1276 1920 "start_alu" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_alu } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2932 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T6 " "Info: Pin T6 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T6 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 672 352 528 688 "T6" "" } { 664 528 576 680 "t6" "" } { 992 1632 1680 1008 "t6" "" } { 1960 920 968 1976 "t6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2933 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comm_alu\[2\] " "Info: Pin comm_alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { comm_alu[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1976 1584 1760 1992 "comm_alu\[2..0\]" "" } { 744 3272 3348 760 "comm_alu\[2..0\]" "" } { 1984 1496 1588 2004 "comm_alu\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { comm_alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2730 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comm_alu\[1\] " "Info: Pin comm_alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { comm_alu[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1976 1584 1760 1992 "comm_alu\[2..0\]" "" } { 744 3272 3348 760 "comm_alu\[2..0\]" "" } { 1984 1496 1588 2004 "comm_alu\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { comm_alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2731 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "comm_alu\[0\] " "Info: Pin comm_alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { comm_alu[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1976 1584 1760 1992 "comm_alu\[2..0\]" "" } { 744 3272 3348 760 "comm_alu\[2..0\]" "" } { 1984 1496 1588 2004 "comm_alu\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { comm_alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2732 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_reg " "Info: Pin r_reg not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { r_reg } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1208 1320 1496 1224 "r_reg" "" } { 400 3360 3400 416 "r_reg" "" } { 1200 1272 1320 1216 "r_reg" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2934 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUSH " "Info: Pin PUSH not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PUSH } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1048 1240 1416 1064 "PUSH" "" } { 616 3352 3400 632 "push" "" } { 1040 1144 1240 1056 "push" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2935 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_reg " "Info: Pin w_reg not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { w_reg } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1720 568 744 1736 "w_reg" "" } { 416 3352 3400 432 "w_reg" "" } { 1712 520 568 1728 "w_reg" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { w_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2939 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_REG\[2\] " "Info: Pin adr_REG\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_REG[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 328 1520 1696 344 "adr_REG\[2..0\]" "" } { 320 1456 1520 336 "adr_reg\[2..0\]" "" } { 224 2704 2766 240 "adr_reg\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_REG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2733 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_REG\[1\] " "Info: Pin adr_REG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_REG[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 328 1520 1696 344 "adr_REG\[2..0\]" "" } { 320 1456 1520 336 "adr_reg\[2..0\]" "" } { 224 2704 2766 240 "adr_reg\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_REG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2734 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_REG\[0\] " "Info: Pin adr_REG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_REG[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 328 1520 1696 344 "adr_REG\[2..0\]" "" } { 320 1456 1520 336 "adr_reg\[2..0\]" "" } { 224 2704 2766 240 "adr_reg\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_REG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2735 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flick_IP " "Info: Pin flick_IP not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { flick_IP } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1552 1616 1792 1568 "flick_IP" "" } { 896 1752 1816 912 "flick_IP" "" } { 1544 1544 1616 1560 "flick_IP" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { flick_IP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2944 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[12\] " "Info: Pin ADR_cosw\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[12] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2747 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[11\] " "Info: Pin ADR_cosw\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[11] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2748 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[10\] " "Info: Pin ADR_cosw\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2749 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[9\] " "Info: Pin ADR_cosw\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2750 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[8\] " "Info: Pin ADR_cosw\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2751 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[7\] " "Info: Pin ADR_cosw\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2752 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[6\] " "Info: Pin ADR_cosw\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2753 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[5\] " "Info: Pin ADR_cosw\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2754 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[4\] " "Info: Pin ADR_cosw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2755 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[3\] " "Info: Pin ADR_cosw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2756 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[2\] " "Info: Pin ADR_cosw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2757 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[1\] " "Info: Pin ADR_cosw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2758 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADR_cosw\[0\] " "Info: Pin ADR_cosw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADR_cosw[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1176 2944 3132 1192 "ADR_cosw\[12..0\]" "" } { 1384 2840 2913 1400 "adr_cosw\[1..0\]" "" } { 1280 2840 2919 1296 "adr_cosw\[12..2\]" "" } { 1296 2912 2932 1400 "adr_cosw\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_cosw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2759 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MISS " "Info: Pin MISS not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MISS } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1024 3336 3512 1040 "MISS" "" } { 1016 3512 3576 1032 "miss" "" } { 544 760 816 560 "miss" "" } { 480 72 128 496 "miss" "" } { 544 72 128 560 "miss" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2946 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T8 " "Info: Pin T8 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { T8 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 704 352 528 720 "T8" "" } { 696 528 576 712 "t8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { T8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2947 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ_CACHE " "Info: Pin READ_CACHE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { READ_CACHE } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1408 568 744 1424 "READ_CACHE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ_CACHE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2948 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE_CACHE " "Info: Pin WRITE_CACHE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WRITE_CACHE } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1136 568 744 1152 "WRITE_CACHE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE_CACHE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2949 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLICK_TWO_TACT " "Info: Pin CLICK_TWO_TACT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLICK_TWO_TACT } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 928 2392 2672 944 "CLICK_TWO_TACT" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLICK_TWO_TACT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2950 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bustri_data_cu " "Info: Pin bustri_data_cu not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { bustri_data_cu } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 656 3136 3312 672 "bustri_data_cu" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { bustri_data_cu } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2951 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POP4 " "Info: Pin POP4 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { POP4 } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1680 216 392 1696 "POP4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2952 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_RON\[2\] " "Info: Pin adr_RON\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_RON[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 320 3376 3552 336 "adr_RON\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_RON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2773 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_RON\[1\] " "Info: Pin adr_RON\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_RON[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 320 3376 3552 336 "adr_RON\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_RON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2774 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adr_RON\[0\] " "Info: Pin adr_RON\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adr_RON[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 320 3376 3552 336 "adr_RON\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adr_RON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2775 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[3\] " "Info: Pin COMMAND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 960 2408 2672 976 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2776 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[2\] " "Info: Pin COMMAND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 960 2408 2672 976 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2777 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[1\] " "Info: Pin COMMAND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 960 2408 2672 976 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2778 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[0\] " "Info: Pin COMMAND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 960 2408 2672 976 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2779 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[7\] " "Info: Pin COUNTER\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2780 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[6\] " "Info: Pin COUNTER\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2781 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[5\] " "Info: Pin COUNTER\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2782 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[4\] " "Info: Pin COUNTER\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2783 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[3\] " "Info: Pin COUNTER\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2784 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[2\] " "Info: Pin COUNTER\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2785 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[1\] " "Info: Pin COUNTER\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2786 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[0\] " "Info: Pin COUNTER\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 376 784 960 392 "COUNTER\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2787 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[10\] " "Info: Pin d_\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2788 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[9\] " "Info: Pin d_\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2789 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[8\] " "Info: Pin d_\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2790 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[7\] " "Info: Pin d_\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2791 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[6\] " "Info: Pin d_\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2792 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[5\] " "Info: Pin d_\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2793 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[4\] " "Info: Pin d_\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2794 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[3\] " "Info: Pin d_\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2795 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[2\] " "Info: Pin d_\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2796 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[1\] " "Info: Pin d_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2797 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d_\[0\] " "Info: Pin d_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { d_[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 784 3560 3736 800 "d_\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { d_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2798 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[10\] " "Info: Pin DFF0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2810 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[9\] " "Info: Pin DFF0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2811 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[8\] " "Info: Pin DFF0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2812 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[7\] " "Info: Pin DFF0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2813 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[6\] " "Info: Pin DFF0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2814 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[5\] " "Info: Pin DFF0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2815 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[4\] " "Info: Pin DFF0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2816 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[3\] " "Info: Pin DFF0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2817 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[2\] " "Info: Pin DFF0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2818 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[1\] " "Info: Pin DFF0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2819 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF0\[0\] " "Info: Pin DFF0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF0[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1128 2752 2928 1144 "DFF0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2820 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[10\] " "Info: Pin DFF1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2821 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[9\] " "Info: Pin DFF1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2822 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[8\] " "Info: Pin DFF1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2823 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[7\] " "Info: Pin DFF1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2824 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[6\] " "Info: Pin DFF1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2825 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[5\] " "Info: Pin DFF1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2826 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[4\] " "Info: Pin DFF1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2827 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[3\] " "Info: Pin DFF1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2828 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[2\] " "Info: Pin DFF1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2829 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[1\] " "Info: Pin DFF1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2830 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DFF1\[0\] " "Info: Pin DFF1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DFF1[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1160 2800 2976 1176 "DFF1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2831 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[12\] " "Info: Pin IP\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[12] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2832 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[11\] " "Info: Pin IP\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[11] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2833 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[10\] " "Info: Pin IP\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2834 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[9\] " "Info: Pin IP\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2835 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[8\] " "Info: Pin IP\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2836 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[7\] " "Info: Pin IP\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2837 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[6\] " "Info: Pin IP\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2838 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[5\] " "Info: Pin IP\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2839 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[4\] " "Info: Pin IP\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2840 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[3\] " "Info: Pin IP\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2841 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[2\] " "Info: Pin IP\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2842 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[1\] " "Info: Pin IP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2843 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IP\[0\] " "Info: Pin IP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { IP[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 712 2192 2368 728 "IP\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2844 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[10\] " "Info: Pin R0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2845 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[9\] " "Info: Pin R0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2846 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[8\] " "Info: Pin R0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2847 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[7\] " "Info: Pin R0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2848 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[6\] " "Info: Pin R0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2849 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[5\] " "Info: Pin R0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2850 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[4\] " "Info: Pin R0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2851 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[3\] " "Info: Pin R0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2852 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[2\] " "Info: Pin R0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2853 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[1\] " "Info: Pin R0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2854 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0\[0\] " "Info: Pin R0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R0[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 392 3600 3776 408 "R0\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2855 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[10\] " "Info: Pin R1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2856 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[9\] " "Info: Pin R1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2857 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[8\] " "Info: Pin R1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2858 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[7\] " "Info: Pin R1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2859 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[6\] " "Info: Pin R1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2860 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[5\] " "Info: Pin R1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2861 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[4\] " "Info: Pin R1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2862 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[3\] " "Info: Pin R1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2863 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[2\] " "Info: Pin R1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2864 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[1\] " "Info: Pin R1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2865 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1\[0\] " "Info: Pin R1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R1[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 408 3600 3776 424 "R1\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2866 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[10\] " "Info: Pin R2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2867 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[9\] " "Info: Pin R2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2868 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[8\] " "Info: Pin R2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2869 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[7\] " "Info: Pin R2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2870 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[6\] " "Info: Pin R2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2871 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[5\] " "Info: Pin R2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2872 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[4\] " "Info: Pin R2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2873 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[3\] " "Info: Pin R2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2874 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[2\] " "Info: Pin R2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2875 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[1\] " "Info: Pin R2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2876 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2\[0\] " "Info: Pin R2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R2[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 424 3600 3776 440 "R2\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2877 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[10\] " "Info: Pin R3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2878 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[9\] " "Info: Pin R3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2879 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[8\] " "Info: Pin R3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2880 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[7\] " "Info: Pin R3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2881 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[6\] " "Info: Pin R3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2882 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[5\] " "Info: Pin R3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2883 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[4\] " "Info: Pin R3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2884 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[3\] " "Info: Pin R3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2885 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[2\] " "Info: Pin R3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2886 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[1\] " "Info: Pin R3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2887 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3\[0\] " "Info: Pin R3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R3[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 3600 3776 456 "R3\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2888 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[10\] " "Info: Pin R4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[10] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2889 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[9\] " "Info: Pin R4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[9] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2890 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[8\] " "Info: Pin R4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[8] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2891 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[7\] " "Info: Pin R4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[7] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2892 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[6\] " "Info: Pin R4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[6] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2893 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[5\] " "Info: Pin R4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[5] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2894 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[4\] " "Info: Pin R4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[4] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2895 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[3\] " "Info: Pin R4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[3] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2896 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[2\] " "Info: Pin R4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[2] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2897 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[1\] " "Info: Pin R4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[1] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2898 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4\[0\] " "Info: Pin R4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R4[0] } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 456 3600 3776 472 "R4\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2899 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } { 760 3296 3344 776 "clk" "" } { 1272 2544 2592 1288 "clk" "" } { 1368 2544 2592 1384 "clk" "" } { 952 2984 3032 968 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2920 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HUI " "Info: Pin HUI not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { HUI } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 1304 1736 1904 1320 "HUI" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HUI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2931 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info: Destination node DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[10\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2680 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info: Destination node DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2681 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info: Destination node DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2682 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info: Destination node DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2683 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info: Destination node DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2684 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info: Destination node DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2685 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2688 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 84 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2551 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 84 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2553 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node lpm_counter5:inst9\|lpm_counter:lpm_counter_component\|cntr_9pi:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_9pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_9pi.tdf" 84 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_9pi:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2555 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "CU/CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/CU/CU.bdf" { { 440 1784 1952 456 "CLK" "" } { 432 3352 3400 448 "clk" "" } { 432 1952 2000 448 "clk" "" } { 1232 2048 2096 1248 "clk" "" } { 448 528 568 464 "clk" "" } { 936 3528 3576 952 "clk" "" } { 808 1904 1944 824 "clk" "" } { 600 3352 3400 616 "clk" "" } { 760 3296 3344 776 "clk" "" } { 1272 2544 2592 1288 "clk" "" } { 1368 2544 2592 1384 "clk" "" } { 952 2984 3032 968 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2920 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst8\|RAM:inst\|inst6  " "Info: Automatically promoted node MEMORY:inst8\|RAM:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|RAM:inst|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2185 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst8\|ROM:inst1\|inst2  " "Info: Automatically promoted node MEMORY:inst8\|ROM:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|ROM:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2210 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst8\|ROM:inst1\|inst3  " "Info: Automatically promoted node MEMORY:inst8\|ROM:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst8|ROM:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2212 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "219 unused 3.3V 1 218 0 " "Info: Number of I/O pins in group: 219 (unused VREF, 3.3V VCCIO, 1 input, 218 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.659 ns register register " "Info: Estimated most critical path is register to register delay of 21.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LAB_X9_Y13 27 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y13; Fanout = 27; REG Node = 'DECODE_COMMAND:inst72\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.272 ns) 1.027 ns DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0 2 COMB LAB_X6_Y9 3 " "Info: 2: + IC(0.755 ns) + CELL(0.272 ns) = 1.027 ns; Loc. = LAB_X6_Y9; Fanout = 3; COMB Node = 'DECODE_COMMAND:inst72\|busmux:inst23\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] DECODE_COMMAND:inst72|busmux:inst23|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.272 ns) 2.080 ns lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[10\]~4 3 COMB LAB_X10_Y13 1 " "Info: 3: + IC(0.781 ns) + CELL(0.272 ns) = 2.080 ns; Loc. = LAB_X10_Y13; Fanout = 1; COMB Node = 'lpm_bustri4:inst23\|lpm_bustri:lpm_bustri_component\|dout\[10\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { DECODE_COMMAND:inst72|busmux:inst23|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[10]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 2.481 ns busmux:inst101\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0 4 COMB LAB_X10_Y13 16 " "Info: 4: + IC(0.023 ns) + CELL(0.378 ns) = 2.481 ns; Loc. = LAB_X10_Y13; Fanout = 16; COMB Node = 'busmux:inst101\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[10]~4 busmux:inst101|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 2.882 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0 5 COMB LAB_X10_Y13 64 " "Info: 5: + IC(0.023 ns) + CELL(0.378 ns) = 2.882 ns; Loc. = LAB_X10_Y13; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w10_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { busmux:inst101|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.378 ns) 3.708 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 6 COMB LAB_X9_Y9 1 " "Info: 6: + IC(0.448 ns) + CELL(0.378 ns) = 3.708 ns; Loc. = LAB_X9_Y9; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.053 ns) 5.207 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 7 COMB LAB_X22_Y13 1 " "Info: 7: + IC(1.446 ns) + CELL(0.053 ns) = 5.207 ns; Loc. = LAB_X22_Y13; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst1\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.378 ns) 6.849 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 8 COMB LAB_X27_Y4 1 " "Info: 8: + IC(1.264 ns) + CELL(0.378 ns) = 6.849 ns; Loc. = LAB_X27_Y4; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.378 ns) 8.760 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 9 COMB LAB_X18_Y16 1 " "Info: 9: + IC(1.533 ns) + CELL(0.378 ns) = 8.760 ns; Loc. = LAB_X18_Y16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 9.161 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 10 COMB LAB_X18_Y16 10 " "Info: 10: + IC(0.023 ns) + CELL(0.378 ns) = 9.161 ns; Loc. = LAB_X18_Y16; Fanout = 10; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.053 ns) 10.641 ns CACHE:inst\|inst24~0 11 COMB LAB_X6_Y19 19 " "Info: 11: + IC(1.427 ns) + CELL(0.053 ns) = 10.641 ns; Loc. = LAB_X6_Y19; Fanout = 19; COMB Node = 'CACHE:inst\|inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|inst24~0 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1256 -96 -32 1304 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.272 ns) 11.985 ns CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\] 12 COMB LAB_X3_Y11 6 " "Info: 12: + IC(1.072 ns) + CELL(0.272 ns) = 11.985 ns; Loc. = LAB_X3_Y11; Fanout = 6; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode58w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.344 ns" { CACHE:inst|inst24~0 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_5sf.tdf" 38 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.357 ns) 14.373 ns CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst6\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w1_n0_mux_dataout~1 13 COMB LAB_X31_Y7 1 " "Info: 13: + IC(2.031 ns) + CELL(0.357 ns) = 14.373 ns; Loc. = LAB_X31_Y7; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst6\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w1_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.388 ns" { CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3] CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_onc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_onc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.272 ns) 16.187 ns CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w1_n0_mux_dataout~1 14 COMB LAB_X18_Y15 2 " "Info: 14: + IC(1.542 ns) + CELL(0.272 ns) = 16.187 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w1_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_b4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_b4e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 16.588 ns CACHE:inst\|Banks_Memory:inst6\|lpm_decode3:inst19\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~0 15 COMB LAB_X18_Y15 256 " "Info: 15: + IC(0.247 ns) + CELL(0.154 ns) = 16.588 ns; Loc. = LAB_X18_Y15; Fanout = 256; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_decode3:inst19\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0 } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_0sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(0.053 ns) 18.173 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\] 16 COMB LAB_X10_Y7 17 " "Info: 16: + IC(1.532 ns) + CELL(0.053 ns) = 18.173 ns; Loc. = LAB_X10_Y7; Fanout = 17; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode179w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 42 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.740 ns) + CELL(0.746 ns) 21.659 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff3:inst32\|lpm_ff:lpm_ff_component\|dffs\[3\] 17 REG LAB_X37_Y20 1 " "Info: 17: + IC(2.740 ns) + CELL(0.746 ns) = 21.659 ns; Loc. = LAB_X37_Y20; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff3:inst32\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.486 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff3:inst32|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.772 ns ( 22.03 % ) " "Info: Total cell delay = 4.772 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.887 ns ( 77.97 % ) " "Info: Total interconnect delay = 16.887 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.659 ns" { DECODE_COMMAND:inst72|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[8] DECODE_COMMAND:inst72|busmux:inst23|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 lpm_bustri4:inst23|lpm_bustri:lpm_bustri_component|dout[10]~4 busmux:inst101|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w10_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst1|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst13|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|inst24~0 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode58w[3] CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst6|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode179w[3] CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff3:inst32|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 29167 " "Info: 1 (of 29167) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "24 " "Info: Average interconnect usage is 24% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 35% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Info: Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "218 " "Warning: Found 218 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[10\] 0 " "Info: Pin \"OPERAND\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[9\] 0 " "Info: Pin \"OPERAND\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[8\] 0 " "Info: Pin \"OPERAND\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[7\] 0 " "Info: Pin \"OPERAND\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[6\] 0 " "Info: Pin \"OPERAND\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[5\] 0 " "Info: Pin \"OPERAND\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[4\] 0 " "Info: Pin \"OPERAND\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[3\] 0 " "Info: Pin \"OPERAND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[2\] 0 " "Info: Pin \"OPERAND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[1\] 0 " "Info: Pin \"OPERAND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[0\] 0 " "Info: Pin \"OPERAND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[12\] 0 " "Info: Pin \"ADDRESS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[11\] 0 " "Info: Pin \"ADDRESS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[10\] 0 " "Info: Pin \"ADDRESS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[9\] 0 " "Info: Pin \"ADDRESS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[8\] 0 " "Info: Pin \"ADDRESS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[7\] 0 " "Info: Pin \"ADDRESS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[6\] 0 " "Info: Pin \"ADDRESS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[5\] 0 " "Info: Pin \"ADDRESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[4\] 0 " "Info: Pin \"ADDRESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Info: Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Info: Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Info: Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Info: Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[10\] 0 " "Info: Pin \"DATA_BUS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[9\] 0 " "Info: Pin \"DATA_BUS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[8\] 0 " "Info: Pin \"DATA_BUS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[7\] 0 " "Info: Pin \"DATA_BUS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[6\] 0 " "Info: Pin \"DATA_BUS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[5\] 0 " "Info: Pin \"DATA_BUS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[4\] 0 " "Info: Pin \"DATA_BUS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[3\] 0 " "Info: Pin \"DATA_BUS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[2\] 0 " "Info: Pin \"DATA_BUS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[1\] 0 " "Info: Pin \"DATA_BUS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_BUS\[0\] 0 " "Info: Pin \"DATA_BUS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[2\] 0 " "Info: Pin \"RON_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[1\] 0 " "Info: Pin \"RON_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[0\] 0 " "Info: Pin \"RON_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[2\] 0 " "Info: Pin \"RON_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[1\] 0 " "Info: Pin \"RON_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[0\] 0 " "Info: Pin \"RON_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TWO_TACT 0 " "Info: Pin \"TWO_TACT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DECODE 0 " "Info: Pin \"DECODE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T2 0 " "Info: Pin \"T2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_cnt 0 " "Info: Pin \"reset_cnt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T4 0 " "Info: Pin \"T4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C7 0 " "Info: Pin \"C7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T3 0 " "Info: Pin \"T3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C6 0 " "Info: Pin \"C6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T7 0 " "Info: Pin \"T7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C8 0 " "Info: Pin \"C8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C5 0 " "Info: Pin \"C5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T5 0 " "Info: Pin \"T5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Stop_cnt 0 " "Info: Pin \"Stop_cnt\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HIT 0 " "Info: Pin \"HIT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T1 0 " "Info: Pin \"T1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[12\] 0 " "Info: Pin \"adr_C_r/w\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[11\] 0 " "Info: Pin \"adr_C_r/w\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[10\] 0 " "Info: Pin \"adr_C_r/w\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[9\] 0 " "Info: Pin \"adr_C_r/w\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[8\] 0 " "Info: Pin \"adr_C_r/w\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[7\] 0 " "Info: Pin \"adr_C_r/w\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[6\] 0 " "Info: Pin \"adr_C_r/w\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[5\] 0 " "Info: Pin \"adr_C_r/w\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[4\] 0 " "Info: Pin \"adr_C_r/w\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[3\] 0 " "Info: Pin \"adr_C_r/w\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[2\] 0 " "Info: Pin \"adr_C_r/w\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[1\] 0 " "Info: Pin \"adr_C_r/w\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_C_r/w\[0\] 0 " "Info: Pin \"adr_C_r/w\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "en_adr_ip 0 " "Info: Pin \"en_adr_ip\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "start_alu 0 " "Info: Pin \"start_alu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T6 0 " "Info: Pin \"T6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comm_alu\[2\] 0 " "Info: Pin \"comm_alu\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comm_alu\[1\] 0 " "Info: Pin \"comm_alu\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "comm_alu\[0\] 0 " "Info: Pin \"comm_alu\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_reg 0 " "Info: Pin \"r_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PUSH 0 " "Info: Pin \"PUSH\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_reg 0 " "Info: Pin \"w_reg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_REG\[2\] 0 " "Info: Pin \"adr_REG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_REG\[1\] 0 " "Info: Pin \"adr_REG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_REG\[0\] 0 " "Info: Pin \"adr_REG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flick_IP 0 " "Info: Pin \"flick_IP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[12\] 0 " "Info: Pin \"ADR_cosw\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[11\] 0 " "Info: Pin \"ADR_cosw\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[10\] 0 " "Info: Pin \"ADR_cosw\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[9\] 0 " "Info: Pin \"ADR_cosw\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[8\] 0 " "Info: Pin \"ADR_cosw\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[7\] 0 " "Info: Pin \"ADR_cosw\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[6\] 0 " "Info: Pin \"ADR_cosw\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[5\] 0 " "Info: Pin \"ADR_cosw\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[4\] 0 " "Info: Pin \"ADR_cosw\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[3\] 0 " "Info: Pin \"ADR_cosw\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[2\] 0 " "Info: Pin \"ADR_cosw\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[1\] 0 " "Info: Pin \"ADR_cosw\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADR_cosw\[0\] 0 " "Info: Pin \"ADR_cosw\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MISS 0 " "Info: Pin \"MISS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "T8 0 " "Info: Pin \"T8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READ_CACHE 0 " "Info: Pin \"READ_CACHE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WRITE_CACHE 0 " "Info: Pin \"WRITE_CACHE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLICK_TWO_TACT 0 " "Info: Pin \"CLICK_TWO_TACT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bustri_data_cu 0 " "Info: Pin \"bustri_data_cu\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "POP4 0 " "Info: Pin \"POP4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_RON\[2\] 0 " "Info: Pin \"adr_RON\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_RON\[1\] 0 " "Info: Pin \"adr_RON\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adr_RON\[0\] 0 " "Info: Pin \"adr_RON\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[3\] 0 " "Info: Pin \"COMMAND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[2\] 0 " "Info: Pin \"COMMAND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[1\] 0 " "Info: Pin \"COMMAND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[0\] 0 " "Info: Pin \"COMMAND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[7\] 0 " "Info: Pin \"COUNTER\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[6\] 0 " "Info: Pin \"COUNTER\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[5\] 0 " "Info: Pin \"COUNTER\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[4\] 0 " "Info: Pin \"COUNTER\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[3\] 0 " "Info: Pin \"COUNTER\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[2\] 0 " "Info: Pin \"COUNTER\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[1\] 0 " "Info: Pin \"COUNTER\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUNTER\[0\] 0 " "Info: Pin \"COUNTER\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[10\] 0 " "Info: Pin \"d_\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[9\] 0 " "Info: Pin \"d_\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[8\] 0 " "Info: Pin \"d_\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[7\] 0 " "Info: Pin \"d_\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[6\] 0 " "Info: Pin \"d_\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[5\] 0 " "Info: Pin \"d_\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[4\] 0 " "Info: Pin \"d_\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[3\] 0 " "Info: Pin \"d_\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[2\] 0 " "Info: Pin \"d_\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[1\] 0 " "Info: Pin \"d_\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d_\[0\] 0 " "Info: Pin \"d_\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[10\] 0 " "Info: Pin \"DFF0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[9\] 0 " "Info: Pin \"DFF0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[8\] 0 " "Info: Pin \"DFF0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[7\] 0 " "Info: Pin \"DFF0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[6\] 0 " "Info: Pin \"DFF0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[5\] 0 " "Info: Pin \"DFF0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[4\] 0 " "Info: Pin \"DFF0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[3\] 0 " "Info: Pin \"DFF0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[2\] 0 " "Info: Pin \"DFF0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[1\] 0 " "Info: Pin \"DFF0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF0\[0\] 0 " "Info: Pin \"DFF0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[10\] 0 " "Info: Pin \"DFF1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[9\] 0 " "Info: Pin \"DFF1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[8\] 0 " "Info: Pin \"DFF1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[7\] 0 " "Info: Pin \"DFF1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[6\] 0 " "Info: Pin \"DFF1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[5\] 0 " "Info: Pin \"DFF1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[4\] 0 " "Info: Pin \"DFF1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[3\] 0 " "Info: Pin \"DFF1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[2\] 0 " "Info: Pin \"DFF1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[1\] 0 " "Info: Pin \"DFF1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DFF1\[0\] 0 " "Info: Pin \"DFF1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[12\] 0 " "Info: Pin \"IP\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[11\] 0 " "Info: Pin \"IP\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[10\] 0 " "Info: Pin \"IP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[9\] 0 " "Info: Pin \"IP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[8\] 0 " "Info: Pin \"IP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[7\] 0 " "Info: Pin \"IP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[6\] 0 " "Info: Pin \"IP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[5\] 0 " "Info: Pin \"IP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[4\] 0 " "Info: Pin \"IP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[3\] 0 " "Info: Pin \"IP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[2\] 0 " "Info: Pin \"IP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[1\] 0 " "Info: Pin \"IP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IP\[0\] 0 " "Info: Pin \"IP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[10\] 0 " "Info: Pin \"R0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[9\] 0 " "Info: Pin \"R0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[8\] 0 " "Info: Pin \"R0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[7\] 0 " "Info: Pin \"R0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[6\] 0 " "Info: Pin \"R0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[5\] 0 " "Info: Pin \"R0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[4\] 0 " "Info: Pin \"R0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[3\] 0 " "Info: Pin \"R0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[2\] 0 " "Info: Pin \"R0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[1\] 0 " "Info: Pin \"R0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R0\[0\] 0 " "Info: Pin \"R0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[10\] 0 " "Info: Pin \"R1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[9\] 0 " "Info: Pin \"R1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[8\] 0 " "Info: Pin \"R1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[7\] 0 " "Info: Pin \"R1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[6\] 0 " "Info: Pin \"R1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[5\] 0 " "Info: Pin \"R1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[4\] 0 " "Info: Pin \"R1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[3\] 0 " "Info: Pin \"R1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[2\] 0 " "Info: Pin \"R1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[1\] 0 " "Info: Pin \"R1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R1\[0\] 0 " "Info: Pin \"R1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[10\] 0 " "Info: Pin \"R2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[9\] 0 " "Info: Pin \"R2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[8\] 0 " "Info: Pin \"R2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[7\] 0 " "Info: Pin \"R2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[6\] 0 " "Info: Pin \"R2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[5\] 0 " "Info: Pin \"R2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[4\] 0 " "Info: Pin \"R2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[3\] 0 " "Info: Pin \"R2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[2\] 0 " "Info: Pin \"R2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[1\] 0 " "Info: Pin \"R2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R2\[0\] 0 " "Info: Pin \"R2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[10\] 0 " "Info: Pin \"R3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[9\] 0 " "Info: Pin \"R3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[8\] 0 " "Info: Pin \"R3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[7\] 0 " "Info: Pin \"R3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[6\] 0 " "Info: Pin \"R3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[5\] 0 " "Info: Pin \"R3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[4\] 0 " "Info: Pin \"R3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[3\] 0 " "Info: Pin \"R3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[2\] 0 " "Info: Pin \"R3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[1\] 0 " "Info: Pin \"R3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R3\[0\] 0 " "Info: Pin \"R3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[10\] 0 " "Info: Pin \"R4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[9\] 0 " "Info: Pin \"R4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[8\] 0 " "Info: Pin \"R4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[7\] 0 " "Info: Pin \"R4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[6\] 0 " "Info: Pin \"R4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[5\] 0 " "Info: Pin \"R4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[4\] 0 " "Info: Pin \"R4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[3\] 0 " "Info: Pin \"R4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[2\] 0 " "Info: Pin \"R4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[1\] 0 " "Info: Pin \"R4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R4\[0\] 0 " "Info: Pin \"R4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 04:38:10 2019 " "Info: Processing ended: Wed May 15 04:38:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Info: Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Info: Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
