// Seed: 3632389565
module module_0 (
    input wand id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wand id_3,
    output supply1 id_4,
    output tri0 id_5
);
  assign id_5 = id_3;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd47,
    parameter id_4 = 32'd38,
    parameter id_6 = 32'd59
) (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input tri0 _id_3,
    input tri1 _id_4,
    output wire id_5,
    input tri1 _id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    inout supply1 id_10
);
  wire id_12;
  supply1 [id_3  >>  id_6 : id_4] id_13 = 1'd0;
  wire id_14 = id_14;
  logic [7:0][1 : ""] \id_15 = \id_15 [1'b0];
  module_0 modCall_1 (
      id_9,
      id_1,
      id_8,
      id_0,
      id_5,
      id_2
  );
endmodule
