# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 09:53:06 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 09:53:44 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 09:53:44 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:53:45 on Jul 24,2025, Elapsed time: 0:00:39
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 09:53:45 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:00:20 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:00:20 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:00:21 on Jul 24,2025, Elapsed time: 0:06:36
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:00:21 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:08:54 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:08:54 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:08:55 on Jul 24,2025, Elapsed time: 0:08:34
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:08:55 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:09:29 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:09:29 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:09:30 on Jul 24,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:09:30 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:10:38 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:10:38 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:10:39 on Jul 24,2025, Elapsed time: 0:01:09
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:10:39 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:11:02 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:11:02 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:11:03 on Jul 24,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:11:03 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:11:55 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:11:55 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:11:56 on Jul 24,2025, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:11:56 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:15:32 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:15:32 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:15:33 on Jul 24,2025, Elapsed time: 0:03:37
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:15:33 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:16:58 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:16:58 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:16:59 on Jul 24,2025, Elapsed time: 0:01:26
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:16:59 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(87)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 87
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:20:03 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	tap_controller_new
# 	testbench
# End time: 10:20:03 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:20:08 on Jul 24,2025, Elapsed time: 0:03:09
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:20:08 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error: tb_tap_controller.sv(27): Module 'tap_controller' is not defined.
#  For instance 'dut' at path 'testbench'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./tap_controller_new.do PAUSED at line 20
do tap_controller_new.do
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:20:21 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller_new.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:20:22 on Jul 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:20:08 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller_new(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=2.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller_new(fast)
# ** Note: $finish    : tb_tap_controller_new.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller_new.sv line 85
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:23:00 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller_new.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:23:00 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:23:02 on Jul 24,2025, Elapsed time: 0:02:54
# Errors: 1, Warnings: 2
# vsim -voptargs="+acc" work.testbench 
# Start time: 10:23:02 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller_new(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller_new(fast)
# ** Note: $finish    : tb_tap_controller_new.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller_new.sv line 85
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:29:57 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller_new.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:29:57 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:29:59 on Jul 24,2025, Elapsed time: 0:06:57
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 10:29:59 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller_new(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller_new(fast)
# ** Note: $finish    : tb_tap_controller_new.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller_new.sv line 85
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:30:11 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller_new.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:30:11 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:30:12 on Jul 24,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 10:30:12 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller_new(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller_new(fast)
# ** Note: $finish    : tb_tap_controller_new.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller_new.sv line 85
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:30:58 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller_new.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:30:58 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:31:00 on Jul 24,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.testbench 
# Start time: 10:31:00 on Jul 24,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller_new(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller_new(fast)
# ** Note: $finish    : tb_tap_controller_new.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller_new.sv line 85
do tap_controller.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:31:53 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:31:53 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:31:54 on Jul 24,2025, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:31:54 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 85
do tap_controller.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:33:06 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:33:06 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:33:10 on Jul 24,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:33:10 on Jul 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 85
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:33:20 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller_new.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:33:20 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:33:21 on Jul 24,2025, Elapsed time: 0:00:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 10:33:21 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller_new(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller_new(fast)
# ** Note: $finish    : tb_tap_controller_new.sv(86)
#    Time: 575 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller_new.sv line 86
do tap_controller.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 10:50:54 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:50:54 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:50:56 on Jul 24,2025, Elapsed time: 0:17:35
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 10:50:56 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 85
#  Trace back: grab failed: window not viewable
#     while executing
# "grab -global $menu"
#     (procedure "tk::MenuButtonDown" line 39)
#     invoked from within
# "tk::MenuButtonDown .main_pane.wave.#main_pane#wave#mBar"
#     (command bound to event)
#    <2:/opt/ModelSim/questasim/linux_x86_64/tk8.6/bgerror.tcl:106: ::tkerror {grab failed: window not viewable}
#    <1:eval:1: ::tk::dialog::error::bgerror {grab failed: window not viewable}
#  Trace back: grab failed: window not viewable
#     while executing
# "grab -global $menu"
#     (procedure "tk::MenuButtonDown" line 39)
#     invoked from within
# "tk::MenuButtonDown .main_pane.wave.#main_pane#wave#mBar"
#     (command bound to event)
#    <2:/opt/ModelSim/questasim/linux_x86_64/tk8.6/bgerror.tcl:106: ::tkerror {grab failed: window not viewable}
#    <1:/mtitcl/vsim/vsimcmd.tc_:1194: ::tk::dialog::error::bgerror {grab failed: window not viewable}
#  Trace back: grab failed: window not viewable
#     while executing
# "grab -global $menu"
#     (procedure "tk::MenuButtonDown" line 39)
#     invoked from within
# "tk::MenuButtonDown .main_pane.wave.#main_pane#wave#mBar"
#     (command bound to event)
#    <2:/opt/ModelSim/questasim/linux_x86_64/tk8.6/bgerror.tcl:106: ::tkerror {grab failed: window not viewable}
#    <1:/mtitcl/vsim/vsimcmd.tc_:1194: ::tk::dialog::error::bgerror {grab failed: window not viewable}
#  Trace back: grab failed: window not viewable
#     while executing
# "grab -global $menu"
#     (procedure "tk::MenuButtonDown" line 39)
#     invoked from within
# "tk::MenuButtonDown .main_pane.wave.#main_pane#wave#mBar"
#     (command bound to event)
#    <2:/opt/ModelSim/questasim/linux_x86_64/tk8.6/bgerror.tcl:106: ::tkerror {grab failed: window not viewable}
#    <1:/mtitcl/vsim/vsimcmd.tc_:1194: ::tk::dialog::error::bgerror {grab failed: window not viewable}
#  Trace back: grab failed: window not viewable
#     while executing
# "grab -global $menu"
#     (procedure "tk::MenuButtonDown" line 39)
#     invoked from within
# "tk::MenuButtonDown .main_pane.wave.#main_pane#wave#mBar"
#     (command bound to event)
#    <2:/opt/ModelSim/questasim/linux_x86_64/tk8.6/bgerror.tcl:106: ::tkerror {grab failed: window not viewable}
#    <1:/mtitcl/vsim/vsimcmd.tc_:1194: ::tk::dialog::error::bgerror {grab failed: window not viewable}
do tap_controller.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 11:37:56 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller.sv tb_tap_controller.sv 
# -- Compiling module tap_controller
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:37:56 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:37:57 on Jul 24,2025, Elapsed time: 0:47:01
# Errors: 0, Warnings: 1
# vsim "+nowarn3829" -error 3015 -voptargs="+acc" -l transcript.txt work.testbench 
# Start time: 11:37:57 on Jul 24,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller(fast)
# ** Note: $finish    : tb_tap_controller.sv(85)
#    Time: 565 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller.sv line 85
do tap_controller_new.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@iq9.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2023.4_3 Compiler 2024.02 Feb 17 2024
# Start time: 11:38:12 on Jul 24,2025
# vlog -reportprogress 300 ../RTL/tap_controller_new.sv tb_tap_controller_new.sv 
# -- Compiling module tap_controller_new
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:38:12 on Jul 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:38:13 on Jul 24,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench 
# Start time: 11:38:13 on Jul 24,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "tap_controller_new(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.tap_controller_new(fast)
# ** Note: $finish    : tb_tap_controller_new.sv(86)
#    Time: 575 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at tb_tap_controller_new.sv line 86
# End time: 11:43:13 on Jul 24,2025, Elapsed time: 0:05:00
# Errors: 0, Warnings: 1
