--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1129808344 paths analyzed, 19419 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.965ns.
--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.533ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y37.B6        net (fanout=2)        0.771   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A6        net (fanout=1)        0.278   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X54Y47.A6        net (fanout=125)      0.525   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X54Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.749   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.533ns (3.279ns logic, 6.254ns route)
                                                         (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.532ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y37.B6        net (fanout=2)        0.771   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A6        net (fanout=1)        0.278   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.A6        net (fanout=125)      0.513   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=15)       0.760   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.532ns (3.279ns logic, 6.253ns route)
                                                         (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.345ns (Levels of Logic = 19)
  Clock Path Skew:      -0.370ns (1.242 - 1.612)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL13 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X34Y44.B6      net (fanout=1)        0.703   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(13)
    SLICE_X34Y44.B       Tilo                  0.094   N2463
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(13)_SW4
    SLICE_X42Y40.A3      net (fanout=1)        0.973   N2439
    SLICE_X42Y40.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(16)
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(13)
    SLICE_X49Y42.B1      net (fanout=4)        1.342   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(13)
    SLICE_X49Y42.COUT    Topcyb                0.501   cpus[0].u0/cpu_0/memUnit/memory_access_go_flag
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(13)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X48Y41.B2      net (fanout=1)        1.041   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(25)
    SLICE_X48Y41.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(25)1
    SLICE_X50Y47.C2      net (fanout=4)        1.699   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
    SLICE_X50Y47.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A4      net (fanout=1)        0.847   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(11)_bdd53
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X51Y61.A6      net (fanout=50)       0.762   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X51Y61.A       Tilo                  0.094   N2297
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)411
    SLICE_X48Y61.A1      net (fanout=4)        0.914   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd88
    SLICE_X48Y61.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(14)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)41
    SLICE_X47Y57.B3      net (fanout=4)        1.350   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)_bdd12
    SLICE_X47Y57.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)21
    SLICE_X45Y50.D3      net (fanout=2)        0.945   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd5
    SLICE_X45Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)121
    SLICE_X45Y43.C4      net (fanout=1)        0.832   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
    SLICE_X45Y43.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132
    SLICE_X49Y47.D2      net (fanout=2)        1.364   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(17)
    SLICE_X49Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A1      net (fanout=1)        0.848   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B6      net (fanout=1)        0.481   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476_SW0
    SLICE_X50Y42.A5      net (fanout=1)        0.245   N3297
    SLICE_X50Y42.CLK     Tas                   0.026   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.345ns (4.864ns logic, 14.481ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.528ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y38.D6        net (fanout=2)        0.902   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y38.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C6        net (fanout=1)        0.139   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X54Y47.A6        net (fanout=125)      0.525   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X54Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.749   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.528ns (3.279ns logic, 6.249ns route)
                                                         (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.527ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y38.D6        net (fanout=2)        0.902   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y38.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C6        net (fanout=1)        0.139   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.A6        net (fanout=125)      0.513   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=15)       0.760   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.527ns (3.279ns logic, 6.248ns route)
                                                         (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.521ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y37.B6        net (fanout=2)        0.771   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A6        net (fanout=1)        0.278   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.B6        net (fanout=125)      0.516   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y9.ADDRAL13   net (fanout=15)       0.746   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.521ns (3.279ns logic, 6.242ns route)
                                                         (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y38.D6        net (fanout=2)        0.902   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y38.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C6        net (fanout=1)        0.139   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.B6        net (fanout=125)      0.516   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y9.ADDRAL13   net (fanout=15)       0.746   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.516ns (3.279ns logic, 6.237ns route)
                                                         (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  0.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.326ns (Levels of Logic = 20)
  Clock Path Skew:      -0.370ns (1.242 - 1.612)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL10 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X34Y41.C6      net (fanout=1)        0.829   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(10)
    SLICE_X34Y41.C       Tilo                  0.094   N2527
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(10)_SW4
    SLICE_X43Y41.C3      net (fanout=1)        1.033   N2415
    SLICE_X43Y41.C       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_3_27
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(10)
    SLICE_X49Y41.C5      net (fanout=4)        1.111   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(10)
    SLICE_X49Y41.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(10)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/memUnit/memory_access_go_flag
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X48Y41.B2      net (fanout=1)        1.041   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(25)
    SLICE_X48Y41.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(25)1
    SLICE_X50Y47.C2      net (fanout=4)        1.699   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
    SLICE_X50Y47.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A4      net (fanout=1)        0.847   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(11)_bdd53
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X51Y61.A6      net (fanout=50)       0.762   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X51Y61.A       Tilo                  0.094   N2297
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)411
    SLICE_X48Y61.A1      net (fanout=4)        0.914   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd88
    SLICE_X48Y61.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(14)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)41
    SLICE_X47Y57.B3      net (fanout=4)        1.350   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)_bdd12
    SLICE_X47Y57.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)21
    SLICE_X45Y50.D3      net (fanout=2)        0.945   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd5
    SLICE_X45Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)121
    SLICE_X45Y43.C4      net (fanout=1)        0.832   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
    SLICE_X45Y43.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132
    SLICE_X49Y47.D2      net (fanout=2)        1.364   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(17)
    SLICE_X49Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A1      net (fanout=1)        0.848   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B6      net (fanout=1)        0.481   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476_SW0
    SLICE_X50Y42.A5      net (fanout=1)        0.245   N3297
    SLICE_X50Y42.CLK     Tas                   0.026   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.326ns (4.890ns logic, 14.436ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.321ns (Levels of Logic = 17)
  Clock Path Skew:      -0.370ns (1.242 - 1.612)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOBDOL15 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X38Y41.D6      net (fanout=1)        0.895   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(31)
    SLICE_X38Y41.D       Tilo                  0.094   N2551
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(31)_SW4
    SLICE_X45Y32.A3      net (fanout=2)        1.120   N2551
    SLICE_X45Y32.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(20)24
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(31)
    SLICE_X53Y46.B6      net (fanout=5)        1.346   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(31)
    SLICE_X53Y46.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_3_and0003
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_and00031
    SLICE_X53Y47.A4      net (fanout=5)        0.525   cpus[0].u0/cpu_0/exeUnit/B_internal_3_and0003
    SLICE_X53Y47.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)951
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(0)21
    SLICE_X48Y41.B3      net (fanout=34)       1.005   cpus[0].u0/cpu_0/exeUnit/N220
    SLICE_X48Y41.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(25)1
    SLICE_X50Y47.C2      net (fanout=4)        1.699   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
    SLICE_X50Y47.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A4      net (fanout=1)        0.847   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(11)_bdd53
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X51Y61.A6      net (fanout=50)       0.762   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X51Y61.A       Tilo                  0.094   N2297
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)411
    SLICE_X48Y61.A1      net (fanout=4)        0.914   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd88
    SLICE_X48Y61.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(14)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)41
    SLICE_X47Y57.B3      net (fanout=4)        1.350   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)_bdd12
    SLICE_X47Y57.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)21
    SLICE_X45Y50.D3      net (fanout=2)        0.945   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd5
    SLICE_X45Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)121
    SLICE_X45Y43.C4      net (fanout=1)        0.832   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
    SLICE_X45Y43.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132
    SLICE_X49Y47.D2      net (fanout=2)        1.364   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(17)
    SLICE_X49Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A1      net (fanout=1)        0.848   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B6      net (fanout=1)        0.481   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476_SW0
    SLICE_X50Y42.A5      net (fanout=1)        0.245   N3297
    SLICE_X50Y42.CLK     Tas                   0.026   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.321ns (4.008ns logic, 15.313ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.306ns (Levels of Logic = 21)
  Clock Path Skew:      -0.370ns (1.242 - 1.612)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL7  Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X34Y42.D6      net (fanout=1)        0.830   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(7)
    SLICE_X34Y42.D       Tilo                  0.094   N2391
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(7)_SW4
    SLICE_X45Y36.A2      net (fanout=1)        1.144   N2391
    SLICE_X45Y36.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(6)35
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(7)
    SLICE_X49Y40.D5      net (fanout=4)        0.906   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(7)
    SLICE_X49Y40.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
    SLICE_X49Y41.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(7)
    SLICE_X49Y41.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_7
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/memUnit/memory_access_go_flag
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X48Y41.B2      net (fanout=1)        1.041   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(25)
    SLICE_X48Y41.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(25)1
    SLICE_X50Y47.C2      net (fanout=4)        1.699   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
    SLICE_X50Y47.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A4      net (fanout=1)        0.847   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(11)_bdd53
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X51Y61.A6      net (fanout=50)       0.762   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X51Y61.A       Tilo                  0.094   N2297
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)411
    SLICE_X48Y61.A1      net (fanout=4)        0.914   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd88
    SLICE_X48Y61.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(14)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)41
    SLICE_X47Y57.B3      net (fanout=4)        1.350   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)_bdd12
    SLICE_X47Y57.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)21
    SLICE_X45Y50.D3      net (fanout=2)        0.945   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd5
    SLICE_X45Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)121
    SLICE_X45Y43.C4      net (fanout=1)        0.832   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
    SLICE_X45Y43.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132
    SLICE_X49Y47.D2      net (fanout=2)        1.364   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(17)
    SLICE_X49Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A1      net (fanout=1)        0.848   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B6      net (fanout=1)        0.481   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476_SW0
    SLICE_X50Y42.A5      net (fanout=1)        0.245   N3297
    SLICE_X50Y42.CLK     Tas                   0.026   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.306ns (4.963ns logic, 14.343ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.483ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y37.B6        net (fanout=2)        0.771   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y37.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A6        net (fanout=1)        0.278   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and00026
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y46.C6        net (fanout=125)      0.365   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y46.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X2Y9.ADDRAL10   net (fanout=15)       0.859   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.483ns (3.279ns logic, 6.204ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren (RAM)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.298ns (Levels of Logic = 20)
  Clock Path Skew:      -0.370ns (1.242 - 1.612)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADOL11 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file_3_ren
    SLICE_X34Y41.A6      net (fanout=1)        1.015   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(3)(11)
    SLICE_X34Y41.A       Tilo                  0.094   N2527
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(11)_SW4
    SLICE_X42Y38.B1      net (fanout=1)        1.094   N2423
    SLICE_X42Y38.B       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_3_11
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(11)
    SLICE_X49Y41.D5      net (fanout=4)        0.867   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(11)
    SLICE_X49Y41.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(11)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/memUnit/memory_access_go_flag
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X48Y41.B2      net (fanout=1)        1.041   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(25)
    SLICE_X48Y41.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(25)1
    SLICE_X50Y47.C2      net (fanout=4)        1.699   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
    SLICE_X50Y47.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A4      net (fanout=1)        0.847   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(11)_bdd53
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X51Y61.A6      net (fanout=50)       0.762   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X51Y61.A       Tilo                  0.094   N2297
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)411
    SLICE_X48Y61.A1      net (fanout=4)        0.914   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd88
    SLICE_X48Y61.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(14)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)41
    SLICE_X47Y57.B3      net (fanout=4)        1.350   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)_bdd12
    SLICE_X47Y57.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)21
    SLICE_X45Y50.D3      net (fanout=2)        0.945   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd5
    SLICE_X45Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)121
    SLICE_X45Y43.C4      net (fanout=1)        0.832   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
    SLICE_X45Y43.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132
    SLICE_X49Y47.D2      net (fanout=2)        1.364   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(17)
    SLICE_X49Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A1      net (fanout=1)        0.848   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B6      net (fanout=1)        0.481   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476_SW0
    SLICE_X50Y42.A5      net (fanout=1)        0.245   N3297
    SLICE_X50Y42.CLK     Tas                   0.026   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.298ns (4.859ns logic, 14.439ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.478ns (Levels of Logic = 8)
  Clock Path Skew:      -0.186ns (1.390 - 1.576)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_2 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X2Y5.DOBDOL12   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_2
    SLICE_X61Y26.B6        net (fanout=1)        0.974   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(2)(28)
    SLICE_X61Y26.B         Tilo                  0.094   N2011
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)_SW0
    SLICE_X48Y26.B5        net (fanout=1)        0.591   N1949
    SLICE_X48Y26.B         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_2_7
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_2_mux0000(28)
    SLICE_X49Y27.A1        net (fanout=17)       0.857   cpus[0].u0/cpu_0/exeUnit/operands_a(2)(28)
    SLICE_X49Y27.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C2        net (fanout=1)        0.744   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq000035
    SLICE_X51Y28.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000262
    SLICE_X51Y38.D6        net (fanout=2)        0.902   cpus[0].u0/cpu_0/exeUnit/mux0002_cmp_eq0000
    SLICE_X51Y38.D         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C6        net (fanout=1)        0.139   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000249
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y46.C6        net (fanout=125)      0.365   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y46.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_7
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(6)1
    RAMB36_X2Y9.ADDRAL10   net (fanout=15)       0.859   cpus[0].u0/cpu_0/IF_to_cache_adr(6)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.478ns (3.279ns logic, 6.199ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.426ns (Levels of Logic = 7)
  Clock Path Skew:      -0.237ns (1.390 - 1.627)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL15   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
    SLICE_X29Y41.D6        net (fanout=1)        0.453   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(3)(31)
    SLICE_X29Y41.D         Tilo                  0.094   N2033
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)_SW0
    SLICE_X51Y46.A6        net (fanout=1)        1.321   N2033
    SLICE_X51Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)9
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)
    SLICE_X46Y38.A6        net (fanout=81)       1.022   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(31)
    SLICE_X46Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(2)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C5        net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000261
    SLICE_X51Y38.C5        net (fanout=2)        0.876   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X54Y47.A6        net (fanout=125)      0.525   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X54Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.749   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.426ns (3.185ns logic, 6.241ns route)
                                                         (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.425ns (Levels of Logic = 7)
  Clock Path Skew:      -0.237ns (1.390 - 1.627)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL15   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
    SLICE_X29Y41.D6        net (fanout=1)        0.453   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(3)(31)
    SLICE_X29Y41.D         Tilo                  0.094   N2033
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)_SW0
    SLICE_X51Y46.A6        net (fanout=1)        1.321   N2033
    SLICE_X51Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)9
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)
    SLICE_X46Y38.A6        net (fanout=81)       1.022   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(31)
    SLICE_X46Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(2)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C5        net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000261
    SLICE_X51Y38.C5        net (fanout=2)        0.876   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.A6        net (fanout=125)      0.513   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=15)       0.760   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.425ns (3.185ns logic, 6.240ns route)
                                                         (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM_0 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.675ns (Levels of Logic = 19)
  Clock Path Skew:      0.020ns (1.377 - 1.357)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM_0 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.AQ      Tcko                  0.450   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                       cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM_0
    SLICE_X46Y31.A1      net (fanout=3)        1.551   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(0)
    SLICE_X46Y31.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(8)10
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X45Y32.B4      net (fanout=1)        0.682   N1609
    SLICE_X45Y32.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(20)24
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X28Y32.A5      net (fanout=183)      1.025   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X28Y32.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(24)_bdd7
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_mux0000(31)
    SLICE_X26Y33.D1      net (fanout=5)        1.164   cpus[0].u0/cpu_0/exeUnit/operands_b(0)(31)
    SLICE_X26Y33.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_0_and0004
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_0_and00041
    SLICE_X27Y33.B1      net (fanout=5)        0.731   cpus[0].u0/cpu_0/exeUnit/B_internal_0_and0004
    SLICE_X27Y33.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(0)(14)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_0_mux0001(0)41
    SLICE_X34Y34.B3      net (fanout=34)       1.042   cpus[0].u0/cpu_0/exeUnit/N218
    SLICE_X34Y34.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(27)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_0_mux0001(27)1
    SLICE_X25Y34.B2      net (fanout=4)        1.387   cpus[0].u0/cpu_0/exeUnit/B_internal(0)(27)
    SLICE_X25Y34.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)929
    SLICE_X18Y33.C1      net (fanout=1)        1.032   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)929
    SLICE_X18Y33.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)978
    SLICE_X13Y32.A6      net (fanout=92)       0.600   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)_bdd28
    SLICE_X13Y32.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(1)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)431
    SLICE_X13Y32.B2      net (fanout=3)        0.888   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(0)_bdd92
    SLICE_X13Y32.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(1)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(1)51
    SLICE_X12Y35.B1      net (fanout=2)        1.211   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(1)_bdd14
    SLICE_X12Y35.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(1)_bdd12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(1)41
    SLICE_X18Y32.B5      net (fanout=4)        0.602   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(1)_bdd12
    SLICE_X18Y32.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(16)_bdd8
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(17)21
    SLICE_X25Y33.B1      net (fanout=2)        1.026   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(17)_bdd5
    SLICE_X25Y33.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(0)(10)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(17)121
    SLICE_X35Y31.C1      net (fanout=1)        1.468   cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(17)12
    SLICE_X35Y31.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(17)
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(17)132_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_0/Q(17)132
    SLICE_X28Y33.B1      net (fanout=2)        1.499   cpus[0].u0/cpu_0/exeUnit/Q_internal(0)(17)
    SLICE_X28Y33.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(12)
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)138
    SLICE_X26Y33.A6      net (fanout=1)        0.391   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)138
    SLICE_X26Y33.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_0_and0004
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)244
    SLICE_X26Y33.B6      net (fanout=1)        0.154   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)244
    SLICE_X26Y33.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_0_and0004
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)409
    SLICE_X33Y34.D6      net (fanout=1)        0.614   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)409
    SLICE_X33Y34.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)471_SW0
    SLICE_X33Y34.C6      net (fanout=1)        0.139   N3303
    SLICE_X33Y34.CLK     Tas                   0.029   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(0)471
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_0_0
    -------------------------------------------------  ---------------------------
    Total                                     19.675ns (2.469ns logic, 17.206ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.418ns (Levels of Logic = 7)
  Clock Path Skew:      -0.237ns (1.390 - 1.627)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL15   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
    SLICE_X29Y41.D6        net (fanout=1)        0.453   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(3)(31)
    SLICE_X29Y41.D         Tilo                  0.094   N2033
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)_SW0
    SLICE_X51Y46.A6        net (fanout=1)        1.321   N2033
    SLICE_X51Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)9
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)
    SLICE_X46Y38.A6        net (fanout=81)       1.022   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(31)
    SLICE_X46Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(2)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C5        net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000261
    SLICE_X51Y37.A5        net (fanout=2)        0.871   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X54Y47.A6        net (fanout=125)      0.525   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X54Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.749   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.418ns (3.185ns logic, 6.233ns route)
                                                         (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.417ns (Levels of Logic = 7)
  Clock Path Skew:      -0.237ns (1.390 - 1.627)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL15   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
    SLICE_X29Y41.D6        net (fanout=1)        0.453   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(3)(31)
    SLICE_X29Y41.D         Tilo                  0.094   N2033
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)_SW0
    SLICE_X51Y46.A6        net (fanout=1)        1.321   N2033
    SLICE_X51Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)9
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)
    SLICE_X46Y38.A6        net (fanout=81)       1.022   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(31)
    SLICE_X46Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(2)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C5        net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000261
    SLICE_X51Y37.A5        net (fanout=2)        0.871   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.A6        net (fanout=125)      0.513   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=15)       0.760   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.417ns (3.185ns logic, 6.232ns route)
                                                         (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM_0 (FF)
  Destination:          cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.536ns (Levels of Logic = 21)
  Clock Path Skew:      -0.115ns (1.242 - 1.357)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM_0 to cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.AQ      Tcko                  0.450   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                       cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM_0
    SLICE_X46Y31.A1      net (fanout=3)        1.551   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(0)
    SLICE_X46Y31.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_1_mux0000(8)10
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000_SW0
    SLICE_X45Y32.B4      net (fanout=1)        0.682   N1609
    SLICE_X45Y32.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_0_mux0000(20)24
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X43Y41.A1      net (fanout=183)      1.560   cpus[0].u0/cpu_0/exeUnit/operands_b_0_and0000
    SLICE_X43Y41.A       Tilo                  0.094   cpus[0].u0/cpu_0/idunit/wb_d_id_out_3_27
                                                       cpus[0].u0/cpu_0/exeUnit/operands_b_3_mux0000(9)
    SLICE_X49Y41.B5      net (fanout=4)        0.948   cpus[0].u0/cpu_0/exeUnit/operands_b(3)(9)
    SLICE_X49Y41.COUT    Topcyb                0.501   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_7
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0000(9)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(11)
    SLICE_X49Y42.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/memUnit/memory_access_go_flag
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(15)
    SLICE_X49Y43.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(19)
    SLICE_X49Y44.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(23)
    SLICE_X49Y45.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_3_share0000_cy(27)
    SLICE_X48Y41.B2      net (fanout=1)        1.041   cpus[0].u0/cpu_0/exeUnit/B_internal_3_share0000(25)
    SLICE_X48Y41.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_3_mux0001(25)1
    SLICE_X50Y47.C2      net (fanout=4)        1.699   cpus[0].u0/cpu_0/exeUnit/B_internal(3)(25)
    SLICE_X50Y47.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A4      net (fanout=1)        0.847   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22184
    SLICE_X55Y54.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(11)_bdd53
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)22207
    SLICE_X51Y61.A6      net (fanout=50)       0.762   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd55
    SLICE_X51Y61.A       Tilo                  0.094   N2297
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)411
    SLICE_X48Y61.A1      net (fanout=4)        0.914   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(0)_bdd88
    SLICE_X48Y61.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(14)_bdd13
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)41
    SLICE_X47Y57.B3      net (fanout=4)        1.350   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(1)_bdd12
    SLICE_X47Y57.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(21)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)21
    SLICE_X45Y50.D3      net (fanout=2)        0.945   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)_bdd5
    SLICE_X45Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)121
    SLICE_X45Y43.C4      net (fanout=1)        0.832   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)12
    SLICE_X45Y43.CMUX    Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)27
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/Q(17)132
    SLICE_X49Y47.D2      net (fanout=2)        1.364   cpus[0].u0/cpu_0/exeUnit/Q_internal(3)(17)
    SLICE_X49Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A1      net (fanout=1)        0.848   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)144
    SLICE_X51Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B6      net (fanout=1)        0.135   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)250
    SLICE_X51Y48.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit_3/N254
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B6      net (fanout=1)        0.481   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)415
    SLICE_X50Y42.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476_SW0
    SLICE_X50Y42.A5      net (fanout=1)        0.245   N3297
    SLICE_X50Y42.CLK     Tas                   0.026   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_2
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)476
                                                       cpus[0].u0/cpu_0/exeUnit/data_to_MEM_3_0
    -------------------------------------------------  ---------------------------
    Total                                     19.536ns (3.332ns logic, 16.204ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.414ns (Levels of Logic = 7)
  Clock Path Skew:      -0.237ns (1.390 - 1.627)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL15   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
    SLICE_X29Y41.D6        net (fanout=1)        0.453   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(3)(31)
    SLICE_X29Y41.D         Tilo                  0.094   N2033
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)_SW0
    SLICE_X51Y46.A6        net (fanout=1)        1.321   N2033
    SLICE_X51Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)9
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)
    SLICE_X46Y38.A6        net (fanout=81)       1.022   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(31)
    SLICE_X46Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(2)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C5        net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000261
    SLICE_X51Y38.C5        net (fanout=2)        0.876   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.B6        net (fanout=125)      0.516   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y9.ADDRAL13   net (fanout=15)       0.746   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.414ns (3.185ns logic, 6.229ns route)
                                                         (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 7)
  Clock Path Skew:      0.033ns (1.390 - 1.357)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y30.DQ        Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A3        net (fanout=4)        1.505   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_1
    SLICE_X35Y29.A2        net (fanout=17)       1.595   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and00001
    SLICE_X35Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(8)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_mux0000(8)
    SLICE_X39Y33.C3        net (fanout=21)       0.858   cpus[0].u0/cpu_0/exeUnit/operands_a(0)(8)
    SLICE_X39Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(15)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000261
    SLICE_X51Y38.C4        net (fanout=2)        1.202   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X54Y47.A6        net (fanout=125)      0.525   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X54Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.749   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.682ns (1.476ns logic, 8.206ns route)
                                                         (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 7)
  Clock Path Skew:      0.033ns (1.390 - 1.357)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y30.DQ        Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A3        net (fanout=4)        1.505   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_1
    SLICE_X35Y29.A2        net (fanout=17)       1.595   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and00001
    SLICE_X35Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(8)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_mux0000(8)
    SLICE_X39Y33.C3        net (fanout=21)       0.858   cpus[0].u0/cpu_0/exeUnit/operands_a(0)(8)
    SLICE_X39Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(15)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000261
    SLICE_X51Y38.C4        net (fanout=2)        1.202   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000
    SLICE_X51Y38.C         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.valid
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A6        net (fanout=1)        0.768   cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.A6        net (fanout=125)      0.513   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=15)       0.760   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.681ns (1.476ns logic, 8.205ns route)
                                                         (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack:                  0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.677ns (Levels of Logic = 7)
  Clock Path Skew:      0.033ns (1.390 - 1.357)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y30.DQ        Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A3        net (fanout=4)        1.505   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_1
    SLICE_X35Y29.A2        net (fanout=17)       1.595   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and00001
    SLICE_X35Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(8)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_mux0000(8)
    SLICE_X39Y33.C3        net (fanout=21)       0.858   cpus[0].u0/cpu_0/exeUnit/operands_a(0)(8)
    SLICE_X39Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(15)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000261
    SLICE_X51Y37.A4        net (fanout=2)        1.200   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X54Y47.A6        net (fanout=125)      0.525   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X54Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_1
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(2)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.749   cpus[0].u0/cpu_0/IF_to_cache_adr(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.677ns (1.476ns logic, 8.201ns route)
                                                         (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 (FF)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.676ns (Levels of Logic = 7)
  Clock Path Skew:      0.033ns (1.390 - 1.357)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X48Y30.DQ        Tcko                  0.471   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
                                                         cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A3        net (fanout=4)        1.505   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.idx_a_3
    SLICE_X49Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/idx_d_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_and0000_1
    SLICE_X35Y29.A2        net (fanout=17)       1.595   cpus[0].u0/cpu_0/exeUnit/operands_a_0_and00001
    SLICE_X35Y29.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM_temp(8)
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_0_mux0000(8)
    SLICE_X39Y33.C3        net (fanout=21)       0.858   cpus[0].u0/cpu_0/exeUnit/operands_a(0)(8)
    SLICE_X39Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(3)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C1        net (fanout=1)        1.004   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000220
    SLICE_X41Y33.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/adr_to_MEM(15)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000261
    SLICE_X51Y37.A4        net (fanout=2)        1.200   cpus[0].u0/cpu_0/exeUnit/mux0000_cmp_eq0000
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.A6        net (fanout=125)      0.513   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(8)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=15)       0.760   cpus[0].u0/cpu_0/IF_to_cache_adr(8)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.676ns (1.476ns logic, 8.200ns route)
                                                         (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  0.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 (RAM)
  Destination:          cpus[0].u0/cpu_0/cache/Mram_inst_cache (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.406ns (Levels of Logic = 7)
  Clock Path Skew:      -0.237ns (1.390 - 1.627)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm falling at 10.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file_3 to cpus[0].u0/cpu_0/cache/Mram_inst_cache
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOL15   Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
                                                         cpus[0].u0/cpu_0/idunit/Mram_reg_file_3
    SLICE_X29Y41.D6        net (fanout=1)        0.453   cpus[0].u0/cpu_0/idunit/operand_a_temp_reg(3)(31)
    SLICE_X29Y41.D         Tilo                  0.094   N2033
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)_SW0
    SLICE_X51Y46.A6        net (fanout=1)        1.321   N2033
    SLICE_X51Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM_temp_3_mux0000(0)9
                                                         cpus[0].u0/cpu_0/exeUnit/operands_a_3_mux0000(31)
    SLICE_X46Y38.A6        net (fanout=81)       1.022   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(31)
    SLICE_X46Y38.A         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/operands_a(3)(2)
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C5        net (fanout=1)        0.527   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq000035
    SLICE_X46Y40.C         Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000128
                                                         cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000261
    SLICE_X51Y37.A5        net (fanout=2)        0.871   cpus[0].u0/cpu_0/exeUnit/mux0003_cmp_eq0000
    SLICE_X51Y37.A         Tilo                  0.094   cpus[0].u0/cpu_0/idunit/operands_to_EXE.i_11
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292_SW0
    SLICE_X54Y46.A5        net (fanout=1)        0.765   N2261
    SLICE_X54Y46.A         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_30
                                                         cpus[0].u0/cpu_0/exeUnit/branch_to_IF_branch_and000292
    SLICE_X55Y47.B6        net (fanout=125)      0.516   cpus[0].u0/cpu_0/branch_deci_to_IF_by_EXE_branch
    SLICE_X55Y47.B         Tilo                  0.094   cpus[0].u0/cpu_0/ifunit/fetched_inst.pc_11
                                                         cpus[0].u0/cpu_0/ifunit/IF_to_mem_adr(9)1
    RAMB36_X2Y9.ADDRAL13   net (fanout=15)       0.746   cpus[0].u0/cpu_0/IF_to_cache_adr(9)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   cpus[0].u0/cpu_0/cache/Mram_inst_cache
                                                         cpus[0].u0/cpu_0/cache/Mram_inst_cache
    ---------------------------------------------------  ---------------------------
    Total                                        9.406ns (3.185ns logic, 6.221ns route)
                                                         (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X2Y29.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X2Y29.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X0Y20.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X0Y20.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y29.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y29.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X1Y26.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X1Y26.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X0Y27.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X0Y27.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X0Y26.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X0Y26.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X1Y20.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X1Y20.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X2Y19.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X0Y24.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.114 - 0.149)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y69.AQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X51Y69.A1      net (fanout=2)        0.871   dvi.dvictrl0/clkval(0)
    SLICE_X51Y69.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.476ns logic, 0.871ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  9.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y69.AQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X50Y69.A4      net (fanout=2)        0.379   dvi.dvictrl0/clkval(0)
    SLICE_X50Y69.CLK     Tas                   0.026   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.476ns logic, 0.379ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  9.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X51Y69.A4      net (fanout=2)        0.359   clk25
    SLICE_X51Y69.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.476ns logic, 0.359ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X50Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X50Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X51Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X51Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X60Y85.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X60Y85.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X84Y79.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_0/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X84Y79.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X84Y84.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X84Y84.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X84Y95.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X84Y95.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7338 paths analyzed, 1870 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.952ns.
--------------------------------------------------------------------------------
Slack:                  0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.715ns (Levels of Logic = 1)
  Clock Path Skew:      -0.202ns (1.479 - 1.681)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X2Y105.A6         net (fanout=1)        1.769   ddrsp0.ddrc0/sdi_data(55)
    SLICE_X2Y105.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(55)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(55)1
    RAMB36_X0Y16.DIBDIL3    net (fanout=1)        1.980   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(55)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.715ns (0.966ns logic, 3.749ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.730ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.243 - 1.395)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X52Y83.A1      net (fanout=68)       2.262   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X52Y83.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/wdata(107)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1
    SLICE_X30Y75.DX      net (fanout=1)        1.929   ddrsp0.ddrc0/ddr64.ddrc/wdata(103)
    SLICE_X30Y75.CLK     Tdick                -0.005   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
    -------------------------------------------------  ---------------------------
    Total                                      4.730ns (0.539ns logic, 4.191ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.117ns (Levels of Logic = 0)
  Clock Path Skew:      -0.237ns (1.442 - 1.679)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y266.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(54)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].qi
    SLICE_X0Y113.CX      net (fanout=1)        1.605   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(54)
    SLICE_X0Y113.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[54].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.512ns logic, 1.605ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.718 - 0.732)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.447   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (0.884ns logic, 1.447ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.718 - 0.732)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y101.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D2     net (fanout=10)       1.447   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.331ns (0.884ns logic, 1.447ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.356 - 1.475)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y83.D6       net (fanout=65)       0.333   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y83.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y65.AX       net (fanout=8)        1.328   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y65.CLK      Tdick                -0.003   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.562ns logic, 1.661ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.220ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.356 - 1.475)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y83.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y83.D6       net (fanout=65)       0.333   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y83.D        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y65.BX       net (fanout=8)        1.328   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y65.CLK      Tdick                -0.006   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.220ns (0.559ns logic, 1.661ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.685ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.243 - 1.395)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X52Y83.A4      net (fanout=68)       2.217   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    SLICE_X52Y83.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/wdata(107)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1
    SLICE_X30Y75.DX      net (fanout=1)        1.929   ddrsp0.ddrc0/ddr64.ddrc/wdata(103)
    SLICE_X30Y75.CLK     Tdick                -0.005   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
    -------------------------------------------------  ---------------------------
    Total                                      4.685ns (0.539ns logic, 4.146ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack:                  0.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_107 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.519 - 0.654)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X52Y83.C2      net (fanout=68)       2.471   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    SLICE_X52Y83.C       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/wdata(107)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1
    SLICE_X38Y87.DX      net (fanout=1)        1.675   ddrsp0.ddrc0/ddr64.ddrc/wdata(107)
    SLICE_X38Y87.CLK     Tdick                 0.002   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_107
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_107
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.546ns logic, 4.146ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack:                  0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.467 - 1.673)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y57.Q2         Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(8)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[8].qi
    SLICE_X3Y58.D6          net (fanout=1)        1.705   ddrsp0.ddrc0/sdi_data(8)
    SLICE_X3Y58.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)1
    RAMB36_X0Y17.DIADIL8    net (fanout=1)        1.947   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(8)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.618ns (0.966ns logic, 3.652ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_104 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.519 - 0.654)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X52Y83.B3      net (fanout=68)       2.333   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    SLICE_X52Y83.BMUX    Tilo                  0.232   ddrsp0.ddrc0/ddr64.ddrc/wdata(107)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd2_RAMB
    SLICE_X38Y87.AX      net (fanout=1)        1.668   ddrsp0.ddrc0/ddr64.ddrc/wdata(104)
    SLICE_X38Y87.CLK     Tdick                -0.008   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_107
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_104
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (0.674ns logic, 4.001ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.067ns (Levels of Logic = 0)
  Clock Path Skew:      -0.234ns (1.455 - 1.689)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y278.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi
    SLICE_X0Y118.DX      net (fanout=1)        1.555   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
    SLICE_X0Y118.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (0.512ns logic, 1.555ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[51].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.597ns (Levels of Logic = 1)
  Clock Path Skew:      -0.200ns (1.479 - 1.679)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[51].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y267.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(51)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[51].qi
    SLICE_X5Y104.B6         net (fanout=1)        1.920   ddrsp0.ddrc0/sdi_data(51)
    SLICE_X5Y104.B          Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(51)1
    RAMB36_X0Y16.DIADIL15   net (fanout=1)        1.711   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(51)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.597ns (0.966ns logic, 3.631ns route)
                                                          (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_104 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.135ns (0.519 - 0.654)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X52Y83.B1      net (fanout=68)       2.291   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    SLICE_X52Y83.BMUX    Tilo                  0.249   ddrsp0.ddrc0/ddr64.ddrc/wdata(107)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd2_RAMB
    SLICE_X38Y87.AX      net (fanout=1)        1.668   ddrsp0.ddrc0/ddr64.ddrc/wdata(104)
    SLICE_X38Y87.CLK     Tdick                -0.008   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_107
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_104
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (0.691ns logic, 3.959ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  0.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[45].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[45].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.052ns (Levels of Logic = 0)
  Clock Path Skew:      -0.229ns (1.459 - 1.688)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[45].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[45].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y242.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(45)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[45].qi
    SLICE_X3Y102.BX      net (fanout=1)        1.546   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(45)
    SLICE_X3Y102.CLK     Tdick                -0.011   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[45].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.506ns logic, 1.546ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.050ns (Levels of Logic = 0)
  Clock Path Skew:      -0.230ns (1.455 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X0Y118.BX      net (fanout=1)        1.551   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
    SLICE_X0Y118.CLK     Tdick                -0.018   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.499ns logic, 1.551ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 1)
  Clock Path Skew:      -0.210ns (1.479 - 1.689)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y278.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(63)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].qi
    SLICE_X6Y118.A5         net (fanout=1)        1.505   ddrsp0.ddrc0/sdi_data(63)
    SLICE_X6Y118.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)1
    RAMB36_X0Y16.DIBDIL11   net (fanout=1)        2.091   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(63)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.562ns (0.966ns logic, 3.596ns route)
                                                          (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (1.243 - 1.395)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X52Y83.A2      net (fanout=68)       2.149   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    SLICE_X52Y83.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/wdata(107)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd2_RAMA_D1
    SLICE_X30Y75.DX      net (fanout=1)        1.929   ddrsp0.ddrc0/ddr64.ddrc/wdata(103)
    SLICE_X30Y75.CLK     Tdick                -0.005   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_103
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (0.539ns logic, 4.078ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.712 - 0.734)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y101.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X3Y104.A6      net (fanout=7)        0.527   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X3Y104.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D1     net (fanout=4)        0.739   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.978ns logic, 1.266ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.101ns (0.790 - 0.689)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y90.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y106.A4         net (fanout=131)      1.970   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y106.A          Tilo                  0.094   ddrsp0.ddrc0/sdi_data(107)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)1
    RAMB36_X0Y16.DIBDIL2    net (fanout=1)        2.011   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.867ns (0.886ns logic, 3.981ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.712 - 0.734)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y101.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X3Y104.A6      net (fanout=7)        0.527   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.cke
    SLICE_X3Y104.A       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D2     net (fanout=4)        0.739   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.244ns (0.978ns logic, 1.266ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack:                  0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.033ns (Levels of Logic = 0)
  Clock Path Skew:      -0.230ns (1.455 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y272.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi
    SLICE_X1Y118.BX      net (fanout=1)        1.527   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
    SLICE_X1Y118.CLK     Tdick                -0.011   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.506ns logic, 1.527ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.685 - 0.709)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X3Y86.D3       net (fanout=13)       0.831   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X3Y86.D        Tilo                  0.094   N1197
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW1
    SLICE_X5Y87.B4       net (fanout=1)        0.504   N1197
    SLICE_X5Y87.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X5Y87.A5       net (fanout=6)        0.243   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X5Y87.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X4Y87.B3       net (fanout=1)        0.586   N1200
    SLICE_X4Y87.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.A6       net (fanout=4)        0.653   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.A        Tilo                  0.094   N1194
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X1Y82.SR       net (fanout=1)        0.448   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X1Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.467ns logic, 3.265ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.685 - 0.709)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X3Y86.D3       net (fanout=13)       0.831   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X3Y86.D        Tilo                  0.094   N1197
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW1
    SLICE_X5Y87.B4       net (fanout=1)        0.504   N1197
    SLICE_X5Y87.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X5Y87.A5       net (fanout=6)        0.243   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X5Y87.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X4Y87.B3       net (fanout=1)        0.586   N1200
    SLICE_X4Y87.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.A6       net (fanout=4)        0.653   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.A        Tilo                  0.094   N1194
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X1Y82.SR       net (fanout=1)        0.448   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X1Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.467ns logic, 3.265ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  0.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.685 - 0.709)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y86.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X3Y86.D3       net (fanout=13)       0.831   ddrsp0.ddrc0/ddr64.ddrc/r.waddr_d_2
    SLICE_X3Y86.D        Tilo                  0.094   N1197
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000_SW1
    SLICE_X5Y87.B4       net (fanout=1)        0.504   N1197
    SLICE_X5Y87.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X5Y87.A5       net (fanout=6)        0.243   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_and0000
    SLICE_X5Y87.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_1_cmp_le00001
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062_SW0
    SLICE_X4Y87.B3       net (fanout=1)        0.586   N1200
    SLICE_X4Y87.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/N117
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X5Y83.A6       net (fanout=4)        0.653   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X5Y83.A        Tilo                  0.094   N1194
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X1Y82.SR       net (fanout=1)        0.448   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X1Y82.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (1.467ns logic, 3.265ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.498ns.
--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.888 - 1.815)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.413   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.879ns logic, 2.413ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.888 - 1.815)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.413   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (0.879ns logic, 2.413ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.243   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (0.879ns logic, 2.243ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.DQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.243   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (0.879ns logic, 2.243ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.210   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (0.879ns logic, 2.210ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.210   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (0.879ns logic, 2.210ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        2.068   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.879ns logic, 2.068ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.947ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        2.068   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.879ns logic, 2.068ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.108   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.877ns logic, 2.108ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.913ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.036   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.877ns logic, 2.036ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.913ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.036   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (0.877ns logic, 2.036ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.985ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.108   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.877ns logic, 2.108ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        2.087   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (0.879ns logic, 2.087ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y91.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        2.087   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.966ns (0.879ns logic, 2.087ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        1.980   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.877ns logic, 1.980ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        1.980   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.877ns logic, 1.980ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.582ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.888 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.705   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.877ns logic, 1.705ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  0.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.582ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.888 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.705   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.877ns logic, 1.705ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.679ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.885 - 1.815)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.800   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.879ns logic, 1.800ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.567ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.885 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.690   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (0.877ns logic, 1.690ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.679ns (Levels of Logic = 0)
  Clock Path Skew:      0.070ns (1.885 - 1.815)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.800   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.879ns logic, 1.800ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.567ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.885 - 1.927)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y58.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.690   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (0.877ns logic, 1.690ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.674ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.797   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.674ns (0.877ns logic, 1.797ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.251ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (1.817 - 1.815)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y65.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.372   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.879ns logic, 1.372ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1814 paths analyzed, 479 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  7.405ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       1.193   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.344ns (1.283ns logic, 6.061ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  7.405ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       1.193   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.344ns (1.283ns logic, 6.061ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  7.405ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       1.193   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.344ns (1.283ns logic, 6.061ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  7.405ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       1.193   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.344ns (1.283ns logic, 6.061ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  7.332ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       1.120   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.271ns (1.283ns logic, 5.988ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  7.332ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       1.120   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.271ns (1.283ns logic, 5.988ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  7.332ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       1.120   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.271ns (1.283ns logic, 5.988ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  7.332ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      7.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.249ns (4.291 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       1.120   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         7.271ns (1.283ns logic, 5.988ns route)
                                                          (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  7.169ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2 (FF)
  Data Path Delay:      6.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (4.157 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X10Y99.C3      net (fanout=307)      3.946   rst0/rstoutl_1
    SLICE_X10Y99.C       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.emr_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X12Y76.SR      net (fanout=31)       1.916   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X12Y76.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2
    -------------------------------------------------  ---------------------------
    Total                                      6.974ns (1.112ns logic, 5.862ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  7.167ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3 (FF)
  Data Path Delay:      6.972ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (4.157 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X10Y99.C3      net (fanout=307)      3.946   rst0/rstoutl_1
    SLICE_X10Y99.C       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.emr_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X12Y76.SR      net (fanout=31)       1.916   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X12Y76.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
    -------------------------------------------------  ---------------------------
    Total                                      6.972ns (1.110ns logic, 5.862ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  7.166ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1 (FF)
  Data Path Delay:      6.971ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (4.157 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X10Y99.C3      net (fanout=307)      3.946   rst0/rstoutl_1
    SLICE_X10Y99.C       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.emr_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X12Y76.SR      net (fanout=31)       1.916   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X12Y76.CLK     Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.109ns logic, 5.862ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  7.163ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0 (FF)
  Data Path Delay:      6.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (4.157 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y86.AQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X10Y99.C3      net (fanout=307)      3.946   rst0/rstoutl_1
    SLICE_X10Y99.C       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.emr_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X12Y76.SR      net (fanout=31)       1.916   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X12Y76.CLK     Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0
    -------------------------------------------------  ---------------------------
    Total                                      6.968ns (1.106ns logic, 5.862ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay:                  7.138ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      7.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.934   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         7.085ns (1.283ns logic, 5.802ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  7.138ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      7.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.934   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         7.085ns (1.283ns logic, 5.802ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  7.138ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      7.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.934   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         7.085ns (1.283ns logic, 5.802ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  7.138ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      7.085ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.934   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         7.085ns (1.283ns logic, 5.802ns route)
                                                          (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  7.066ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      7.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.266ns (4.308 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL3      net (fanout=32)       0.871   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         7.022ns (1.283ns logic, 5.739ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  7.066ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      7.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.266ns (4.308 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL2      net (fanout=32)       0.871   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         7.022ns (1.283ns logic, 5.739ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  7.066ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      7.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.266ns (4.308 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL1      net (fanout=32)       0.871   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         7.022ns (1.283ns logic, 5.739ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  7.066ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      7.022ns (Levels of Logic = 2)
  Clock Path Skew:      0.266ns (4.308 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL0      net (fanout=32)       0.871   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         7.022ns (1.283ns logic, 5.739ns route)
                                                          (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  6.950ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.897ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       0.746   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.897ns (1.283ns logic, 5.614ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  6.950ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.897ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       0.746   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.897ns (1.283ns logic, 5.614ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  6.950ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.897ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       0.746   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.897ns (1.283ns logic, 5.614ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  6.950ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.897ns (Levels of Logic = 2)
  Clock Path Skew:      0.257ns (4.299 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.746   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.897ns (1.283ns logic, 5.614ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  6.863ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.819ns (Levels of Logic = 2)
  Clock Path Skew:      0.266ns (4.308 - 4.042)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y86.AQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X4Y93.A3          net (fanout=307)      3.434   rst0/rstoutl_1
    SLICE_X4Y93.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.B3          net (fanout=25)       1.434   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL7      net (fanout=32)       0.668   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.819ns (1.283ns logic, 5.536ns route)
                                                          (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.139ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.150ns (Levels of Logic = 2)
  Clock Path Skew:      -0.679ns (3.884 - 4.563)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y104.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X30Y83.A2      net (fanout=2)        2.436   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X30Y83.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X30Y83.B6      net (fanout=3)        0.167   lock
    SLICE_X30Y83.CLK     Tas                   0.003   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (0.547ns logic, 2.603ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  3.245ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      3.245ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y100.C1     net (fanout=68)       2.795   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.450ns logic, 2.795ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  3.245ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      3.245ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y100.C1     net (fanout=68)       2.795   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.450ns logic, 2.795ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Delay:                  3.106ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.106ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.C1     net (fanout=68)       2.656   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.450ns logic, 2.656ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  3.106ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.106ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.C1     net (fanout=68)       2.656   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.450ns logic, 2.656ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  3.092ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      3.092ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y100.A1     net (fanout=68)       2.642   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.450ns logic, 2.642ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  3.092ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      3.092ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y100.A1     net (fanout=68)       2.642   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.450ns logic, 2.642ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  3.087ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y100.B1     net (fanout=68)       2.637   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.450ns logic, 2.637ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  3.087ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      3.087ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X16Y100.B1     net (fanout=68)       2.637   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.450ns logic, 2.637ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  3.057ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMA_D1 (RAM)
  Data Path Delay:      3.057ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y60.A1      net (fanout=68)       2.607   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.450ns logic, 2.607ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.057ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMA (RAM)
  Data Path Delay:      3.057ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y60.A1      net (fanout=68)       2.607   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (0.450ns logic, 2.607ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.052ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMB_D1 (RAM)
  Data Path Delay:      3.052ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y60.B1      net (fanout=68)       2.602   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.450ns logic, 2.602ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.052ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMB (RAM)
  Data Path Delay:      3.052ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y60.B1      net (fanout=68)       2.602   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.450ns logic, 2.602ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.034ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMA_D1 (RAM)
  Data Path Delay:      3.034ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y66.A1      net (fanout=68)       2.584   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.450ns logic, 2.584ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  3.034ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMA (RAM)
  Data Path Delay:      3.034ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y66.A1      net (fanout=68)       2.584   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.034ns (0.450ns logic, 2.584ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  3.029ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMB_D1 (RAM)
  Data Path Delay:      3.029ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y66.B1      net (fanout=68)       2.579   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.450ns logic, 2.579ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.029ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMB (RAM)
  Data Path Delay:      3.029ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y66.B1      net (fanout=68)       2.579   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.450ns logic, 2.579ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.006ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1 (RAM)
  Data Path Delay:      3.006ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.C3      net (fanout=68)       2.556   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.450ns logic, 2.556ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  3.006ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC (RAM)
  Data Path Delay:      3.006ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X12Y57.C3      net (fanout=68)       2.556   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.450ns logic, 2.556ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  2.974ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP (RAM)
  Data Path Delay:      2.974ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd61/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y104.C2     net (fanout=68)       2.524   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.450ns logic, 2.524ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.960ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.960ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y57.C1       net (fanout=68)       2.510   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.450ns logic, 2.510ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  2.960ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.960ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X8Y57.C1       net (fanout=68)       2.510   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.450ns logic, 2.510ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  2.945ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      2.945ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y106.A1     net (fanout=68)       2.495   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.450ns logic, 2.495ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  2.945ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      2.945ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y106.A1     net (fanout=68)       2.495   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.450ns logic, 2.495ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  2.940ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      2.940ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y83.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y106.B1     net (fanout=68)       2.490   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (0.450ns logic, 2.490ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.192ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.192ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=79)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (0.794ns logic, 4.398ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.192ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.192ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=79)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (0.794ns logic, 4.398ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.191ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.191ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=79)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (0.794ns logic, 4.397ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.191ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.191ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=79)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.191ns (0.794ns logic, 4.397ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.189ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.189ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=79)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (0.794ns logic, 4.395ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.189ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.189ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=79)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.189ns (0.794ns logic, 4.395ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.188ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.188ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=79)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (0.794ns logic, 4.394ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.188ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.188ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=79)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (0.794ns logic, 4.394ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.185ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.185ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=79)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (0.794ns logic, 4.391ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.185ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.185ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=79)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (0.794ns logic, 4.391ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.183ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.183ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=79)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (0.794ns logic, 4.389ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.183ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.183ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=79)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (0.794ns logic, 4.389ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.181ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.181ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=79)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (0.794ns logic, 4.387ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.181ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.181ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=79)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.181ns (0.794ns logic, 4.387ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.177ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.177ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=79)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (0.794ns logic, 4.383ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.177ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.177ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=79)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (0.794ns logic, 4.383ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.174ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.174ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=79)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (0.794ns logic, 4.380ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay:                  5.137ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.137ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X94Y36.CLK     net (fanout=79)       1.957   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (0.794ns logic, 4.343ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.110ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.110ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y33.CLK     net (fanout=79)       1.930   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (0.794ns logic, 4.316ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.110ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.110ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A5      net (fanout=3)        0.705   dvi.dvi0/r.clk_sel_1
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X92Y39.CLK     net (fanout=79)       1.930   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (0.794ns logic, 4.316ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.101ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.101ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A6      net (fanout=2)        0.614   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=79)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (0.794ns logic, 4.307ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.101ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.101ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A6      net (fanout=2)        0.614   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=79)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (0.794ns logic, 4.307ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.100ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.100ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A6      net (fanout=2)        0.614   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=79)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.100ns (0.794ns logic, 4.306ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.100ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.100ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A6      net (fanout=2)        0.614   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=79)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.100ns (0.794ns logic, 4.306ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.098ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y82.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A6      net (fanout=2)        0.614   dvi.dvi0/r.clk_sel_0
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=79)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (0.794ns logic, 4.304ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.919ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X51Y75.A4      net (fanout=2)        0.694   clk25
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (0.544ns logic, 2.375ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.960ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.960ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y75.A3      net (fanout=1)        2.185   dvi.dvictrl0/lclk40
    SLICE_X51Y75.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.681   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (0.094ns logic, 3.866ns route)
                                                       (2.4% logic, 97.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 120 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  11.047ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      5.662ns (Levels of Logic = 4)
  Clock Path Skew:      -4.607ns (1.536 - 6.143)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y75.AQ      Tcko                  0.471   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X63Y86.A5      net (fanout=12)       1.073   dvi.dvi0/t.fifo_en
    SLICE_X63Y86.A       Tilo                  0.094   apb0/rin_prdata(3)1009
                                                       apb0/rin_prdata(3)1009
    SLICE_X62Y87.C2      net (fanout=1)        0.768   apb0/rin_prdata(3)1009
    SLICE_X62Y87.C       Tilo                  0.094   apb0/rin_prdata(3)990
                                                       apb0/rin_prdata(3)1018
    SLICE_X57Y89.B2      net (fanout=1)        1.120   apb0/rin_prdata(3)1018
    SLICE_X57Y89.B       Tilo                  0.094   apb0/rin_prdata(3)1086
                                                       apb0/rin_prdata(3)1086
    SLICE_X35Y72.C5      net (fanout=1)        1.919   apb0/rin_prdata(3)1086
    SLICE_X35Y72.CLK     Tas                   0.029   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11151
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      5.662ns (0.782ns logic, 4.880ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  9.972ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      4.701ns (Levels of Logic = 2)
  Clock Path Skew:      -4.493ns (1.578 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X83Y96.A5      net (fanout=34)       1.882   dvi.dvi0/r.status_cst
    SLICE_X83Y96.A       Tilo                  0.094   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r_status_and00002
    SLICE_X83Y96.SR      net (fanout=1)        0.422   dvi.dvi0/r_status_and0000
    SLICE_X83Y96.CLK     Tsrck                 0.547   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (1.206ns logic, 3.495ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay:                  9.930ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      4.659ns (Levels of Logic = 1)
  Clock Path Skew:      -4.493ns (1.578 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X83Y96.DX      net (fanout=34)       2.318   dvi.dvi0/r.status_cst
    SLICE_X83Y96.CLK     Tsrck                 0.585   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      4.659ns (1.150ns logic, 3.509ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  9.905ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_10 (FF)
  Data Path Delay:      4.486ns (Levels of Logic = 1)
  Clock Path Skew:      -4.641ns (1.430 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X48Y90.CE      net (fanout=10)       1.399   dvi.dvi0/r_adress_not0002
    SLICE_X48Y90.CLK     Tceck                 0.226   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/r.adress_10
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (0.791ns logic, 3.695ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  9.905ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_8 (FF)
  Data Path Delay:      4.486ns (Levels of Logic = 1)
  Clock Path Skew:      -4.641ns (1.430 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X48Y90.CE      net (fanout=10)       1.399   dvi.dvi0/r_adress_not0002
    SLICE_X48Y90.CLK     Tceck                 0.226   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/r.adress_8
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (0.791ns logic, 3.695ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  9.905ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_9 (FF)
  Data Path Delay:      4.486ns (Levels of Logic = 1)
  Clock Path Skew:      -4.641ns (1.430 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X48Y90.CE      net (fanout=10)       1.399   dvi.dvi0/r_adress_not0002
    SLICE_X48Y90.CLK     Tceck                 0.226   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/r.adress_9
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (0.791ns logic, 3.695ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  9.879ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_5 (FF)
  Data Path Delay:      4.468ns (Levels of Logic = 1)
  Clock Path Skew:      -4.633ns (1.438 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X48Y91.CE      net (fanout=10)       1.381   dvi.dvi0/r_adress_not0002
    SLICE_X48Y91.CLK     Tceck                 0.226   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/r.adress_5
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (0.791ns logic, 3.677ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  9.879ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_4 (FF)
  Data Path Delay:      4.468ns (Levels of Logic = 1)
  Clock Path Skew:      -4.633ns (1.438 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X48Y91.CE      net (fanout=10)       1.381   dvi.dvi0/r_adress_not0002
    SLICE_X48Y91.CLK     Tceck                 0.226   dvi.dvi0/r.adress_5
                                                       dvi.dvi0/r.adress_4
    -------------------------------------------------  ---------------------------
    Total                                      4.468ns (0.791ns logic, 3.677ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Delay:                  9.839ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_1 (FF)
  Data Path Delay:      4.596ns (Levels of Logic = 2)
  Clock Path Skew:      -4.465ns (1.606 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X83Y96.B5      net (fanout=34)       1.879   dvi.dvi0/r.status_cst
    SLICE_X83Y96.B       Tilo                  0.094   dvi.dvi0/r.status_0
                                                       dvi.dvi0/Mcount_r.status_val1
    SLICE_X82Y97.SR      net (fanout=1)        0.320   dvi.dvi0/Mcount_r.status_val
    SLICE_X82Y97.CLK     Tsrck                 0.547   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (1.206ns logic, 3.390ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Delay:                  9.813ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      4.429ns (Levels of Logic = 1)
  Clock Path Skew:      -4.606ns (1.465 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y97.CE      net (fanout=10)       1.339   dvi.dvi0/r_adress_not0002
    SLICE_X49Y97.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.794ns logic, 3.635ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  9.813ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.429ns (Levels of Logic = 1)
  Clock Path Skew:      -4.606ns (1.465 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y97.CE      net (fanout=10)       1.339   dvi.dvi0/r_adress_not0002
    SLICE_X49Y97.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.794ns logic, 3.635ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  9.813ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      4.429ns (Levels of Logic = 1)
  Clock Path Skew:      -4.606ns (1.465 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y97.CE      net (fanout=10)       1.339   dvi.dvi0/r_adress_not0002
    SLICE_X49Y97.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.794ns logic, 3.635ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  9.813ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.429ns (Levels of Logic = 1)
  Clock Path Skew:      -4.606ns (1.465 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y97.CE      net (fanout=10)       1.339   dvi.dvi0/r_adress_not0002
    SLICE_X49Y97.CLK     Tceck                 0.229   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.794ns logic, 3.635ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  9.680ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      4.297ns (Levels of Logic = 1)
  Clock Path Skew:      -4.605ns (1.466 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y98.CE      net (fanout=10)       1.207   dvi.dvi0/r_adress_not0002
    SLICE_X49Y98.CLK     Tceck                 0.229   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (0.794ns logic, 3.503ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.680ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_24 (FF)
  Data Path Delay:      4.297ns (Levels of Logic = 1)
  Clock Path Skew:      -4.605ns (1.466 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y98.CE      net (fanout=10)       1.207   dvi.dvi0/r_adress_not0002
    SLICE_X49Y98.CLK     Tceck                 0.229   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/r.adress_24
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (0.794ns logic, 3.503ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.680ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      4.297ns (Levels of Logic = 1)
  Clock Path Skew:      -4.605ns (1.466 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y98.CE      net (fanout=10)       1.207   dvi.dvi0/r_adress_not0002
    SLICE_X49Y98.CLK     Tceck                 0.229   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (0.794ns logic, 3.503ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.680ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      4.297ns (Levels of Logic = 1)
  Clock Path Skew:      -4.605ns (1.466 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B6      net (fanout=70)       2.296   dvi.dvi0/sync_c.s3_1
    SLICE_X46Y94.B       Tilo                  0.094   apb0/r.hwrite
                                                       dvi.dvi0/r_adress_not00021
    SLICE_X49Y98.CE      net (fanout=10)       1.207   dvi.dvi0/r_adress_not0002
    SLICE_X49Y98.CLK     Tceck                 0.229   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (0.794ns logic, 3.503ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  9.613ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      4.214ns (Levels of Logic = 2)
  Clock Path Skew:      -4.621ns (1.450 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y93.D1      net (fanout=34)       2.448   dvi.dvi0/r.status_cst
    SLICE_X48Y93.CLK     Tas                   0.010   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000121
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (0.575ns logic, 3.639ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Delay:                  9.600ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      4.201ns (Levels of Logic = 2)
  Clock Path Skew:      -4.621ns (1.450 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y93.C1      net (fanout=34)       2.436   dvi.dvi0/r.status_cst
    SLICE_X48Y93.CLK     Tas                   0.009   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000101
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      4.201ns (0.574ns logic, 3.627ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  9.543ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      4.153ns (Levels of Logic = 2)
  Clock Path Skew:      -4.612ns (1.459 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X49Y95.A2      net (fanout=34)       2.371   dvi.dvi0/r.status_cst
    SLICE_X49Y95.CLK     Tas                   0.026   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      4.153ns (0.591ns logic, 3.562ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  9.491ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      4.371ns (Levels of Logic = 2)
  Clock Path Skew:      -4.342ns (1.729 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X60Y85.AQ         Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                          dvi.dvi0/sync_c.s3_1
    SLICE_X68Y61.A1         net (fanout=70)       1.951   dvi.dvi0/sync_c.s3_1
    SLICE_X68Y61.A          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(8)
                                                          dvi.dvi0/v_ram_address_mux0002(0)21
    SLICE_X70Y60.B2         net (fanout=9)        0.808   dvi.dvi0/N62
    SLICE_X70Y60.B          Tilo                  0.094   dvi.dvi0/write_pointer_fifo(7)
                                                          dvi.dvi0/v_ram_address_mux0002(4)1
    RAMB36_X2Y11.ADDRBL10   net (fanout=1)        0.606   dvi.dvi0/write_pointer_fifo(4)
    RAMB36_X2Y11.CLKBWRCLKL Trcck_ADDR            0.347   dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/ram0/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         4.371ns (1.006ns logic, 3.365ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Delay:                  9.489ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_1 (FF)
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      -4.497ns (1.574 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X74Y97.SR      net (fanout=34)       1.911   dvi.dvi0/r.status_cst
    SLICE_X74Y97.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_1
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.112ns logic, 3.102ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  9.489ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_3 (FF)
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      -4.497ns (1.574 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X74Y97.SR      net (fanout=34)       1.911   dvi.dvi0/r.status_cst
    SLICE_X74Y97.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_3
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.112ns logic, 3.102ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  9.489ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_2 (FF)
  Data Path Delay:      4.214ns (Levels of Logic = 1)
  Clock Path Skew:      -4.497ns (1.574 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X74Y97.SR      net (fanout=34)       1.911   dvi.dvi0/r.status_cst
    SLICE_X74Y97.CLK     Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_2
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.112ns logic, 3.102ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  9.487ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_0 (FF)
  Data Path Delay:      4.212ns (Levels of Logic = 1)
  Clock Path Skew:      -4.497ns (1.574 - 6.071)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y85.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D6      net (fanout=70)       1.191   dvi.dvi0/sync_c.s3_1
    SLICE_X70Y69.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X74Y97.SR      net (fanout=34)       1.911   dvi.dvi0/r.status_cst
    SLICE_X74Y97.CLK     Tsrck                 0.545   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_0
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (1.110ns logic, 3.102ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  9.655ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.535ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y53.D1         net (fanout=48)       1.334   dvi.dvi0/N47
    SLICE_X80Y53.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y10.ADDRAL11   net (fanout=1)        0.749   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.535ns (1.568ns logic, 7.967ns route)
                                                          (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Delay:                  9.649ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.529ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y53.D1         net (fanout=48)       1.334   dvi.dvi0/N47
    SLICE_X80Y53.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y10.ADDRAL11   net (fanout=1)        0.749   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.529ns (1.565ns logic, 7.964ns route)
                                                          (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Delay:                  9.395ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.275ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y53.B3         net (fanout=48)       1.067   dvi.dvi0/N47
    SLICE_X78Y53.B          Tilo                  0.094   dvi.dvi0/r.func_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y10.ADDRAL9    net (fanout=1)        0.756   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.275ns (1.568ns logic, 7.707ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  9.389ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.269ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y53.B3         net (fanout=48)       1.067   dvi.dvi0/N47
    SLICE_X78Y53.B          Tilo                  0.094   dvi.dvi0/r.func_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y10.ADDRAL9    net (fanout=1)        0.756   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.269ns (1.565ns logic, 7.704ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  9.310ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.190ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y55.B4         net (fanout=48)       0.838   dvi.dvi0/N47
    SLICE_X78Y55.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y10.ADDRAL8    net (fanout=1)        0.900   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.190ns (1.568ns logic, 7.622ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  9.304ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.184ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y55.B4         net (fanout=48)       0.838   dvi.dvi0/N47
    SLICE_X78Y55.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y10.ADDRAL8    net (fanout=1)        0.900   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.184ns (1.565ns logic, 7.619ns route)
                                                          (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay:                  9.237ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.117ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y54.A4         net (fanout=48)       0.814   dvi.dvi0/N47
    SLICE_X79Y54.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y10.ADDRAL7    net (fanout=1)        0.851   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.117ns (1.568ns logic, 7.549ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.231ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.111ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y54.A4         net (fanout=48)       0.814   dvi.dvi0/N47
    SLICE_X79Y54.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y10.ADDRAL7    net (fanout=1)        0.851   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.111ns (1.565ns logic, 7.546ns route)
                                                          (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  9.131ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.011ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y55.A5         net (fanout=48)       0.865   dvi.dvi0/N47
    SLICE_X78Y55.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y10.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.011ns (1.568ns logic, 7.443ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.125ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.005ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y55.A5         net (fanout=48)       0.865   dvi.dvi0/N47
    SLICE_X78Y55.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y10.ADDRAL10   net (fanout=1)        0.694   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.005ns (1.565ns logic, 7.440ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.112ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.992ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y53.B5         net (fanout=48)       0.832   dvi.dvi0/N47
    SLICE_X80Y53.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.708   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.992ns (1.568ns logic, 7.424ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.106ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.986ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X80Y53.B5         net (fanout=48)       0.832   dvi.dvi0/N47
    SLICE_X80Y53.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(5)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y10.ADDRAL12   net (fanout=1)        0.708   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.986ns (1.565ns logic, 7.421ns route)
                                                          (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay:                  9.070ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.950ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y54.B4         net (fanout=48)       0.815   dvi.dvi0/N47
    SLICE_X79Y54.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y10.ADDRAL13   net (fanout=1)        0.683   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.950ns (1.568ns logic, 7.382ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  9.064ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.944ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y54.B4         net (fanout=48)       0.815   dvi.dvi0/N47
    SLICE_X79Y54.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(7)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y10.ADDRAL13   net (fanout=1)        0.683   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.944ns (1.565ns logic, 7.379ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay:                  8.940ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.820ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y53.A5         net (fanout=48)       0.684   dvi.dvi0/N47
    SLICE_X78Y53.A          Tilo                  0.094   dvi.dvi0/r.func_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y10.ADDRAL6    net (fanout=1)        0.684   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.820ns (1.568ns logic, 7.252ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.934ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.814ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1         net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y53.A5         net (fanout=48)       0.684   dvi.dvi0/N47
    SLICE_X78Y53.A          Tilo                  0.094   dvi.dvi0/r.func_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y10.ADDRAL6    net (fanout=1)        0.684   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.814ns (1.565ns logic, 7.249ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.909ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.789ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A5         net (fanout=15)       1.389   dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X78Y55.B1         net (fanout=8)        1.069   dvi.dvi0/N77
    SLICE_X78Y55.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y10.ADDRAL8    net (fanout=1)        0.900   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.789ns (1.568ns logic, 7.221ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.903ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.783ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A5         net (fanout=15)       1.389   dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X78Y55.B1         net (fanout=8)        1.069   dvi.dvi0/N77
    SLICE_X78Y55.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y10.ADDRAL8    net (fanout=1)        0.900   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.783ns (1.565ns logic, 7.218ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.671ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.data_out_4 (FF)
  Data Path Delay:      8.402ns (Levels of Logic = 5)
  Clock Path Skew:      0.038ns (1.328 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.BQ      Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1      net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D       Tilo                  0.094   N1205
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5      net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A       Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3      net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX    Tilo                  0.374   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_G
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1      net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A       Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                       dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y53.B2      net (fanout=48)       1.221   dvi.dvi0/N47
    SLICE_X83Y53.CLK     Tas                   0.170   dvi.dvi0/t.data_out_4
                                                       dvi.dvi0/tin_data_out(4)2
                                                       dvi.dvi0/tin_data_out(4)_f7
                                                       dvi.dvi0/t.data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      8.402ns (1.297ns logic, 7.105ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  8.665ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.data_out_4 (FF)
  Data Path Delay:      8.396ns (Levels of Logic = 5)
  Clock Path Skew:      0.038ns (1.328 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.BQ      Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1      net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D       Tilo                  0.094   N1205
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5      net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A       Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3      net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX    Topba                 0.371   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_F
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1      net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A       Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                       dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X83Y53.B2      net (fanout=48)       1.221   dvi.dvi0/N47
    SLICE_X83Y53.CLK     Tas                   0.170   dvi.dvi0/t.data_out_4
                                                       dvi.dvi0/tin_data_out(4)2
                                                       dvi.dvi0/tin_data_out(4)_f7
                                                       dvi.dvi0/t.data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      8.396ns (1.294ns logic, 7.102ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  8.614ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.494ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3         net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A5         net (fanout=15)       1.389   dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X78Y53.B1         net (fanout=8)        0.918   dvi.dvi0/N77
    SLICE_X78Y53.B          Tilo                  0.094   dvi.dvi0/r.func_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y10.ADDRAL9    net (fanout=1)        0.756   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.494ns (1.568ns logic, 6.926ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  8.608ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.488ns (Levels of Logic = 5)
  Clock Path Skew:      0.187ns (1.477 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X72Y74.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1         net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D          Tilo                  0.094   N1205
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5         net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A          Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3         net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A5         net (fanout=15)       1.389   dvi.dvi0/v1_lock_mux0002
    SLICE_X81Y53.A          Tilo                  0.094   dvi.dvi0/N77
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)41
    SLICE_X78Y53.B1         net (fanout=8)        0.918   dvi.dvi0/N77
    SLICE_X78Y53.B          Tilo                  0.094   dvi.dvi0/r.func_1
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y10.ADDRAL9    net (fanout=1)        0.756   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y10.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         8.488ns (1.565ns logic, 6.923ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  8.599ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.data_out_5 (FF)
  Data Path Delay:      8.354ns (Levels of Logic = 5)
  Clock Path Skew:      0.062ns (1.352 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.BQ      Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1      net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D       Tilo                  0.094   N1205
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5      net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A       Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3      net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX    Tilo                  0.374   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_G
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1      net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A       Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                       dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X86Y50.A2      net (fanout=48)       1.170   dvi.dvi0/N47
    SLICE_X86Y50.CLK     Tas                   0.173   dvi.dvi0/t.data_out_5
                                                       dvi.dvi0/tin_data_out(5)1
                                                       dvi.dvi0/tin_data_out(5)_f7
                                                       dvi.dvi0/t.data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      8.354ns (1.300ns logic, 7.054ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  8.593ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.data_out_5 (FF)
  Data Path Delay:      8.348ns (Levels of Logic = 5)
  Clock Path Skew:      0.062ns (1.352 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.BQ      Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1      net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D       Tilo                  0.094   N1205
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5      net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A       Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.B3      net (fanout=3)        1.411   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX    Topba                 0.371   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_F
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1      net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A       Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                       dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X86Y50.A2      net (fanout=48)       1.170   dvi.dvi0/N47
    SLICE_X86Y50.CLK     Tas                   0.173   dvi.dvi0/t.data_out_5
                                                       dvi.dvi0/tin_data_out(5)1
                                                       dvi.dvi0/tin_data_out(5)_f7
                                                       dvi.dvi0/t.data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      8.348ns (1.297ns logic, 7.051ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  8.593ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/t.data_out_11 (FF)
  Data Path Delay:      8.354ns (Levels of Logic = 5)
  Clock Path Skew:      0.068ns (1.358 - 1.290)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/t.data_out_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.BQ      Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                       dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D1      net (fanout=20)       2.068   dvi.dvi0/t.fifo_ren
    SLICE_X77Y61.D       Tilo                  0.094   N1205
                                                       dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y61.A5      net (fanout=1)        0.381   N1205
    SLICE_X76Y61.A       Tilo                  0.094   dvi.dvi0/t_sync_not0001
                                                       dvi.dvi0/t_sync_not00012
    SLICE_X85Y78.A3      net (fanout=3)        1.414   dvi.dvi0/v1_lock_and0000
    SLICE_X85Y78.AMUX    Tilo                  0.374   dvi.dvi0/t.lock
                                                       dvi.dvi0/v1_lock_mux0002_G
                                                       dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A1      net (fanout=15)       2.021   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y53.A       Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                       dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X86Y51.A1      net (fanout=48)       1.170   dvi.dvi0/N47
    SLICE_X86Y51.CLK     Tas                   0.173   dvi.dvi0/t.data_out_10
                                                       dvi.dvi0/tin_data_out(11)1
                                                       dvi.dvi0/tin_data_out(11)_f7
                                                       dvi.dvi0/t.data_out_11
    -------------------------------------------------  ---------------------------
    Total                                      8.354ns (1.300ns logic, 7.054ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.982ns|            0|            0|            0|   1129808347|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     19.965ns|          N/A|            0|            0|   1129808344|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.952ns|      4.498ns|            0|            0|         7338|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.498ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   19.965|    4.360|    9.969|         |
clk_200_n      |    4.139|         |         |         |
clk_200_p      |    4.139|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    7.405|         |         |         |
clk_200_n      |    4.952|    3.374|    2.380|         |
clk_200_p      |    4.952|    3.374|    2.380|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    7.405|         |         |         |
clk_200_n      |    4.952|    3.374|    2.380|         |
clk_200_p      |    4.952|    3.374|    2.380|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1129875386 paths, 0 nets, and 56025 connections

Design statistics:
   Minimum period:  19.965ns{1}   (Maximum frequency:  50.088MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 25 16:57:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 811 MB



