<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr16xx_mss.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sys_common_xwr16xx_mss.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the common header file used by the various mmWave SDK modules for XWR16xx Master subsystem.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="sys__common__xwr16xx__mss_8h__dep__incl.png" border="0" usemap="#_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr16xx__mss_8hdep" alt=""/></div>
<map name="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr16xx__mss_8hdep" id="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr16xx__mss_8hdep">
<area shape="rect" id="node2" href="sys__common__xwr16xx_8h.html" title="This is the common header file used by the various mmWave SDK modules for XWR16XX device..." alt="" coords="559,109,756,165"/>
<area shape="rect" id="node3" href="sys__common_8h.html" title="This is the common header file used by the various mmWave SDK modules. " alt="" coords="559,213,756,269"/>
<area shape="rect" id="node4" href="mmwdemo__rfparser_8c.html" title="Implements rf parser. " alt="" coords="5,325,181,351"/>
<area shape="rect" id="node5" href="mmwdemo__adcconfig_8c.html" title="Implements High level ADC open/config APIs. " alt="" coords="206,325,394,351"/>
<area shape="rect" id="node6" href="dss__main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="1249,496,1407,537"/>
<area shape="rect" id="node7" href="mmw__config_8h.html" title="This is the header file that describes configurations for the Millimeter Wave Demo. " alt="" coords="581,317,733,359"/>
<area shape="rect" id="node8" href="mmw__cli_8c.html" title="xwr16xx/mmw/mss/mmw\l_cli.c" alt="" coords="403,496,575,537"/>
<area shape="rect" id="node10" href="mmw__lvds__stream_8c.html" title="Implements LVDS stream functionality. " alt="" coords="599,496,771,537"/>
<area shape="rect" id="node11" href="mss__main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="825,496,991,537"/>
<area shape="rect" id="node12" href="mmw__output_8h.html" title="This is the interface/message header file for the Millimeter Wave Demo. " alt="" coords="1072,317,1224,359"/>
<area shape="rect" id="node15" href="mmw__res_8h.html" title="Defines partitioning of hardware resources (EDMA etc) among the DPCs and other components in the mill..." alt="" coords="819,414,997,441"/>
<area shape="rect" id="node9" href="mmw__mss_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="571,407,743,448"/>
<area shape="rect" id="node13" href="mmw__dss_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="1123,407,1291,448"/>
<area shape="rect" id="node14" href="data__path_8c.html" title="Implements Data path processing functionality. " alt="" coords="1039,496,1201,537"/>
</map>
</div>
</div>
<p><a href="sys__common__xwr16xx__mss_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0223347520d19bb7385178f403a7822a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0223347520d19bb7385178f403a7822a">SOC_XWR16XX_MSS_TCMA_BASE_ADDRESS</a>&#160;&#160;&#160;0x00000000U    /* TCM RAM-A */</td></tr>
<tr class="separator:ga0223347520d19bb7385178f403a7822a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359a2c69357517ae52afd3540c675308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga359a2c69357517ae52afd3540c675308">SOC_XWR16XX_MSS_SHMEM_TCMA_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK</td></tr>
<tr class="separator:ga359a2c69357517ae52afd3540c675308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4624059c34d44cc81eae98123df84be8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4624059c34d44cc81eae98123df84be8">SOC_XWR16XX_MSS_SHMEM_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE            /* Extended on Share Memory */</td></tr>
<tr class="separator:ga4624059c34d44cc81eae98123df84be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c8c4cd7c1e6b986a54f14b53394755d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c8c4cd7c1e6b986a54f14b53394755d">SOC_XWR16XX_MSS_TCMA_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMA_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x40000U   /* Extended on Share Memory + Default 256KB */</td></tr>
<tr class="separator:ga6c8c4cd7c1e6b986a54f14b53394755d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6587b182249d904f649668746efbeb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac6587b182249d904f649668746efbeb5">SOC_XWR16XX_MSS_TCMB_BASE_ADDRESS</a>&#160;&#160;&#160;0x08000000U    /* TCM RAM-B */</td></tr>
<tr class="separator:gac6587b182249d904f649668746efbeb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454e4557d51511b28b930627adc2a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf454e4557d51511b28b930627adc2a62">SOC_XWR16XX_MSS_SHMEM_TCMB_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK</td></tr>
<tr class="separator:gaf454e4557d51511b28b930627adc2a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6000f85bb50e1622e9a370f2a98ada1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6000f85bb50e1622e9a370f2a98ada1e">SOC_XWR16XX_MSS_SHMEM_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE            /* Extended on Share Memory */</td></tr>
<tr class="separator:ga6000f85bb50e1622e9a370f2a98ada1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13dab9583f06b764873ada5fc7ad65c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad13dab9583f06b764873ada5fc7ad65c">SOC_XWR16XX_MSS_TCMB_SIZE</a>&#160;&#160;&#160;MMWAVE_SHMEM_TCMB_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE+0x30000U   /* Extended on Share Memory + Default 192KB */</td></tr>
<tr class="separator:gad13dab9583f06b764873ada5fc7ad65c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58a3275636b1555e6dcd3777c79f3f5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga58a3275636b1555e6dcd3777c79f3f5d">SOC_XWR16XX_MSS_SW_BUFFER_BASE_ADDRESS</a>&#160;&#160;&#160;0x0C200000U    /* Software Buffer */</td></tr>
<tr class="separator:ga58a3275636b1555e6dcd3777c79f3f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b507e77abd7dda4daf67ab9a4c2c2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7b507e77abd7dda4daf67ab9a4c2c2b6">SOC_XWR16XX_MSS_SW_BUFFER_SIZE</a>&#160;&#160;&#160;0x2000U        /* Size: 8KB */</td></tr>
<tr class="separator:ga7b507e77abd7dda4daf67ab9a4c2c2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212cc7be661532fd09692a4929607458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga212cc7be661532fd09692a4929607458">SOC_XWR16XX_MSS_EDMA_TPCC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x50010000U    /* EDMA TPCC0 memory space: 0x5001:0000-0x5001:3FFF */</td></tr>
<tr class="separator:ga212cc7be661532fd09692a4929607458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392a6290e42df8fd5961a0784dc81e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga392a6290e42df8fd5961a0784dc81e0f">SOC_XWR16XX_MSS_EDMA_TPCC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x500A0000U    /* EDMA TPCC1 memory space: 0x500A:0000-0x500A:3FFF */</td></tr>
<tr class="separator:ga392a6290e42df8fd5961a0784dc81e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f724d43192319bb3a6613b83c97fdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5f724d43192319bb3a6613b83c97fdea">SOC_XWR16XX_MSS_EDMA_TPTC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000000U    /* EDMA TPTC0 memory space: 0x5000:0000-0x5000:03FF */</td></tr>
<tr class="separator:ga5f724d43192319bb3a6613b83c97fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58cb56fbbff0c177576af2007acd4f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac58cb56fbbff0c177576af2007acd4f5">SOC_XWR16XX_MSS_EDMA_TPTC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000800U    /* EDMA TPTC1 memory space: 0x5000:0800-0x5000:0BFF */</td></tr>
<tr class="separator:gac58cb56fbbff0c177576af2007acd4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe816af98cce0c9bc3a036273779d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0fe816af98cce0c9bc3a036273779d5b">SOC_XWR16XX_MSS_EDMA_TPTC2_BASE_ADDRESS</a>&#160;&#160;&#160;0x50090000U    /* EDMA TPTC2 memory space: 0x5009:0000-0x5009:03FF */</td></tr>
<tr class="separator:ga0fe816af98cce0c9bc3a036273779d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580b2ff926334b87ac8162bb05a92a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga580b2ff926334b87ac8162bb05a92a20">SOC_XWR16XX_MSS_EDMA_TPTC3_BASE_ADDRESS</a>&#160;&#160;&#160;0x50090400U    /* EDMA TPTC3 memory space: 0x5009:0400-0x5009:07FF */</td></tr>
<tr class="separator:ga580b2ff926334b87ac8162bb05a92a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">EDMA_CC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga212cc7be661532fd09692a4929607458">SOC_XWR16XX_MSS_EDMA_TPCC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96038a3b3348d575f0a98012c0e43462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">EDMA_CC0_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5f724d43192319bb3a6613b83c97fdea">SOC_XWR16XX_MSS_EDMA_TPTC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga96038a3b3348d575f0a98012c0e43462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">EDMA_CC0_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac58cb56fbbff0c177576af2007acd4f5">SOC_XWR16XX_MSS_EDMA_TPTC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">EDMA_CC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga392a6290e42df8fd5961a0784dc81e0f">SOC_XWR16XX_MSS_EDMA_TPCC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">EDMA_CC1_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0fe816af98cce0c9bc3a036273779d5b">SOC_XWR16XX_MSS_EDMA_TPTC2_BASE_ADDRESS</a></td></tr>
<tr class="separator:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09399b85a110fc78acc6637cff6de5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">EDMA_CC1_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga580b2ff926334b87ac8162bb05a92a20">SOC_XWR16XX_MSS_EDMA_TPTC3_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga09399b85a110fc78acc6637cff6de5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ca1bd513980c3114e221ed28b17900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga20ca1bd513980c3114e221ed28b17900">SOC_XWR16XX_MSS_DSSREG_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000400U</td></tr>
<tr class="separator:ga20ca1bd513980c3114e221ed28b17900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944d2f592efe34c0cfb3d4ac0307a31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga944d2f592efe34c0cfb3d4ac0307a31c">SOC_XWR16XX_MSS_DSSREG2_BASE_ADDRESS</a>&#160;&#160;&#160;0x50000C00U</td></tr>
<tr class="separator:ga944d2f592efe34c0cfb3d4ac0307a31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b52fb758bfe1d99c95270e90de7b644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8b52fb758bfe1d99c95270e90de7b644">SOC_XWR16XX_MSS_CBUFF_BASE_ADDRESS</a>&#160;&#160;&#160;0x50070000U</td></tr>
<tr class="separator:ga8b52fb758bfe1d99c95270e90de7b644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b8c4be1e9fc178631bad3e44f01ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga47b8c4be1e9fc178631bad3e44f01ca1">SOC_XWR16XX_MSS_L3RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x51000000U</td></tr>
<tr class="separator:ga47b8c4be1e9fc178631bad3e44f01ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bc192f19cb98c651fd138062640cff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4bc192f19cb98c651fd138062640cff8">SOC_XWR16XX_MSS_L3RAM_NUM_BANK</a>&#160;&#160;&#160;MMWAVE_L3RAM_NUM_BANK</td></tr>
<tr class="separator:ga4bc192f19cb98c651fd138062640cff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a09178430513924bd5a8da41368771e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0a09178430513924bd5a8da41368771e">SOC_XWR16XX_MSS_L3RAM_SIZE</a>&#160;&#160;&#160;MMWAVE_L3RAM_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE</td></tr>
<tr class="separator:ga0a09178430513924bd5a8da41368771e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0e06b51850a4d16bb3285719a883af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac0e06b51850a4d16bb3285719a883af3">SOC_XWR16XX_MSS_ADCBUF_BASE_ADDRESS</a>&#160;&#160;&#160;0x52000000U</td></tr>
<tr class="separator:gac0e06b51850a4d16bb3285719a883af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6059d345852d383ea7f6c15fa4868e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6059d345852d383ea7f6c15fa4868e01">SOC_XWR16XX_MSS_ADCBUF_SIZE</a>&#160;&#160;&#160;0x8000U</td></tr>
<tr class="separator:ga6059d345852d383ea7f6c15fa4868e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba82ae8bd2a5751deb0c6b24f65b248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga5ba82ae8bd2a5751deb0c6b24f65b248">SOC_XWR16XX_MSS_CHIRPINFO_BASE_ADDRESS</a>&#160;&#160;&#160;0x52028000U</td></tr>
<tr class="separator:ga5ba82ae8bd2a5751deb0c6b24f65b248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a569b57388829d73fb4a0c46df8619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa5a569b57388829d73fb4a0c46df8619">SOC_XWR16XX_MSS_CHIRPINFO_SIZE</a>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="separator:gaa5a569b57388829d73fb4a0c46df8619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a79098793f68642dd6e6e5b68f8975d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6a79098793f68642dd6e6e5b68f8975d">SOC_XWR16XX_MSS_HSRAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x52080000U</td></tr>
<tr class="separator:ga6a79098793f68642dd6e6e5b68f8975d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5549573de0598dcbb630c189e9bed25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae5549573de0598dcbb630c189e9bed25">SOC_XWR16XX_MSS_HSRAM_SIZE</a>&#160;&#160;&#160;0x8000U</td></tr>
<tr class="separator:gae5549573de0598dcbb630c189e9bed25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f23b05007e7f5acb3c17b506cb3ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96f23b05007e7f5acb3c17b506cb3ce2">SOC_XWR16XX_MSS_EXT_FLASH_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0000000U</td></tr>
<tr class="separator:ga96f23b05007e7f5acb3c17b506cb3ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada22d8c287c5f95d47225a81cd56a8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gada22d8c287c5f95d47225a81cd56a8fc">SOC_XWR16XX_MSS_QSPI_BASE_ADDRESS</a>&#160;&#160;&#160;0xC0800000U</td></tr>
<tr class="separator:gada22d8c287c5f95d47225a81cd56a8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0219dae179f6701420e73f702f98b9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0219dae179f6701420e73f702f98b9c3">SOC_XWR16XX_MSS_DMA_2_PKT_BASE_ADDRESS</a>&#160;&#160;&#160;0xFCF81000U</td></tr>
<tr class="separator:ga0219dae179f6701420e73f702f98b9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b92405a369aebfb1624d6e43b726ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3b92405a369aebfb1624d6e43b726ea8">SOC_XWR16XX_MSS_DMA_2_CTRL_BASE_ADDRESS</a>&#160;&#160;&#160;0xFCFFF800U</td></tr>
<tr class="separator:ga3b92405a369aebfb1624d6e43b726ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23946e57666bb3a984ceec2d0cf0d599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga23946e57666bb3a984ceec2d0cf0d599">SOC_XWR16XX_MSS_DTHE_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD000000U</td></tr>
<tr class="separator:ga23946e57666bb3a984ceec2d0cf0d599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66dde3bdf36b2461d18ea84754708c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga66dde3bdf36b2461d18ea84754708c66">SOC_XWR16XX_MSS_SHA_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD004000U</td></tr>
<tr class="separator:ga66dde3bdf36b2461d18ea84754708c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef90ffa3a82783508f6293f49942b87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaef90ffa3a82783508f6293f49942b87f">SOC_XWR16XX_MSS_AES_BASE_ADDRESS</a>&#160;&#160;&#160;0xFD006000U</td></tr>
<tr class="separator:gaef90ffa3a82783508f6293f49942b87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b7a195b40f07683ad3dd35f9dd12c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga24b7a195b40f07683ad3dd35f9dd12c2">SOC_XWR16XX_MSS_CRC_BASE_ADDRESS</a>&#160;&#160;&#160;0xFE000000U</td></tr>
<tr class="separator:ga24b7a195b40f07683ad3dd35f9dd12c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902a359c3dca25bc58e1b47cee37c36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga902a359c3dca25bc58e1b47cee37c36a">SOC_XWR16XX_MSS_MIBSPIA_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0E0000U</td></tr>
<tr class="separator:ga902a359c3dca25bc58e1b47cee37c36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19c569313f0abfe968180149cc58aeeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga19c569313f0abfe968180149cc58aeeb">SOC_XWR16XX_MSS_MIBSPIB_RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF0C0000U</td></tr>
<tr class="separator:ga19c569313f0abfe968180149cc58aeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7547e7ff349b3df1101a9a2d12e4128a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7547e7ff349b3df1101a9a2d12e4128a">SOC_XWR16XX_MSS_DCAN_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF1E0000U</td></tr>
<tr class="separator:ga7547e7ff349b3df1101a9a2d12e4128a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59afd7f7bd5fd5977bd4c3576184c200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga59afd7f7bd5fd5977bd4c3576184c200">SOC_XWR16XX_MSS_MCAN_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFF500000U</td></tr>
<tr class="separator:ga59afd7f7bd5fd5977bd4c3576184c200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bd6b3c5e0db467a24c51be75a79c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga15bd6b3c5e0db467a24c51be75a79c1c">SOC_XWR16XX_MSS_GIO_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7BC00U</td></tr>
<tr class="separator:ga15bd6b3c5e0db467a24c51be75a79c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d3d2825894d0453865b785b860edd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga30d3d2825894d0453865b785b860edd9">SOC_XWR16XX_MSS_MCAN_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7C800U</td></tr>
<tr class="separator:ga30d3d2825894d0453865b785b860edd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b71c0b6a0eabd4d2e23599e2977e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga25b71c0b6a0eabd4d2e23599e2977e4b">SOC_XWR16XX_MSS_I2C_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7D400U</td></tr>
<tr class="separator:ga25b71c0b6a0eabd4d2e23599e2977e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e222aaed6146162e12358f00a7afd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga02e222aaed6146162e12358f00a7afd8">SOC_XWR16XX_MSS_DCAN_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7DC00U</td></tr>
<tr class="separator:ga02e222aaed6146162e12358f00a7afd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904fff6ee22a23eb1dab4ab1565034ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga904fff6ee22a23eb1dab4ab1565034ce">SOC_XWR16XX_MSS_SCI_A_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E500U</td></tr>
<tr class="separator:ga904fff6ee22a23eb1dab4ab1565034ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a34e83b162868a00b0cd964ab810ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga42a34e83b162868a00b0cd964ab810ff">SOC_XWR16XX_MSS_SCI_B_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7E700U</td></tr>
<tr class="separator:ga42a34e83b162868a00b0cd964ab810ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac25e4a50455890afc96c403ac71a667b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gac25e4a50455890afc96c403ac71a667b">SOC_XWR16XX_MSS_MIBSPIA_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F400U</td></tr>
<tr class="separator:gac25e4a50455890afc96c403ac71a667b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d7c475c37cc25391a9f7a0c9665071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa6d7c475c37cc25391a9f7a0c9665071">SOC_XWR16XX_MSS_MIBSPIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7F600U</td></tr>
<tr class="separator:gaa6d7c475c37cc25391a9f7a0c9665071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga946733aa1478c64806069b6f470d6337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga946733aa1478c64806069b6f470d6337">SOC_XWR16XX_MSS_GPIO_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF7BC00U</td></tr>
<tr class="separator:ga946733aa1478c64806069b6f470d6337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf6c851899a56beae59f89f212f1345e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaf6c851899a56beae59f89f212f1345e">SOC_XWR16XX_MSS_DMA_1_PKT_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFF80000U</td></tr>
<tr class="separator:gaaf6c851899a56beae59f89f212f1345e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792b2e1f96361f9c21c4fdb68edb870d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga792b2e1f96361f9c21c4fdb68edb870d">SOC_XWR16XX_MSS_TOP_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFE100U</td></tr>
<tr class="separator:ga792b2e1f96361f9c21c4fdb68edb870d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad0cf0590a15d3b1f265e4c89ae8cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9ad0cf0590a15d3b1f265e4c89ae8cac">SOC_XWR16XX_MSS_PINMUX_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEA00U</td></tr>
<tr class="separator:ga9ad0cf0590a15d3b1f265e4c89ae8cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be44aff0d7e2ac518eafc09ceac524e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9be44aff0d7e2ac518eafc09ceac524e">SOC_XWR16XX_MSS_RTIB_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFEE00U</td></tr>
<tr class="separator:ga9be44aff0d7e2ac518eafc09ceac524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b8e9866d303bb09e307e9ca19979ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gad8b8e9866d303bb09e307e9ca19979ed">SOC_XWR16XX_MSS_ESM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF500U</td></tr>
<tr class="separator:gad8b8e9866d303bb09e307e9ca19979ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga034ff868b419341cb6ecb1d90922e0cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga034ff868b419341cb6ecb1d90922e0cd">SOC_XWR16XX_MSS_GPCFG_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF800U</td></tr>
<tr class="separator:ga034ff868b419341cb6ecb1d90922e0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c0622eb9fd420b23ef450d709c84de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga88c0622eb9fd420b23ef450d709c84de">SOC_XWR16XX_MSS_DMA_1_CTRL_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFF000U</td></tr>
<tr class="separator:ga88c0622eb9fd420b23ef450d709c84de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118bd2814b8b66a2cc768f8a321a0534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga118bd2814b8b66a2cc768f8a321a0534">SOC_XWR16XX_MSS_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0xFFFFFF00U</td></tr>
<tr class="separator:ga118bd2814b8b66a2cc768f8a321a0534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05cce5db20ab412de7320799b31fa0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab05cce5db20ab412de7320799b31fa0f">SOC_XWR16XX_MSS_MBOX_MSS_BSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608000U</td></tr>
<tr class="separator:gab05cce5db20ab412de7320799b31fa0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf95a1250fdc06efdbde11912fc8dfcd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf95a1250fdc06efdbde11912fc8dfcd3">SOC_XWR16XX_MSS_MBOX_MSS_BSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0602000U</td></tr>
<tr class="separator:gaf95a1250fdc06efdbde11912fc8dfcd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16d7a4d3dcf43dd108b8e3e66089553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gae16d7a4d3dcf43dd108b8e3e66089553">SOC_XWR16XX_MSS_MBOX_BSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608600U</td></tr>
<tr class="separator:gae16d7a4d3dcf43dd108b8e3e66089553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42f0b85fd55f119518627a2a035d52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf42f0b85fd55f119518627a2a035d52f">SOC_XWR16XX_MSS_MBOX_BSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0601000U</td></tr>
<tr class="separator:gaf42f0b85fd55f119518627a2a035d52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eba9cc536c6c1c7a4e1dfa2b83af357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0eba9cc536c6c1c7a4e1dfa2b83af357">SOC_XWR16XX_MSS_MBOX_MSS_DSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608400U</td></tr>
<tr class="separator:ga0eba9cc536c6c1c7a4e1dfa2b83af357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e8ebe8594b70f4e47d345df8f671f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga67e8ebe8594b70f4e47d345df8f671f8">SOC_XWR16XX_MSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0604000U</td></tr>
<tr class="separator:ga67e8ebe8594b70f4e47d345df8f671f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eca089956c0a1f04d41b0badfd2925f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga9eca089956c0a1f04d41b0badfd2925f">SOC_XWR16XX_MSS_MBOX_DSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0608300U</td></tr>
<tr class="separator:ga9eca089956c0a1f04d41b0badfd2925f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490eb05a884e41ca8009c1593eb1760f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga490eb05a884e41ca8009c1593eb1760f">SOC_XWR16XX_MSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0xF0605000U</td></tr>
<tr class="separator:ga490eb05a884e41ca8009c1593eb1760f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd3b05d3ff993ed88c2991b15f1ea01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gafcd3b05d3ff993ed88c2991b15f1ea01">SOC_XWR16XX_MSS_SPIA_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(0U)   /* SPIA Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:gafcd3b05d3ff993ed88c2991b15f1ea01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad489d8134acfccfa451829ff0151e97c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad489d8134acfccfa451829ff0151e97c">SOC_XWR16XX_MSS_SPIA_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(1U)   /* SPIA Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:gad489d8134acfccfa451829ff0151e97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e5a8794176c4014153febf000e7dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga01e5a8794176c4014153febf000e7dca">SOC_XWR16XX_MSS_SPIB_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(2U)   /* SPIB Channle-1 DMA Request Line                      */</td></tr>
<tr class="separator:ga01e5a8794176c4014153febf000e7dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f1be951df2e3e9f02f560ea1040c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga53f1be951df2e3e9f02f560ea1040c65">SOC_XWR16XX_MSS_SPIB_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(3U)   /* SPIB Channle-0 DMA Request Line                      */</td></tr>
<tr class="separator:ga53f1be951df2e3e9f02f560ea1040c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f04cf091d886e03c6b925a228b4241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf2f04cf091d886e03c6b925a228b4241">SOC_XWR16XX_MSS_QSPI_DMA_REQ</a>&#160;&#160;&#160;(4U)   /* QSPI DMA Request Line                                */</td></tr>
<tr class="separator:gaf2f04cf091d886e03c6b925a228b4241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040af6819d8bf2e7569d1393a280245c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga040af6819d8bf2e7569d1393a280245c">SOC_XWR16XX_MSS_SPIA_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(5U)   /* SPIA Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:ga040af6819d8bf2e7569d1393a280245c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cda246bc4d07e761674464e5fa47946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3cda246bc4d07e761674464e5fa47946">SOC_XWR16XX_MSS_DCAN_IF2_DMA_REQ</a>&#160;&#160;&#160;(6U)   /* DCAN DMA request assignment For Interface Register 2 */</td></tr>
<tr class="separator:ga3cda246bc4d07e761674464e5fa47946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336631672a0c119bb66a7bd890acf149"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga336631672a0c119bb66a7bd890acf149">SOC_XWR16XX_MSS_CBUFF_DMA_REQ</a>&#160;&#160;&#160;(7U)   /* Common buffer DMA Request Line                       */</td></tr>
<tr class="separator:ga336631672a0c119bb66a7bd890acf149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae806e062c39dbee7e0792ad9cdfb9b61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae806e062c39dbee7e0792ad9cdfb9b61">SOC_XWR16XX_MSS_DCAN_IF1_DMA_REQ</a>&#160;&#160;&#160;(8U)   /* DCAN DMA request assignment For Interface Register 1 */</td></tr>
<tr class="separator:gae806e062c39dbee7e0792ad9cdfb9b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d4841ae4308227de1046a13f770c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9d4841ae4308227de1046a13f770c0e9">SOC_XWR16XX_MSS_SPIA_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(9U)   /* SPIA Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:ga9d4841ae4308227de1046a13f770c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b704938012e6edceee7efb36a5fe5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga4b704938012e6edceee7efb36a5fe5f9">SOC_XWR16XX_MSS_I2C_RX_DMA_REQ</a>&#160;&#160;&#160;(10U)  /* Channel ID for I2C RX DMA Request                    */</td></tr>
<tr class="separator:ga4b704938012e6edceee7efb36a5fe5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadade365a69ab1c8da15d39df96b21944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadade365a69ab1c8da15d39df96b21944">SOC_XWR16XX_MSS_I2C_TX_DMA_REQ</a>&#160;&#160;&#160;(11U)  /* Channel ID for I2C TX DMA Request                    */</td></tr>
<tr class="separator:gadade365a69ab1c8da15d39df96b21944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf4f426da95d38ad7a5f76f4a5144ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9cf4f426da95d38ad7a5f76f4a5144ee">SOC_XWR16XX_MSS_RTI_COMP0_DMA_REQ</a>&#160;&#160;&#160;(12U)  /* RTI DMA request  for Compare 0                       */</td></tr>
<tr class="separator:ga9cf4f426da95d38ad7a5f76f4a5144ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7d32a7652e6222eb95157a07a3bc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gabc7d32a7652e6222eb95157a07a3bc68">SOC_XWR16XX_MSS_RTI_COMP1_DMA_REQ</a>&#160;&#160;&#160;(13U)  /* RTI DMA request  for Compare 1                       */</td></tr>
<tr class="separator:gabc7d32a7652e6222eb95157a07a3bc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432169143eb34d8674bcdac06d9a246c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga432169143eb34d8674bcdac06d9a246c">SOC_XWR16XX_MSS_DCAN_IF3_DMA_REQ</a>&#160;&#160;&#160;(16U)  /* DCAN DMA request assignment For Interface Register 3 */</td></tr>
<tr class="separator:ga432169143eb34d8674bcdac06d9a246c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f572cc41fdc955446ada7ac10c2b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga72f572cc41fdc955446ada7ac10c2b13">SOC_XWR16XX_MSS_SPIA_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(17U)  /* SPIA Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:ga72f572cc41fdc955446ada7ac10c2b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebe0c06c60d36141617e9aeed23bfef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga9ebe0c06c60d36141617e9aeed23bfef">SOC_XWR16XX_MSS_RTI_COMP2_DMA_REQ</a>&#160;&#160;&#160;(18U)  /* RTI DMA request for Compare 2                        */</td></tr>
<tr class="separator:ga9ebe0c06c60d36141617e9aeed23bfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759c9cb902da4e3d94c110ffe38c09ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga759c9cb902da4e3d94c110ffe38c09ba">SOC_XWR16XX_MSS_RTI_COMP3_DMA_REQ</a>&#160;&#160;&#160;(19U)  /* RTI DMA request for Compare 3                        */</td></tr>
<tr class="separator:ga759c9cb902da4e3d94c110ffe38c09ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d4430a160f91faa580e2a274291b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga14d4430a160f91faa580e2a274291b52">SOC_XWR16XX_MSS_WDT_DMA_REQ0</a>&#160;&#160;&#160;(20U)  /* WatchDog DMA Request 0                               */</td></tr>
<tr class="separator:ga14d4430a160f91faa580e2a274291b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a07a0b4abaf01646535eba8be583d5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga8a07a0b4abaf01646535eba8be583d5f">SOC_XWR16XX_MSS_WDT_DMA_REQ1</a>&#160;&#160;&#160;(21U)  /* WatchDog DMA Request 1                               */</td></tr>
<tr class="separator:ga8a07a0b4abaf01646535eba8be583d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a35b8d06903eef6cb5704784a3e99d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1a35b8d06903eef6cb5704784a3e99d3">SOC_XWR16XX_MSS_SPIA_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(22U)  /* SPIA Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:ga1a35b8d06903eef6cb5704784a3e99d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f9443f05a7c9897a2c0eeee1d001c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga96f9443f05a7c9897a2c0eeee1d001c5">SOC_XWR16XX_MSS_EPWM3_DMA_REQ0</a>&#160;&#160;&#160;(23U)  /* ePWM3 DMA Request Line-0                             */</td></tr>
<tr class="separator:ga96f9443f05a7c9897a2c0eeee1d001c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53742bed2dc58e0f62de7c9d93c8e365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga53742bed2dc58e0f62de7c9d93c8e365">SOC_XWR16XX_MSS_WDT_DMA_REQ2</a>&#160;&#160;&#160;(24U)  /* WatchDog DMA Request 2                               */</td></tr>
<tr class="separator:ga53742bed2dc58e0f62de7c9d93c8e365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc11f17f20d1e3a601311cff39d08ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gacc11f17f20d1e3a601311cff39d08ebb">SOC_XWR16XX_MSS_WDT_DMA_REQ3</a>&#160;&#160;&#160;(25U)  /* WatchDog DMA Request 3                               */</td></tr>
<tr class="separator:gacc11f17f20d1e3a601311cff39d08ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074ced4b8a2cf645c6ab3e5654589f07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga074ced4b8a2cf645c6ab3e5654589f07">SOC_XWR16XX_MSS_CRC_CH1_DMA_REQ</a>&#160;&#160;&#160;(26U)  /* MCRC DMA Request For Channel 1                       */</td></tr>
<tr class="separator:ga074ced4b8a2cf645c6ab3e5654589f07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa37a608ff8ee63fb39f5ab3897b9727b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa37a608ff8ee63fb39f5ab3897b9727b">SOC_XWR16XX_MSS_CRC_CH2_DMA_REQ</a>&#160;&#160;&#160;(27U)  /* MCRC DMA Request For Channel 2                       */</td></tr>
<tr class="separator:gaa37a608ff8ee63fb39f5ab3897b9727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7039a384cffb8f3b0084d6fdd6893163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7039a384cffb8f3b0084d6fdd6893163">SOC_XWR16XX_MSS_SCIB_RX_DMA_REQ</a>&#160;&#160;&#160;(28U)  /* Channel ID for SCI2-B RX DMA Request                 */</td></tr>
<tr class="separator:ga7039a384cffb8f3b0084d6fdd6893163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57cac9b1e2a435633ddbe0672a648245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga57cac9b1e2a435633ddbe0672a648245">SOC_XWR16XX_MSS_SCIB_TX_DMA_REQ</a>&#160;&#160;&#160;(29U)  /* Channel ID for SCI-B TX DMA Request                  */</td></tr>
<tr class="separator:ga57cac9b1e2a435633ddbe0672a648245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ecbc75cccd64b8383b369dddb15555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga14ecbc75cccd64b8383b369dddb15555">SOC_XWR16XX_MSS_SCIA_RX_DMA_REQ</a>&#160;&#160;&#160;(30U)  /* Channel ID for SCI-A RX DMA Request                  */</td></tr>
<tr class="separator:ga14ecbc75cccd64b8383b369dddb15555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38071a99f2f6c81bab7bd127a0f94304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga38071a99f2f6c81bab7bd127a0f94304">SOC_XWR16XX_MSS_SCIA_TX_DMA_REQ</a>&#160;&#160;&#160;(31U)  /* Channel ID for SCI-A TX DMA Request                  */</td></tr>
<tr class="separator:ga38071a99f2f6c81bab7bd127a0f94304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd07ed7e1293b70cea0b34e6a51c864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga6fd07ed7e1293b70cea0b34e6a51c864">SOC_XWR16XX_MSS_GIO0_DMA_REQ</a>&#160;&#160;&#160;(32U)  /* GIO-0 DMA Request                                    */</td></tr>
<tr class="separator:ga6fd07ed7e1293b70cea0b34e6a51c864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a88df72d8e5ebfb779d0fcab74c9d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga1a88df72d8e5ebfb779d0fcab74c9d08">SOC_XWR16XX_MSS_GIO1_DMA_REQ</a>&#160;&#160;&#160;(33U)  /* GIO-1 DMA Request                                    */</td></tr>
<tr class="separator:ga1a88df72d8e5ebfb779d0fcab74c9d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d2f6d314cbd90022cc1e70e9841500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac9d2f6d314cbd90022cc1e70e9841500">SOC_XWR16XX_MSS_GIO2_DMA_REQ</a>&#160;&#160;&#160;(34U)  /* GIO-2 DMA Request                                    */</td></tr>
<tr class="separator:gac9d2f6d314cbd90022cc1e70e9841500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e2a6bc761fab0ea1bb08b001841c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga94e2a6bc761fab0ea1bb08b001841c0e">SOC_XWR16XX_MSS_EPWM1_DMA_REQ0</a>&#160;&#160;&#160;(35U)  /* ePWM1 DMA Request Line-0                             */</td></tr>
<tr class="separator:ga94e2a6bc761fab0ea1bb08b001841c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79b1d7d2f42e1dbd7826ad86e591728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad79b1d7d2f42e1dbd7826ad86e591728">SOC_XWR16XX_MSS_SPIB_CHAN2_DMA_REQ</a>&#160;&#160;&#160;(37U)  /* SPIB Channle-2 DMA Request Line                      */</td></tr>
<tr class="separator:gad79b1d7d2f42e1dbd7826ad86e591728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51caf4386ec3082b7730ec054733124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gac51caf4386ec3082b7730ec054733124">SOC_XWR16XX_MSS_SPIB_CHAN3_DMA_REQ</a>&#160;&#160;&#160;(38U)  /* SPIB Channle-3 DMA Request Line                      */</td></tr>
<tr class="separator:gac51caf4386ec3082b7730ec054733124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e89f1a52f1d886598a5526b5a809b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga24e89f1a52f1d886598a5526b5a809b0">SOC_XWR16XX_MSS_EPWM1_DMA_REQ1</a>&#160;&#160;&#160;(39U)  /* ePWM1 DMA Request Line-1                             */</td></tr>
<tr class="separator:ga24e89f1a52f1d886598a5526b5a809b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181ce3493f1a48cc8123f7de6a4af644"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga181ce3493f1a48cc8123f7de6a4af644">SOC_XWR16XX_MSS_EPWM2_DMA_REQ1</a>&#160;&#160;&#160;(40U)  /* ePWM2 DMA Request Line-1                             */</td></tr>
<tr class="separator:ga181ce3493f1a48cc8123f7de6a4af644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b446c7d340dcc815871b84b7936ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga76b446c7d340dcc815871b84b7936ebc">SOC_XWR16XX_MSS_EPWM2_DMA_REQ2</a>&#160;&#160;&#160;(41U)  /* ePWM2 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga76b446c7d340dcc815871b84b7936ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga658cd1546cc4c27fda222cdf04c12745"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga658cd1546cc4c27fda222cdf04c12745">SOC_XWR16XX_MSS_SPIB_CHAN4_DMA_REQ</a>&#160;&#160;&#160;(42U)  /* SPIB Channle-4 DMA Request Line                      */</td></tr>
<tr class="separator:ga658cd1546cc4c27fda222cdf04c12745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cc82e30e81ce39c51509bb0c565f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga92cc82e30e81ce39c51509bb0c565f14">SOC_XWR16XX_MSS_SPIB_CHAN5_DMA_REQ</a>&#160;&#160;&#160;(43U)  /* SPIB Channle-5 DMA Request Line                      */</td></tr>
<tr class="separator:ga92cc82e30e81ce39c51509bb0c565f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70781ffacc23d49eb31d897c5d9a17e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga70781ffacc23d49eb31d897c5d9a17e6">SOC_XWR16XX_MSS_EPWM1_DMA_REQ2</a>&#160;&#160;&#160;(45U)  /* ePWM1 DMA Request Line-2                             */</td></tr>
<tr class="separator:ga70781ffacc23d49eb31d897c5d9a17e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2092327f43c3a702ebcebcaf6484d08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga2092327f43c3a702ebcebcaf6484d08b">SOC_XWR16XX_MSS_GIO14_DMA_REQ</a>&#160;&#160;&#160;(46U)  /* GIO-14 DMA Request                                   */</td></tr>
<tr class="separator:ga2092327f43c3a702ebcebcaf6484d08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b184b84879fb2b8ccaec2c923f80bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga7b184b84879fb2b8ccaec2c923f80bc4">SOC_XWR16XX_MSS_GIO15_DMA_REQ</a>&#160;&#160;&#160;(47U)  /* GIO-15 DMA Request                                   */</td></tr>
<tr class="separator:ga7b184b84879fb2b8ccaec2c923f80bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae12e052f4e444fc13a2b9e8587c928ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae12e052f4e444fc13a2b9e8587c928ab">SOC_XWR16XX_MSS_SHA0_DMA_REQ</a>&#160;&#160;&#160;(48U)  /* CRYPTO SHA-0 DMA Request                             */</td></tr>
<tr class="separator:gae12e052f4e444fc13a2b9e8587c928ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5ae06806fe94d12e1a504dabc7ce761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae5ae06806fe94d12e1a504dabc7ce761">SOC_XWR16XX_MSS_SHA1_DMA_REQ</a>&#160;&#160;&#160;(49U)  /* CRYPTO SHA-1 DMA Request                             */</td></tr>
<tr class="separator:gae5ae06806fe94d12e1a504dabc7ce761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce587b7a4b4004fa875d1041e91e37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gadce587b7a4b4004fa875d1041e91e37a">SOC_XWR16XX_MSS_SHA2_DMA_REQ</a>&#160;&#160;&#160;(50U)  /* CRYPTO SHA-2 DMA Request                             */</td></tr>
<tr class="separator:gadce587b7a4b4004fa875d1041e91e37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1262c2fe6560f195ad28be29838be4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf1262c2fe6560f195ad28be29838be4f">SOC_XWR16XX_MSS_SHA3_DMA_REQ</a>&#160;&#160;&#160;(51U)  /* CRYPTO SHA-3 DMA Request                             */</td></tr>
<tr class="separator:gaf1262c2fe6560f195ad28be29838be4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade686a3f7fd7aa19af99577cb7ff449d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gade686a3f7fd7aa19af99577cb7ff449d">SOC_XWR16XX_MSS_SHA4_DMA_REQ</a>&#160;&#160;&#160;(52U)  /* CRYPTO SHA-4 DMA Request                             */</td></tr>
<tr class="separator:gade686a3f7fd7aa19af99577cb7ff449d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4a25cd47b35d3aaa2d8b45234a2ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3b4a25cd47b35d3aaa2d8b45234a2ebf">SOC_XWR16XX_MSS_SHA5_DMA_REQ</a>&#160;&#160;&#160;(53U)  /* CRYPTO SHA-5 DMA Request                             */</td></tr>
<tr class="separator:ga3b4a25cd47b35d3aaa2d8b45234a2ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb211e9fd1617a8bcf8b4dd9284a4ed4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaeb211e9fd1617a8bcf8b4dd9284a4ed4">SOC_XWR16XX_MSS_AES0_DMA_REQ</a>&#160;&#160;&#160;(54U)  /* CRYPTO AES-0 DMA Request                             */</td></tr>
<tr class="separator:gaeb211e9fd1617a8bcf8b4dd9284a4ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99df29ce5320534ab732b067568d632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gad99df29ce5320534ab732b067568d632">SOC_XWR16XX_MSS_AES1_DMA_REQ</a>&#160;&#160;&#160;(55U)  /* CRYPTO AES-1 DMA Request                             */</td></tr>
<tr class="separator:gad99df29ce5320534ab732b067568d632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1868d1ab80513ceee6405fd6f1bc303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaa1868d1ab80513ceee6405fd6f1bc303">SOC_XWR16XX_MSS_AES2_DMA_REQ</a>&#160;&#160;&#160;(56U)  /* CRYPTO AES-2 DMA Request                             */</td></tr>
<tr class="separator:gaa1868d1ab80513ceee6405fd6f1bc303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df0fab4b3a326ad9ad1c712042e01cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga0df0fab4b3a326ad9ad1c712042e01cb">SOC_XWR16XX_MSS_AES3_DMA_REQ</a>&#160;&#160;&#160;(57U)  /* CRYPTO AES-3 DMA Request                             */</td></tr>
<tr class="separator:ga0df0fab4b3a326ad9ad1c712042e01cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga992175f28d7f35d9e3abed8473aac0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga992175f28d7f35d9e3abed8473aac0da">SOC_XWR16XX_MSS_AES4_DMA_REQ</a>&#160;&#160;&#160;(58U)  /* CRYPTO AES-4 DMA Request                             */</td></tr>
<tr class="separator:ga992175f28d7f35d9e3abed8473aac0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef68788d2319bafa89b7151f5df9391f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaef68788d2319bafa89b7151f5df9391f">SOC_XWR16XX_MSS_AES5_DMA_REQ</a>&#160;&#160;&#160;(59U)  /* CRYPTO AES-5 DMA Request                             */</td></tr>
<tr class="separator:gaef68788d2319bafa89b7151f5df9391f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae39941d78168a76abb292f33a96b39ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gae39941d78168a76abb292f33a96b39ab">SOC_XWR16XX_MSS_AES6_DMA_REQ</a>&#160;&#160;&#160;(60U)  /* CRYPTO AES-6 DMA Request                             */</td></tr>
<tr class="separator:gae39941d78168a76abb292f33a96b39ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca78ab375e38585dc09749138050c454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaca78ab375e38585dc09749138050c454">SOC_XWR16XX_MSS_AES7_DMA_REQ</a>&#160;&#160;&#160;(61U)  /* CRYPTO AES-7 DMA Request                             */</td></tr>
<tr class="separator:gaca78ab375e38585dc09749138050c454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf06e0018beb43f53c379f251a5ec0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gabf06e0018beb43f53c379f251a5ec0cb">SOC_XWR16XX_MSS_MACN_CHAN0_DMA_REQ</a>&#160;&#160;&#160;(62U)  /* MCAN/CAN-FD Channel-0 DMA Request                    */</td></tr>
<tr class="separator:gabf06e0018beb43f53c379f251a5ec0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb964e5250e7624e08823ccd6612187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga3cb964e5250e7624e08823ccd6612187">SOC_XWR16XX_MSS_MACN_CHAN1_DMA_REQ</a>&#160;&#160;&#160;(63U)  /* MCAN/CAN-FD Channel-1 DMA Request                    */</td></tr>
<tr class="separator:ga3cb964e5250e7624e08823ccd6612187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50cfd3143707710c26006b5bd135368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#gaf50cfd3143707710c26006b5bd135368">SOC_XWR16XX_NUM_DMA_CHANNELS_PER_INSTANCE</a>&#160;&#160;&#160;(32U)  /* Number of DMA channels per DMA instance              */</td></tr>
<tr class="separator:gaf50cfd3143707710c26006b5bd135368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478793e48307cee4952d4347a0856208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_m_a___r_e_q_l_i_n_e_s.html#ga478793e48307cee4952d4347a0856208">SOC_XWR16XX_NUM_DMA_REQLINES_PER_INSTANCE</a>&#160;&#160;&#160;(64U)  /* Number of DMA REQ Lines per DMA instance             */</td></tr>
<tr class="separator:ga478793e48307cee4952d4347a0856208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga547632d6feb94a50bef3a4b1643b5592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga547632d6feb94a50bef3a4b1643b5592">SOC_XWR16XX_MSS_ESM_HIGH_PRIORITY_INT</a>&#160;&#160;&#160;(0U)      /* VIM Line for ESM High Priority Interrupt         */</td></tr>
<tr class="separator:ga547632d6feb94a50bef3a4b1643b5592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94eef101d5d07f26935ce04f8de2e90d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga94eef101d5d07f26935ce04f8de2e90d">SOC_XWR16XX_MSS_RTI_COMPARE0_INT</a>&#160;&#160;&#160;(2U)      /* RTI Interrupt 0                                  */</td></tr>
<tr class="separator:ga94eef101d5d07f26935ce04f8de2e90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a926ffa9520da9643857471e274200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac9a926ffa9520da9643857471e274200">SOC_XWR16XX_MSS_RTI_COMPARE1_INT</a>&#160;&#160;&#160;(3U)      /* RTI Interrupt 1                                  */</td></tr>
<tr class="separator:gac9a926ffa9520da9643857471e274200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13194adc428fe1f9b81ca57b75c22af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga13194adc428fe1f9b81ca57b75c22af8">SOC_XWR16XX_MSS_RTI_COMPARE2_INT</a>&#160;&#160;&#160;(4U)      /* RTI Interrupt 2                                  */</td></tr>
<tr class="separator:ga13194adc428fe1f9b81ca57b75c22af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad22c2792c5f0bb8a6d3000c96279894a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad22c2792c5f0bb8a6d3000c96279894a">SOC_XWR16XX_MSS_RTI_COMPARE3_INT</a>&#160;&#160;&#160;(5U)      /* RTI Interrupt 3                                  */</td></tr>
<tr class="separator:gad22c2792c5f0bb8a6d3000c96279894a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece07048e1dfee864dee4cfb25149327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaece07048e1dfee864dee4cfb25149327">SOC_XWR16XX_MSS_RTI_OVRFLW0_INT</a>&#160;&#160;&#160;(6U)      /* RTI OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gaece07048e1dfee864dee4cfb25149327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a8c5c577a16a118a9d0fe47f259f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga27a8c5c577a16a118a9d0fe47f259f1c">SOC_XWR16XX_MSS_RTI_OVRFLW1_INT</a>&#160;&#160;&#160;(7U)      /* RTI OverFlow Interrupt 1                         */</td></tr>
<tr class="separator:ga27a8c5c577a16a118a9d0fe47f259f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5128b19ba9aa348b916294a7ae6ad1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad5128b19ba9aa348b916294a7ae6ad1d">SOC_XWR16XX_MSS_RTI_TIMEBASE_INT</a>&#160;&#160;&#160;(8U)      /* Timebase Interrupt Channel                       */</td></tr>
<tr class="separator:gad5128b19ba9aa348b916294a7ae6ad1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8084fddabb08adb475559d048f20cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d8084fddabb08adb475559d048f20cd">SOC_XWR16XX_MSS_GIO_LVL0_INT</a>&#160;&#160;&#160;(9U)      /* GIO high level Interrupt                         */</td></tr>
<tr class="separator:ga1d8084fddabb08adb475559d048f20cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b5a0944648dca39f942e1e437f7eb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga47b5a0944648dca39f942e1e437f7eb5">SOC_XWR16XX_MSS_WDT_REQ0_INT</a>&#160;&#160;&#160;(10U)     /* WDT Interrupt 0                                  */</td></tr>
<tr class="separator:ga47b5a0944648dca39f942e1e437f7eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564d2c15a1eca54a4fb9fbacf0281db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga564d2c15a1eca54a4fb9fbacf0281db3">SOC_XWR16XX_MSS_WDT_REQ1_INT</a>&#160;&#160;&#160;(11U)     /* WDT Interrupt 1                                  */</td></tr>
<tr class="separator:ga564d2c15a1eca54a4fb9fbacf0281db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3e8c1213f77a22396bcdc5b8048ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gade3e8c1213f77a22396bcdc5b8048ab0">SOC_XWR16XX_MSS_SPIA_LVL0_INT</a>&#160;&#160;&#160;(12U)     /* SPIA Interrupt Level 0                           */</td></tr>
<tr class="separator:gade3e8c1213f77a22396bcdc5b8048ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c76bb372c2b5e0e1927ca8f0f48e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga51c76bb372c2b5e0e1927ca8f0f48e54">SOC_XWR16XX_MSS_WDT_REQ2_INT</a>&#160;&#160;&#160;(13U)     /* WDT Interrupt 2                                  */</td></tr>
<tr class="separator:ga51c76bb372c2b5e0e1927ca8f0f48e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a53d08aaf31d5fdf91f175c8682bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7a53d08aaf31d5fdf91f175c8682bbcb">SOC_XWR16XX_MSS_WDT_REQ3_INT</a>&#160;&#160;&#160;(14U)     /* WDT Interrupt 3                                  */</td></tr>
<tr class="separator:ga7a53d08aaf31d5fdf91f175c8682bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23c30886e9945c456cb7168d08dc236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac23c30886e9945c456cb7168d08dc236">SOC_XWR16XX_MSS_WDT_OVRFLW0_INT</a>&#160;&#160;&#160;(15U)     /* WDT OverFlow Interrupt 0                         */</td></tr>
<tr class="separator:gac23c30886e9945c456cb7168d08dc236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f23e4c83115f321a6b7f790beaa7b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2f23e4c83115f321a6b7f790beaa7b94">SOC_XWR16XX_MSS_DCAN_LVL0_INT</a>&#160;&#160;&#160;(16U)     /* DCAN Interrupt Level 0                           */</td></tr>
<tr class="separator:ga2f23e4c83115f321a6b7f790beaa7b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391762c7d97f32b9b706b38cdf248c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab391762c7d97f32b9b706b38cdf248c1">SOC_XWR16XX_MSS_SPIB_LVL0_INT</a>&#160;&#160;&#160;(17U)     /* SPIB Interrupt Level 0                           */</td></tr>
<tr class="separator:gab391762c7d97f32b9b706b38cdf248c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c59f4b3404e7ab1c499bebb319e441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab7c59f4b3404e7ab1c499bebb319e441">SOC_XWR16XX_MSS_GPIO0_INT</a>&#160;&#160;&#160;(18U)     /* GPIO Interrupt Req0                              */</td></tr>
<tr class="separator:gab7c59f4b3404e7ab1c499bebb319e441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692328041f1b46fb651dc2d82231104f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga692328041f1b46fb651dc2d82231104f">SOC_XWR16XX_MSS_MCRC_REQ_INT</a>&#160;&#160;&#160;(19U)     /* MCRC Interrupt Req                               */</td></tr>
<tr class="separator:ga692328041f1b46fb651dc2d82231104f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0931007bfd9855a28bccf2d3d31b5684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0931007bfd9855a28bccf2d3d31b5684">SOC_XWR16XX_MSS_ESM_LOW_PRIORITY_INT</a>&#160;&#160;&#160;(20U)     /* VIM Line for ESM Low Priority Interrupt          */</td></tr>
<tr class="separator:ga0931007bfd9855a28bccf2d3d31b5684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d97292650bb96d313b28f362a6ac2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab8d97292650bb96d313b28f362a6ac2c">SOC_XWR16XX_MSS_SYS_SW4_INT</a>&#160;&#160;&#160;(21U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gab8d97292650bb96d313b28f362a6ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga487c3423fb445091806f927ac236f36c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga487c3423fb445091806f927ac236f36c">SOC_XWR16XX_MSS_PMU_IRQ_INT</a>&#160;&#160;&#160;(22U)     /* PMUIRQ - PMU IRQ interrupt                       */</td></tr>
<tr class="separator:ga487c3423fb445091806f927ac236f36c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab96d2703ca543ff4fe613518926476cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab96d2703ca543ff4fe613518926476cb">SOC_XWR16XX_MSS_GIO_LVL1_INT</a>&#160;&#160;&#160;(23U)     /* GIO high level Interrupt Req                     */</td></tr>
<tr class="separator:gab96d2703ca543ff4fe613518926476cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8481592d17d2332c45dff67ad4ccc7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8481592d17d2332c45dff67ad4ccc7f3">SOC_XWR16XX_MSS_WDT_OVRFLW1_INT</a>&#160;&#160;&#160;(24U)     /* WDT OverFlow Interrupt Req1                      */</td></tr>
<tr class="separator:ga8481592d17d2332c45dff67ad4ccc7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc3d6d4c3635300dba055bb6800d1f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacc3d6d4c3635300dba055bb6800d1f5e">SOC_XWR16XX_MSS_WDT_TB_INT</a>&#160;&#160;&#160;(25U)     /* WDT TB Interrupt Req                             */</td></tr>
<tr class="separator:gacc3d6d4c3635300dba055bb6800d1f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b955feebf467ca183ccd969cc343b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae8b955feebf467ca183ccd969cc343b6">SOC_XWR16XX_MSS_SPIA_LVL1_INT</a>&#160;&#160;&#160;(26U)     /* SPIA Interrupt Level 1                           */</td></tr>
<tr class="separator:gae8b955feebf467ca183ccd969cc343b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db5ec724d6f688089240060aaa7cecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6db5ec724d6f688089240060aaa7cecc">SOC_XWR16XX_MSS_QSPI_INT_REQ</a>&#160;&#160;&#160;(27U)     /* QSPI Interrupt                                   */</td></tr>
<tr class="separator:ga6db5ec724d6f688089240060aaa7cecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2457aaccf50cb5b6634663fc9a2b3f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2457aaccf50cb5b6634663fc9a2b3f2f">SOC_XWR16XX_MSS_DMM_38_INT</a>&#160;&#160;&#160;(28U)     /* DMM-38 Software Interrupt                        */</td></tr>
<tr class="separator:ga2457aaccf50cb5b6634663fc9a2b3f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94dd2a6aa8027557f3f207d1e7b232ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga94dd2a6aa8027557f3f207d1e7b232ca">SOC_XWR16XX_MSS_DCAN_LVL1_INT</a>&#160;&#160;&#160;(29U)     /* CAN Interrupt Req1                               */</td></tr>
<tr class="separator:ga94dd2a6aa8027557f3f207d1e7b232ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d8bb18a1dc2b3fa4d857024e93daa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2d8bb18a1dc2b3fa4d857024e93daa07">SOC_XWR16XX_MSS_SPIB_LVL1_INT</a>&#160;&#160;&#160;(30U)     /* SPIB Interrupt Level 1                           */</td></tr>
<tr class="separator:ga2d8bb18a1dc2b3fa4d857024e93daa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07de9ebd4d17d12e04e66a32b98a0b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07de9ebd4d17d12e04e66a32b98a0b74">SOC_XWR16XX_MSS_CRYPTO_SHAS_INT</a>&#160;&#160;&#160;(31U)     /* CRYPTO SHA-S Interrupt                           */</td></tr>
<tr class="separator:ga07de9ebd4d17d12e04e66a32b98a0b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4af584c574ede61b79ed8d1030c150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab4af584c574ede61b79ed8d1030c150a">SOC_XWR16XX_MSS_GPIO1_INT</a>&#160;&#160;&#160;(32U)     /* GPIO Interrupt Req1                              */</td></tr>
<tr class="separator:gab4af584c574ede61b79ed8d1030c150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8350dfc765addd21fef18e06639a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2f8350dfc765addd21fef18e06639a1d">SOC_XWR16XX_MSS_DMA1_FTC_INT</a>&#160;&#160;&#160;(33U)     /* DMA FTC (Frame Transfer Complete) Interrupt      */</td></tr>
<tr class="separator:ga2f8350dfc765addd21fef18e06639a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7778519d11979c00268eabbed6fc9c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7778519d11979c00268eabbed6fc9c11">SOC_XWR16XX_MSS_DMA1_LFS_INT</a>&#160;&#160;&#160;(34U)     /* DMA LFS (Last Frame Transfer Started) Interrupt  */</td></tr>
<tr class="separator:ga7778519d11979c00268eabbed6fc9c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8be66f6ac2bb8add13486cedd37831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9a8be66f6ac2bb8add13486cedd37831">SOC_XWR16XX_MSS_MCAN_LVL0_INT</a>&#160;&#160;&#160;(35U)     /* MCAN/CAN-FD interrupt 0                          */</td></tr>
<tr class="separator:ga9a8be66f6ac2bb8add13486cedd37831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b78c2c3b1d533dd966e8d4de1fdfc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga01b78c2c3b1d533dd966e8d4de1fdfc3">SOC_XWR16XX_MSS_DMM_LVL0_INT</a>&#160;&#160;&#160;(36U)     /* DMM level0 Interrupt                             */</td></tr>
<tr class="separator:ga01b78c2c3b1d533dd966e8d4de1fdfc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e046857d0f8c7cd157cf2d764d6edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2e046857d0f8c7cd157cf2d764d6edd">SOC_XWR16XX_MSS_CRYPTO_SHAP_INT</a>&#160;&#160;&#160;(37U)     /* CRYPTO SHA-P Interrupt                           */</td></tr>
<tr class="separator:gae2e046857d0f8c7cd157cf2d764d6edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac631db3de6da64446ff60cad626fa12d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac631db3de6da64446ff60cad626fa12d">SOC_XWR16XX_MSS_CRYPTO_TRNG_INT</a>&#160;&#160;&#160;(38U)     /* CRYPTO TRNG Interrupt                            */</td></tr>
<tr class="separator:gac631db3de6da64446ff60cad626fa12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300ea1f7947f25755a9df1e220236bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga300ea1f7947f25755a9df1e220236bc3">SOC_XWR16XX_MSS_DMA1_HBC_INT</a>&#160;&#160;&#160;(39U)     /* DMA1 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga300ea1f7947f25755a9df1e220236bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dca240777da654b5aa2dc0d2b0b1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga894dca240777da654b5aa2dc0d2b0b1c">SOC_XWR16XX_MSS_DMA1_BTC_INT</a>&#160;&#160;&#160;(40U)     /* DMA1 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga894dca240777da654b5aa2dc0d2b0b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589e3d25cba9ea3c4bd09cb2aad4d402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga589e3d25cba9ea3c4bd09cb2aad4d402">SOC_XWR16XX_MSS_DMA2_FTC_INT</a>&#160;&#160;&#160;(41U)     /* DMA2 FTC (Frame Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:ga589e3d25cba9ea3c4bd09cb2aad4d402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4066f5fe491037972e212f65c13a0572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4066f5fe491037972e212f65c13a0572">SOC_XWR16XX_MSS_MCAN_LVL1_INT</a>&#160;&#160;&#160;(42U)     /* MCAN CAN-FD interrupt                            */</td></tr>
<tr class="separator:ga4066f5fe491037972e212f65c13a0572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4499daf87042e5f4ba313bc907240a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4499daf87042e5f4ba313bc907240a8d">SOC_XWR16XX_MSS_DMM1_LVL1_INT</a>&#160;&#160;&#160;(43U)     /* DMM1 level1 Interrupt                            */</td></tr>
<tr class="separator:ga4499daf87042e5f4ba313bc907240a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5201310bc4eb8893bd9c56af3a17a6ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5201310bc4eb8893bd9c56af3a17a6ad">SOC_XWR16XX_MSS_MCAN_MSG0_INT</a>&#160;&#160;&#160;(44U)     /* MCAN/CAN-FD Message filter interrupt-0           */</td></tr>
<tr class="separator:ga5201310bc4eb8893bd9c56af3a17a6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6db4db5e6667e9afc69e6529099c5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae6db4db5e6667e9afc69e6529099c5fd">SOC_XWR16XX_MSS_DMA2_LFS_INT</a>&#160;&#160;&#160;(45U)     /* DMA2 Last Frame Complete Interrupt               */</td></tr>
<tr class="separator:gae6db4db5e6667e9afc69e6529099c5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa0513380e1bd7648a7ee82f13e547b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9aa0513380e1bd7648a7ee82f13e547b">SOC_XWR16XX_MSS_MCAN_MSG1_INT</a>&#160;&#160;&#160;(46U)     /* MCAN/CAN-FD Message filter interrupt-1           */</td></tr>
<tr class="separator:ga9aa0513380e1bd7648a7ee82f13e547b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4595d8589c86fccfead4724f55d89b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4595d8589c86fccfead4724f55d89b2e">SOC_XWR16XX_MSS_FPU_INT</a>&#160;&#160;&#160;(47U)     /* Floating point unit Interrupt                    */</td></tr>
<tr class="separator:ga4595d8589c86fccfead4724f55d89b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga360558e4e0fa4b0cda2a4047cb71fdf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga360558e4e0fa4b0cda2a4047cb71fdf1">SOC_XWR16XX_MSS_GPIO2_INT</a>&#160;&#160;&#160;(48U)     /* GPIO Interrupt Req2                              */</td></tr>
<tr class="separator:ga360558e4e0fa4b0cda2a4047cb71fdf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039cc78b93f108e2ac2bd608be9f40a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga039cc78b93f108e2ac2bd608be9f40a4">SOC_XWR16XX_MSS_DMA2_HBC_INT</a>&#160;&#160;&#160;(49U)     /* DMA2 HBC (First Half of Block Complete) Interrupt  */</td></tr>
<tr class="separator:ga039cc78b93f108e2ac2bd608be9f40a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59111abea3eb27e737011f3bcd372b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad59111abea3eb27e737011f3bcd372b6">SOC_XWR16XX_MSS_DMA2_BTC_INT</a>&#160;&#160;&#160;(50U)     /* DMA2 BTC (Block Transfer Complete) Interrupt     */</td></tr>
<tr class="separator:gad59111abea3eb27e737011f3bcd372b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874096f9fda10729c3bce1c85c4ae3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga874096f9fda10729c3bce1c85c4ae3ae">SOC_XWR16XX_MSS_DMA2_BUS_ERR_INT</a>&#160;&#160;&#160;(51U)     /* DMA2 Bus Error Interrupt                         */</td></tr>
<tr class="separator:ga874096f9fda10729c3bce1c85c4ae3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93901005903f72d97de56959ff814017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga93901005903f72d97de56959ff814017">SOC_XWR16XX_MSS_DSS2MSS_SW1_INT</a>&#160;&#160;&#160;(52U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga93901005903f72d97de56959ff814017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f62a083f576bdad1b4e38e28c2444d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8f62a083f576bdad1b4e38e28c2444d4">SOC_XWR16XX_MSS_CRYPTO_PKA_INT</a>&#160;&#160;&#160;(53U)     /* PKA module interrupt                             */</td></tr>
<tr class="separator:ga8f62a083f576bdad1b4e38e28c2444d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ced4454f95b521a773dfcb992753d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga66ced4454f95b521a773dfcb992753d0">SOC_XWR16XX_MSS_CRYPTO_AESS_INT</a>&#160;&#160;&#160;(54U)     /* AES-S module interrupt                           */</td></tr>
<tr class="separator:ga66ced4454f95b521a773dfcb992753d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2689b2bee99fc8c1620b9cf1399104c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2689b2bee99fc8c1620b9cf1399104c4">SOC_XWR16XX_MSS_MCAN_MSG2_INT</a>&#160;&#160;&#160;(55U)     /* MCAN/CAN-FD Message filter interrupt-2           */</td></tr>
<tr class="separator:ga2689b2bee99fc8c1620b9cf1399104c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b6376b692f444ab61e381647534359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa4b6376b692f444ab61e381647534359">SOC_XWR16XX_MSS_CRYPTO_AESP_INT</a>&#160;&#160;&#160;(56U)     /* AES-P module interrupt                           */</td></tr>
<tr class="separator:gaa4b6376b692f444ab61e381647534359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2f63f19734991585045f44e9e6238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1a2f63f19734991585045f44e9e6238e">SOC_XWR16XX_MSS_DMM2_LVL0_INT</a>&#160;&#160;&#160;(57U)     /* DMM2 level0 Interrupt                            */</td></tr>
<tr class="separator:ga1a2f63f19734991585045f44e9e6238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26ff847e546cb2340b318804e980179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac26ff847e546cb2340b318804e980179">SOC_XWR16XX_MSS_DMM2_LVL1_INT</a>&#160;&#160;&#160;(58U)     /* DMM2 level1 Interrupt                            */</td></tr>
<tr class="separator:gac26ff847e546cb2340b318804e980179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae102518ef48273106da9b1b9a995a696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae102518ef48273106da9b1b9a995a696">SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_FULL_INT</a>&#160;&#160;&#160;(59U)     /* DSS to MSS Mailbox full Interrupt                */</td></tr>
<tr class="separator:gae102518ef48273106da9b1b9a995a696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10d221113e05812d1a6c3e042ebdc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab10d221113e05812d1a6c3e042ebdc76">SOC_XWR16XX_MSS_MBOX_MSS_DSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(60U)     /* DSS to MSS Mailbox empty Interrupt               */</td></tr>
<tr class="separator:gab10d221113e05812d1a6c3e042ebdc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0a0eff86c0376fd7aa3e1167789352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1d0a0eff86c0376fd7aa3e1167789352">SOC_XWR16XX_MSS_DSS2MSS_SW2_INT</a>&#160;&#160;&#160;(61U)     /* DSS to MSS Software triggered Interrupt-2        */</td></tr>
<tr class="separator:ga1d0a0eff86c0376fd7aa3e1167789352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba42f15e8011891ed87a962f0f51338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaba42f15e8011891ed87a962f0f51338">SOC_XWR16XX_MSS_DEBUGSS_INT</a>&#160;&#160;&#160;(62U)     /* DebugSS Interrupt                                */</td></tr>
<tr class="separator:gaaba42f15e8011891ed87a962f0f51338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c05d342d94321b572c1325f8faea45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69c05d342d94321b572c1325f8faea45">SOC_XWR16XX_MSS_GEM_STC_INT</a>&#160;&#160;&#160;(63U)     /* GEM STC done Interrupt                           */</td></tr>
<tr class="separator:ga69c05d342d94321b572c1325f8faea45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3633fa2a912bc835953f6e773dce4720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3633fa2a912bc835953f6e773dce4720">SOC_XWR16XX_MSS_SCIA_LVL0_INT</a>&#160;&#160;&#160;(64U)     /* UARTA Interrupt Req0                             */</td></tr>
<tr class="separator:ga3633fa2a912bc835953f6e773dce4720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc8817917c16c168535f0226e0cf275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadfc8817917c16c168535f0226e0cf275">SOC_XWR16XX_MSS_SCIB_LVL0_INT</a>&#160;&#160;&#160;(65U)     /* UARTB Interrupt Req0                             */</td></tr>
<tr class="separator:gadfc8817917c16c168535f0226e0cf275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b7f3431a95a13ad012cd8e94239b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga44b7f3431a95a13ad012cd8e94239b19">SOC_XWR16XX_MSS_I2C_LVL0_INT</a>&#160;&#160;&#160;(66U)     /* I2C Level 0 Interrupt                            */</td></tr>
<tr class="separator:ga44b7f3431a95a13ad012cd8e94239b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef18caa99a5cd9ab058ff11f79c3150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1ef18caa99a5cd9ab058ff11f79c3150">SOC_XWR16XX_MSS_DMM_34_INT</a>&#160;&#160;&#160;(67U)     /* DMM interrupt 34                                 */</td></tr>
<tr class="separator:ga1ef18caa99a5cd9ab058ff11f79c3150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846210f643aeb6b5b11bfdf298989710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga846210f643aeb6b5b11bfdf298989710">SOC_XWR16XX_MSS_DMM_35_INT</a>&#160;&#160;&#160;(68U)     /* DMM interrupt 35                                 */</td></tr>
<tr class="separator:ga846210f643aeb6b5b11bfdf298989710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199deb02c09ba5a0cf14ebaa51cfc0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga199deb02c09ba5a0cf14ebaa51cfc0b5">SOC_XWR16XX_MSS_DMM_36_INT</a>&#160;&#160;&#160;(69U)     /* DMM interrupt 36                                 */</td></tr>
<tr class="separator:ga199deb02c09ba5a0cf14ebaa51cfc0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055eca1a7bc17c46dc57bd1f4b423e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga055eca1a7bc17c46dc57bd1f4b423e55">SOC_XWR16XX_MSS_DMA1_BUS_ERR_INT</a>&#160;&#160;&#160;(70U)     /* DMA1 BUS error Interrupt                         */</td></tr>
<tr class="separator:ga055eca1a7bc17c46dc57bd1f4b423e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dad8d08fbb88993ca9312a757f5c322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0dad8d08fbb88993ca9312a757f5c322">SOC_XWR16XX_MSS_DMM_30_INT</a>&#160;&#160;&#160;(71U)     /* DMM interrupt 30                                 */</td></tr>
<tr class="separator:ga0dad8d08fbb88993ca9312a757f5c322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d9e3073e284d72126f5720bd80781c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad8d9e3073e284d72126f5720bd80781c">SOC_XWR16XX_MSS_DMM_33_INT</a>&#160;&#160;&#160;(73U)     /* DMM interrupt 33                                 */</td></tr>
<tr class="separator:gad8d9e3073e284d72126f5720bd80781c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf001dd0ce3fafbd34c1538b314bae12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacf001dd0ce3fafbd34c1538b314bae12">SOC_XWR16XX_MSS_SCIA_LVL1_INT</a>&#160;&#160;&#160;(74U)     /* UARTA Interrupt Req1                             */</td></tr>
<tr class="separator:gacf001dd0ce3fafbd34c1538b314bae12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e035a3a941ee0880e286ed24f03774"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21e035a3a941ee0880e286ed24f03774">SOC_XWR16XX_MSS_SCIB_LVL1_INT</a>&#160;&#160;&#160;(75U)     /* UARTB Interrupt Req1                             */</td></tr>
<tr class="separator:ga21e035a3a941ee0880e286ed24f03774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57f2d79e6a76b4fa635be79d08abb736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga57f2d79e6a76b4fa635be79d08abb736">SOC_XWR16XX_MSS_SYS_SW0_INT</a>&#160;&#160;&#160;(76U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga57f2d79e6a76b4fa635be79d08abb736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1513a273a4311f85f05ae3a24920a63d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1513a273a4311f85f05ae3a24920a63d">SOC_XWR16XX_MSS_SYS_SW1_INT</a>&#160;&#160;&#160;(77U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga1513a273a4311f85f05ae3a24920a63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083bf597bcb1cfd6872ff658eead3955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga083bf597bcb1cfd6872ff658eead3955">SOC_XWR16XX_MSS_SYS_SW2_INT</a>&#160;&#160;&#160;(78U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga083bf597bcb1cfd6872ff658eead3955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8640b75d609b08d3bc13896f0bb0ba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8640b75d609b08d3bc13896f0bb0ba45">SOC_XWR16XX_MSS_SYS_SW3_INT</a>&#160;&#160;&#160;(79U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:ga8640b75d609b08d3bc13896f0bb0ba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb335180c681bf5e4ddecd544e20f31f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafb335180c681bf5e4ddecd544e20f31f">SOC_XWR16XX_MSS_CCCA_DONE_INT</a>&#160;&#160;&#160;(80U)     /* CCC-A Done Interrupt                             */</td></tr>
<tr class="separator:gafb335180c681bf5e4ddecd544e20f31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24be9cf3d57cdb8c94597f5ac4a7e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf24be9cf3d57cdb8c94597f5ac4a7e0c">SOC_XWR16XX_MSS_CCCB_DONE_INT</a>&#160;&#160;&#160;(81U)     /* CCC-B Done Interrupt                             */</td></tr>
<tr class="separator:gaf24be9cf3d57cdb8c94597f5ac4a7e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8608d9ff063c98c8cbe7605447c8b954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8608d9ff063c98c8cbe7605447c8b954">SOC_XWR16XX_MSS_DCCA_DONE_INT</a>&#160;&#160;&#160;(82U)     /* DCC-A Done Interrupt                             */</td></tr>
<tr class="separator:ga8608d9ff063c98c8cbe7605447c8b954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bbd4492bbdcc3efaee5e0b1e4443b88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7bbd4492bbdcc3efaee5e0b1e4443b88">SOC_XWR16XX_MSS_DCCB_DONE_INT</a>&#160;&#160;&#160;(83U)     /* DCC-B Done Interrupt                             */</td></tr>
<tr class="separator:ga7bbd4492bbdcc3efaee5e0b1e4443b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974f58cc5d388506d893292300061d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad974f58cc5d388506d893292300061d7">SOC_XWR16XX_MSS_SYS_SW5_INT</a>&#160;&#160;&#160;(84U)     /* VIM Line for System SW Interrupt                 */</td></tr>
<tr class="separator:gad974f58cc5d388506d893292300061d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0977ffd653ebe1e5b50a0294a7b57147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0977ffd653ebe1e5b50a0294a7b57147">SOC_XWR16XX_MSS_PBIST_IRQ_INT</a>&#160;&#160;&#160;(85U)     /* PBIST IRQ Interrupt                              */</td></tr>
<tr class="separator:ga0977ffd653ebe1e5b50a0294a7b57147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba76641c64ee1d57774a1d90fa08ba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaba76641c64ee1d57774a1d90fa08ba45">SOC_XWR16XX_MSS_DMM_32_INT</a>&#160;&#160;&#160;(86U)     /* DMM interrupt 32                                 */</td></tr>
<tr class="separator:gaba76641c64ee1d57774a1d90fa08ba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07433e0c7406ffd6973697dac20569b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab07433e0c7406ffd6973697dac20569b">SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_FULL_INT</a>&#160;&#160;&#160;(95U)     /* software Interrupt request-0 from BSS to MSS       */</td></tr>
<tr class="separator:gab07433e0c7406ffd6973697dac20569b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e490ac53299c18078539fa4ae57b945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8e490ac53299c18078539fa4ae57b945">SOC_XWR16XX_MSS_MBOX_MSS_BSS_BOX_EMPTY_INT</a>&#160;&#160;&#160;(96U)     /* software Interrupt request-1 from BSS to MSS     */</td></tr>
<tr class="separator:ga8e490ac53299c18078539fa4ae57b945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5c492b8b7c9e91c9e067dcf257c9945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae5c492b8b7c9e91c9e067dcf257c9945">SOC_XWR16XX_MSS_ADC_VALID_INT</a>&#160;&#160;&#160;(97U)     /* ADC valid Fall Interrupt                         */</td></tr>
<tr class="separator:gae5c492b8b7c9e91c9e067dcf257c9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga847f3ab6c3db605ce54729306e566955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga847f3ab6c3db605ce54729306e566955">SOC_XWR16XX_MSS_DMM_29_INT</a>&#160;&#160;&#160;(98U)     /* DMM Interrupt 29 Interrupt                       */</td></tr>
<tr class="separator:ga847f3ab6c3db605ce54729306e566955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafebf0c532016644b4e9745c9531ff632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafebf0c532016644b4e9745c9531ff632">SOC_XWR16XX_MSS_FRAME_START_INT</a>&#160;&#160;&#160;(98U)     /* Frame Start Interrupt                            */</td></tr>
<tr class="separator:gafebf0c532016644b4e9745c9531ff632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60800cd7ee79d6a3d40466bd7b21259f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga60800cd7ee79d6a3d40466bd7b21259f">SOC_XWR16XX_MSS_CHIRP_START_INT</a>&#160;&#160;&#160;(99U)     /* Chirp Start Interrupt                            */</td></tr>
<tr class="separator:ga60800cd7ee79d6a3d40466bd7b21259f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6b7251686fbbf45cf0038dfff682fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafa6b7251686fbbf45cf0038dfff682fa">SOC_XWR16XX_MSS_CHIRP_END_INT</a>&#160;&#160;&#160;(100U)    /* Chirp End Interrupt                              */</td></tr>
<tr class="separator:gafa6b7251686fbbf45cf0038dfff682fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab179988bea6bfee643fc46b0ef940a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab179988bea6bfee643fc46b0ef940a33">SOC_XWR16XX_MSS_FRAME_END_INT</a>&#160;&#160;&#160;(101U)    /* Frame End Interrupt                              */</td></tr>
<tr class="separator:gab179988bea6bfee643fc46b0ef940a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0aadaa958fea57be2cd32101d92fc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa0aadaa958fea57be2cd32101d92fc88">SOC_XWR16XX_MSS_EPWM1_1_INT</a>&#160;&#160;&#160;(104U)    /* ePWM1 interrupt-1                                */</td></tr>
<tr class="separator:gaa0aadaa958fea57be2cd32101d92fc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a1a8ca9ce141d2fc998235eb0523529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6a1a8ca9ce141d2fc998235eb0523529">SOC_XWR16XX_MSS_STC_DONE_INT</a>&#160;&#160;&#160;(105U)    /* STC Done Interrupt                               */</td></tr>
<tr class="separator:ga6a1a8ca9ce141d2fc998235eb0523529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa8bec85d0d04c31a62ecb61ac4bb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9aa8bec85d0d04c31a62ecb61ac4bb29">SOC_XWR16XX_MSS_EPWM1_2_INT</a>&#160;&#160;&#160;(107U)    /* ePWM1 interrupt-2                                */</td></tr>
<tr class="separator:ga9aa8bec85d0d04c31a62ecb61ac4bb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e9d3e0be1a187b3b21cfab71550a11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae1e9d3e0be1a187b3b21cfab71550a11">SOC_XWR16XX_MSS_EPWM2_1_INT</a>&#160;&#160;&#160;(108U)    /* ePWM2 interrupt-1                                */</td></tr>
<tr class="separator:gae1e9d3e0be1a187b3b21cfab71550a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga918463c352ad22d96fc90c2da85a92fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga918463c352ad22d96fc90c2da85a92fe">SOC_XWR16XX_MSS_EPWM2_2_INT</a>&#160;&#160;&#160;(109U)    /* ePWM2 interrupt-2                                */</td></tr>
<tr class="separator:ga918463c352ad22d96fc90c2da85a92fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19e4e2f96e4db9d344ee7a6dc1b42b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga19e4e2f96e4db9d344ee7a6dc1b42b5f">SOC_XWR16XX_MSS_EPWM3_1_INT</a>&#160;&#160;&#160;(110U)    /* ePWM3 interrupt-1                                */</td></tr>
<tr class="separator:ga19e4e2f96e4db9d344ee7a6dc1b42b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27af23693e0be5d57dbbe304b378a1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac27af23693e0be5d57dbbe304b378a1d">SOC_XWR16XX_MSS_EPWM3_2_INT</a>&#160;&#160;&#160;(111U)    /* ePWM3 interrupt-2                                */</td></tr>
<tr class="separator:gac27af23693e0be5d57dbbe304b378a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96dceecb1cbb3f3c579813cb5c4df61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad96dceecb1cbb3f3c579813cb5c4df61">SOC_XWR16XX_MSS_EDMA_TPTC0_DONE_INT</a>&#160;&#160;&#160;(112U)    /* TPTC-0 Interrupt                                 */</td></tr>
<tr class="separator:gad96dceecb1cbb3f3c579813cb5c4df61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ba21cdb90c8bea93348d8d0e2153cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69ba21cdb90c8bea93348d8d0e2153cf">SOC_XWR16XX_MSS_EDMA_TPTC0_ERROR_INT</a>&#160;&#160;&#160;(113U)    /* TPTC-0 Error  Interrupt                          */</td></tr>
<tr class="separator:ga69ba21cdb90c8bea93348d8d0e2153cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14dd4195f4d2def847b1805b72723d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga14dd4195f4d2def847b1805b72723d4b">SOC_XWR16XX_MSS_EDMA_TPTC1_DONE_INT</a>&#160;&#160;&#160;(114U)    /* TPTC-1 Interrupt                                 */</td></tr>
<tr class="separator:ga14dd4195f4d2def847b1805b72723d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e219bd9f1df5ad3e5173c92d2b53aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1e219bd9f1df5ad3e5173c92d2b53aa7">SOC_XWR16XX_MSS_EDMA_TPTC1_ERROR_INT</a>&#160;&#160;&#160;(115U)    /* TPTC-1 Error Interrupt                           */</td></tr>
<tr class="separator:ga1e219bd9f1df5ad3e5173c92d2b53aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede1cb69413e5ead4d09bb519bce4b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaede1cb69413e5ead4d09bb519bce4b13">SOC_XWR16XX_MSS_EDMA_TPCC0_DONE_INT</a>&#160;&#160;&#160;(116U)    /* TPCC-0 Interrupt                                 */</td></tr>
<tr class="separator:gaede1cb69413e5ead4d09bb519bce4b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d01f5ff80888f069de576248a1ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga960d01f5ff80888f069de576248a1ef7">SOC_XWR16XX_MSS_EDMA_TPCC0_ERROR_INT</a>&#160;&#160;&#160;(117U)    /* TPCC-0 Error Interrupt                           */</td></tr>
<tr class="separator:ga960d01f5ff80888f069de576248a1ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a725a3c03777d41cbf427e6985efa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa8a725a3c03777d41cbf427e6985efa8">SOC_XWR16XX_MSS_CBUFF_INT</a>&#160;&#160;&#160;(118U)    /* Common Buffer Interrupt                          */</td></tr>
<tr class="separator:gaa8a725a3c03777d41cbf427e6985efa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga785492b25a17f3adea706ac80e4f31c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga785492b25a17f3adea706ac80e4f31c1">SOC_XWR16XX_MSS_CBUFF_ERR_INT</a>&#160;&#160;&#160;(120U)    /* Common Buffer Error Interrupt                    */</td></tr>
<tr class="separator:ga785492b25a17f3adea706ac80e4f31c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed7030d9bbd4d9303e195035b33f227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaed7030d9bbd4d9303e195035b33f227">SOC_XWR16XX_MSS_DMM_37_INT</a>&#160;&#160;&#160;(121U)    /* DMM interrupt 37                                 */</td></tr>
<tr class="separator:gaaed7030d9bbd4d9303e195035b33f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0251f8a8e9431083a8cead273c72e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae0251f8a8e9431083a8cead273c72e66">SOC_XWR16XX_DSPSS_FRAME_START_INT</a>&#160;&#160;&#160;(122U)    /* Frame start Interrupt routed to DSPSS            */</td></tr>
<tr class="separator:gae0251f8a8e9431083a8cead273c72e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acbea2cddc7c0dcf4045c1d62e0920b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4acbea2cddc7c0dcf4045c1d62e0920b">SOC_XWR16XX_MSS_CHIRP_AVAIL_IRQ</a>&#160;&#160;&#160;(123U)    /* Chirp Available Interrupt                        */</td></tr>
<tr class="separator:ga4acbea2cddc7c0dcf4045c1d62e0920b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69868c197f16275054627a0f4b88a37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69868c197f16275054627a0f4b88a37c">SOC_XWR16XX_DSPSS_PBIST_DONE_INT</a>&#160;&#160;&#160;(124U)    /* DSPSS PBIST done Interrupt                       */</td></tr>
<tr class="separator:ga69868c197f16275054627a0f4b88a37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ac076ce26b8ae6e97ee106d8e37259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#aa4ac076ce26b8ae6e97ee106d8e37259">SOC_XWR16XX_MSS_ANA_LIMP_MODE_ESM</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:aa4ac076ce26b8ae6e97ee106d8e37259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3026e4d1f1578776616ae1a77506a5d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a3026e4d1f1578776616ae1a77506a5d1">SOC_XWR16XX_MSS_DCCB_ERR_ESM</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:a3026e4d1f1578776616ae1a77506a5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf649ae24b1e3e4fcc34f695f8d6a0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#adf649ae24b1e3e4fcc34f695f8d6a0c2">SOC_XWR16XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:adf649ae24b1e3e4fcc34f695f8d6a0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d04f24054cd8b0478a03edec583dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a07d04f24054cd8b0478a03edec583dd1">SOC_XWR16XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:a07d04f24054cd8b0478a03edec583dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237eabf84aea22dfb64c7b44c8393cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a237eabf84aea22dfb64c7b44c8393cd4">SOC_XWR16XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:a237eabf84aea22dfb64c7b44c8393cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95c25a033662d3c547656dffc391d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ad95c25a033662d3c547656dffc391d7f">SOC_XWR16XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:ad95c25a033662d3c547656dffc391d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00532303cd40140fee634a19b374151d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a00532303cd40140fee634a19b374151d">SOC_XWR16XX_MSS_BSS_CRITICAL_ERR_ESM</a>&#160;&#160;&#160;(57U)</td></tr>
<tr class="separator:a00532303cd40140fee634a19b374151d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be67541c0972bc501f4f35f68313b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a1be67541c0972bc501f4f35f68313b4b">SOC_XWR16XX_MSS_BSS_TO_MSS_HI_ESM</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:a1be67541c0972bc501f4f35f68313b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81169335e6071d2fa42f91047ee14014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a81169335e6071d2fa42f91047ee14014">SOC_XWR16XX_MSS_CLOCK_SUPPLY_ERR_ESM</a>&#160;&#160;&#160;(55U)</td></tr>
<tr class="separator:a81169335e6071d2fa42f91047ee14014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98888d7ee78897f27324630d183533ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a98888d7ee78897f27324630d183533ff">SOC_XWR16XX_MSS_BSS_TO_MSS_LO_ESM</a>&#160;&#160;&#160;(54U)</td></tr>
<tr class="separator:a98888d7ee78897f27324630d183533ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a50eda345eb0152dc56a6e6e0242fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a4a50eda345eb0152dc56a6e6e0242fbd">SOC_XWR16XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM</a>&#160;&#160;&#160;(53U)</td></tr>
<tr class="separator:a4a50eda345eb0152dc56a6e6e0242fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb36a7259a05d29a4dc629fbcabda361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#adb36a7259a05d29a4dc629fbcabda361">SOC_XWR16XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM</a>&#160;&#160;&#160;(52U)</td></tr>
<tr class="separator:adb36a7259a05d29a4dc629fbcabda361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52236d5f9b938f2f1bf349547184551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#af52236d5f9b938f2f1bf349547184551">SOC_XWR16XX_MSS_MCAN_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(51U)</td></tr>
<tr class="separator:af52236d5f9b938f2f1bf349547184551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f078257dc82c70985f495bd9d8f931b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a5f078257dc82c70985f495bd9d8f931b">SOC_XWR16XX_MSS_MCAN_MEM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(50U)</td></tr>
<tr class="separator:a5f078257dc82c70985f495bd9d8f931b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53d5fae0211636346f12ffa7b4df5303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a53d5fae0211636346f12ffa7b4df5303">SOC_XWR16XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:a53d5fae0211636346f12ffa7b4df5303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7eff4b46683dcccbdec4d079a9c5e1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ad7eff4b46683dcccbdec4d079a9c5e1c">SOC_XWR16XX_MSS_MCRC_ERR_ESM</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:ad7eff4b46683dcccbdec4d079a9c5e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f0a080bb1168f794acdbb8fdaa0aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#af9f0a080bb1168f794acdbb8fdaa0aee">SOC_XWR16XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:af9f0a080bb1168f794acdbb8fdaa0aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace42ee300be26d558a2938c6ab3686a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ace42ee300be26d558a2938c6ab3686a6">SOC_XWR16XX_MSS_DMA2_WRERR_INT_PLS_ERR_ESM</a>&#160;&#160;&#160;(46U)</td></tr>
<tr class="separator:ace42ee300be26d558a2938c6ab3686a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65241576783fcbb71065ba4decc1b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ab65241576783fcbb71065ba4decc1b85">SOC_XWR16XX_MSS_MIBSPIB_MEM_REPAIR_ERR</a>&#160;&#160;&#160;(45U)</td></tr>
<tr class="separator:ab65241576783fcbb71065ba4decc1b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7792a0c2bc1a6526b3436a6aa4b9d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#afe7792a0c2bc1a6526b3436a6aa4b9d8">SOC_XWR16XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR</a>&#160;&#160;&#160;(43U)</td></tr>
<tr class="separator:afe7792a0c2bc1a6526b3436a6aa4b9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2203fc1d5e05302837c393920c0323c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a2203fc1d5e05302837c393920c0323c1">SOC_XWR16XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR</a>&#160;&#160;&#160;(42U)</td></tr>
<tr class="separator:a2203fc1d5e05302837c393920c0323c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae2d581bb1bf50f5ab6b865f76d0369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#abae2d581bb1bf50f5ab6b865f76d0369">SOC_XWR16XX_MSS_DSS_ESM_GP1_ERR_ESM</a>&#160;&#160;&#160;(41U)</td></tr>
<tr class="separator:abae2d581bb1bf50f5ab6b865f76d0369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4851d5e870f8bf5a035345b1eafa5460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a4851d5e870f8bf5a035345b1eafa5460">SOC_XWR16XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM</a>&#160;&#160;&#160;(38U)</td></tr>
<tr class="separator:a4851d5e870f8bf5a035345b1eafa5460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4820c6fe48e3edd83f0612836e9e68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#aa4820c6fe48e3edd83f0612836e9e68d">SOC_XWR16XX_MSS_DSS_GP2_ERR_ESM</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:aa4820c6fe48e3edd83f0612836e9e68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f1eecc3c64108d7a6b7c902abb1812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ac1f1eecc3c64108d7a6b7c902abb1812">SOC_XWR16XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:ac1f1eecc3c64108d7a6b7c902abb1812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2828ec68a2e2d6d65f0656c64f7cd280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a2828ec68a2e2d6d65f0656c64f7cd280">SOC_XWR16XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:a2828ec68a2e2d6d65f0656c64f7cd280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233f5bbaa17a584dba7a3c7c72f55cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a233f5bbaa17a584dba7a3c7c72f55cd6">SOC_XWR16XX_MSS_HVMODE_ERR_ESM</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:a233f5bbaa17a584dba7a3c7c72f55cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5980b08ed77c6c160d449a832b8f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ada5980b08ed77c6c160d449a832b8f5e">SOC_XWR16XX_MSS_DCAN_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:ada5980b08ed77c6c160d449a832b8f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0a4a8d7b61ba945957de8236f7742a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#af0a4a8d7b61ba945957de8236f7742a5">SOC_XWR16XX_MSS_TCMA_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:af0a4a8d7b61ba945957de8236f7742a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9460193bf406cdb870a733cafd6401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a7e9460193bf406cdb870a733cafd6401">SOC_XWR16XX_MSS_DCCA_ERR_ESM</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:a7e9460193bf406cdb870a733cafd6401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74768005cb8248648c5e60b081504c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a74768005cb8248648c5e60b081504c32">SOC_XWR16XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:a74768005cb8248648c5e60b081504c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac58dd146bb88c8511e47c47fa1b58cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ac58dd146bb88c8511e47c47fa1b58cac">SOC_XWR16XX_MSS_TCMB1_REPAIR_ESM</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ac58dd146bb88c8511e47c47fa1b58cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b781e4c04e477f7f4ac37f1ce9f649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a60b781e4c04e477f7f4ac37f1ce9f649">SOC_XWR16XX_MSS_STC_ERR_ESM</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:a60b781e4c04e477f7f4ac37f1ce9f649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11eb27e569c9c4e970129fac0f6723d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a11eb27e569c9c4e970129fac0f6723d5">SOC_XWR16XX_MSS_TCMB0_REPAIR_ESM</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:a11eb27e569c9c4e970129fac0f6723d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b4495fbb2dfae13054c825ca47b717"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a58b4495fbb2dfae13054c825ca47b717">SOC_XWR16XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:a58b4495fbb2dfae13054c825ca47b717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ff92361209f5373a15a601d1cec530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a67ff92361209f5373a15a601d1cec530">SOC_XWR16XX_MSS_DMA2_MEM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:a67ff92361209f5373a15a601d1cec530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707e47795cef6a8f76e6e854c2b5a984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a707e47795cef6a8f76e6e854c2b5a984">SOC_XWR16XX_MSS_DMA2_MPU_ERR_ESM</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:a707e47795cef6a8f76e6e854c2b5a984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bc2cfb46dd239519410bc2e9892c099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a2bc2cfb46dd239519410bc2e9892c099">SOC_XWR16XX_MSS_FRC_COMP_ERR_ESM</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:a2bc2cfb46dd239519410bc2e9892c099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c4ac13e25baad16d8346a478aabcce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a48c4ac13e25baad16d8346a478aabcce">SOC_XWR16XX_MSS_DCAN_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:a48c4ac13e25baad16d8346a478aabcce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c5a8d4976b815a2d0476ac92f0d14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a35c5a8d4976b815a2d0476ac92f0d14a">SOC_XWR16XX_MSS_VIM_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:a35c5a8d4976b815a2d0476ac92f0d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5351be6ee34a3c445e08504580ddac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#aea5351be6ee34a3c445e08504580ddac">SOC_XWR16XX_DSS_TPTC0_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:aea5351be6ee34a3c445e08504580ddac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e5d446f57894d845fa0811f3bee5810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a3e5d446f57894d845fa0811f3bee5810">SOC_XWR16XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:a3e5d446f57894d845fa0811f3bee5810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147ff0112ab8f5530c99696b175f4d07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a147ff0112ab8f5530c99696b175f4d07">SOC_XWR16XX_MSS_SECURE_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a147ff0112ab8f5530c99696b175f4d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b45d0e38b16529960176d2ef372900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a82b45d0e38b16529960176d2ef372900">SOC_XWR16XX_MSS_VIM_RAM_FATAL_ERR_ESM</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:a82b45d0e38b16529960176d2ef372900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d07b32db0ed927e9a97ee03e3b7bf87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a3d07b32db0ed927e9a97ee03e3b7bf87">SOC_XWR16XX_MSS_SECURE_RAM_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:a3d07b32db0ed927e9a97ee03e3b7bf87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a558963d060c34ce63384ca6d63314a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a558963d060c34ce63384ca6d63314a06">SOC_XWR16XX_MSS_DMA1_WRERR_INT_PLS_ERR_ESM</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a558963d060c34ce63384ca6d63314a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27226798b7084d72d6463feebb49aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ae27226798b7084d72d6463feebb49aa4">SOC_XWR16XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ae27226798b7084d72d6463feebb49aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2ccb78b92e1c46ff34ebd74c262284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a5f2ccb78b92e1c46ff34ebd74c262284">SOC_XWR16XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:a5f2ccb78b92e1c46ff34ebd74c262284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad70de27990b237ac4d2718c4d09dca44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ad70de27990b237ac4d2718c4d09dca44">SOC_XWR16XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ad70de27990b237ac4d2718c4d09dca44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a9dae89c3f8425b75f490ca169d999"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a26a9dae89c3f8425b75f490ca169d999">SOC_XWR16XX_MSS_CBUFF_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a26a9dae89c3f8425b75f490ca169d999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036776124d48bc723f657bdcce25bd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a036776124d48bc723f657bdcce25bd63">SOC_XWR16XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a036776124d48bc723f657bdcce25bd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99f962fc7d34386e88eba526bb4dca0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a99f962fc7d34386e88eba526bb4dca0e">SOC_XWR16XX_MSS_TPCC_PARITY_ERR_ESM</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a99f962fc7d34386e88eba526bb4dca0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f8c235560b8e96435a6d5f8b721383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a71f8c235560b8e96435a6d5f8b721383">SOC_XWR16XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a71f8c235560b8e96435a6d5f8b721383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad962a0d6256277a5828ae0f180bb8317"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ad962a0d6256277a5828ae0f180bb8317">SOC_XWR16XX_MSS_CCCB_ERR_ESM</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ad962a0d6256277a5828ae0f180bb8317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13ada9c43c48a8e09763732e664c83b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#aa13ada9c43c48a8e09763732e664c83b">SOC_XWR16XX_MSS_DMA_MEM_PARITY_ERR_ESM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:aa13ada9c43c48a8e09763732e664c83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15337faf21f6949a5a0c2ced82dc7f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a15337faf21f6949a5a0c2ced82dc7f6e">SOC_XWR16XX_MSS_DMA_MPU_ERR_ESM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a15337faf21f6949a5a0c2ced82dc7f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce73adbce4374944818ca66f2b3de16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a6ce73adbce4374944818ca66f2b3de16">SOC_XWR16XX_MSS_CCCA_ERR_ESM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a6ce73adbce4374944818ca66f2b3de16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5159180337666fe095efd695427fda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#aa5159180337666fe095efd695427fda8">SOC_XWR16XX_MSS_NERROR_PAD_IN_ESM</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aa5159180337666fe095efd695427fda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5fcdb7880417611d10cc9ce23f3940d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#aa5fcdb7880417611d10cc9ce23f3940d">SOC_XWR16XX_MSS_WDT_NMI_REQ_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:aa5fcdb7880417611d10cc9ce23f3940d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa263e711f93948a1246960f9e57a1f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#aaa263e711f93948a1246960f9e57a1f3">SOC_XWR16XX_MSS_MSS_CR4_LIVELOCK_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:aaa263e711f93948a1246960f9e57a1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab499f62d71647a133645588932f71f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#ab499f62d71647a133645588932f71f8a">SOC_XWR16XX_MSS_TCMB1_PARITY_ERR_ESM</a>&#160;&#160;&#160;(8U )</td></tr>
<tr class="separator:ab499f62d71647a133645588932f71f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668203e2ee33e7b3fc4fccf7e6715380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a668203e2ee33e7b3fc4fccf7e6715380">SOC_XWR16XX_MSS_TCMB0_PARITY_ERR_ESM</a>&#160;&#160;&#160;(6U )</td></tr>
<tr class="separator:a668203e2ee33e7b3fc4fccf7e6715380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378f9e017dd2a7265f727b66031c959b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a378f9e017dd2a7265f727b66031c959b">SOC_XWR16XX_MSS_TCMA_PARITY_ERR_ESM</a>&#160;&#160;&#160;(4U )</td></tr>
<tr class="separator:a378f9e017dd2a7265f727b66031c959b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a00d203e6eab21496a55176d9681ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a3a00d203e6eab21496a55176d9681ff1">SOC_XWR16XX_MSS_TCMA_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(7U )</td></tr>
<tr class="separator:a3a00d203e6eab21496a55176d9681ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16beef67903ba44bf365c5570828b257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a16beef67903ba44bf365c5570828b257">SOC_XWR16XX_MSS_TCMB1_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(5U )</td></tr>
<tr class="separator:a16beef67903ba44bf365c5570828b257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5139153fc10541eae3f852aca6b635af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a5139153fc10541eae3f852aca6b635af">SOC_XWR16XX_MSS_TCMB0_UNCORR_ERR_ESM</a>&#160;&#160;&#160;(3U )</td></tr>
<tr class="separator:a5139153fc10541eae3f852aca6b635af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a281425c805ba70439ae58d8d9e564052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a281425c805ba70439ae58d8d9e564052">SOC_XWR16XX_MSS_EFC_AUTOLOAD_ERROR_ESM</a>&#160;&#160;&#160;(1U )</td></tr>
<tr class="separator:a281425c805ba70439ae58d8d9e564052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a55a85c62a1ecff16de2b2e5294f7a40a">MSS_SYS_VCLK</a>&#160;&#160;&#160;200000000U</td></tr>
<tr class="separator:a55a85c62a1ecff16de2b2e5294f7a40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3899c00b64c780821465179f7edfb6f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a3899c00b64c780821465179f7edfb6f2">R4F_CLOCK_MHZ</a>&#160;&#160;&#160;200U</td></tr>
<tr class="separator:a3899c00b64c780821465179f7edfb6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3da9b32242127e8e21da90d828801328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#a3da9b32242127e8e21da90d828801328">DMA_NUM_INSTANCES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a3da9b32242127e8e21da90d828801328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">EDMA_CC0_TRANSFER_COMPLETE_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaede1cb69413e5ead4d09bb519bce4b13">SOC_XWR16XX_MSS_EDMA_TPCC0_DONE_INT</a></td></tr>
<tr class="separator:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81edc192f4386770999a123f05fe6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">EDMA_CC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga960d01f5ff80888f069de576248a1ef7">SOC_XWR16XX_MSS_EDMA_TPCC0_ERROR_INT</a></td></tr>
<tr class="separator:ga81edc192f4386770999a123f05fe6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">EDMA_CC0_TC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga69ba21cdb90c8bea93348d8d0e2153cf">SOC_XWR16XX_MSS_EDMA_TPTC0_ERROR_INT</a></td></tr>
<tr class="separator:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18144b07e760406ab00c28e6f497a6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">EDMA_CC0_TC1_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___m_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1e219bd9f1df5ad3e5173c92d2b53aa7">SOC_XWR16XX_MSS_EDMA_TPTC1_ERROR_INT</a></td></tr>
<tr class="separator:ga18144b07e760406ab00c28e6f497a6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:adff5131d83e9897accd683c66b633b48"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__mss_8h.html#adff5131d83e9897accd683c66b633b48">MEM_BARRIER</a> (void)</td></tr>
<tr class="memdesc:adff5131d83e9897accd683c66b633b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ensures that data transfer has finished.  <a href="#adff5131d83e9897accd683c66b633b48">More...</a><br /></td></tr>
<tr class="separator:adff5131d83e9897accd683c66b633b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the common header file used by the various mmWave SDK modules for XWR16xx Master subsystem. </p>

<p>Definition in file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a3da9b32242127e8e21da90d828801328"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_NUM_INSTANCES&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00461">461</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55a85c62a1ecff16de2b2e5294f7a40a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MSS_SYS_VCLK&#160;&#160;&#160;200000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00455">455</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

<p>Referenced by <a class="el" href="mss__main_8c_source.html#l03213">MmwDemo_platformInit()</a>.</p>

</div>
</div>
<a class="anchor" id="a3899c00b64c780821465179f7edfb6f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define R4F_CLOCK_MHZ&#160;&#160;&#160;200U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00456">456</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

<p>Referenced by <a class="el" href="mss__main_8c_source.html#l02633">MmwDemo_handleObjectDetResult()</a>.</p>

</div>
</div>
<a class="anchor" id="aea5351be6ee34a3c445e08504580ddac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC0_RD_MPU_ERR_ESM&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00418">418</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4ac076ce26b8ae6e97ee106d8e37259"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_ANA_LIMP_MODE_ESM&#160;&#160;&#160;(63U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00378">378</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00532303cd40140fee634a19b374151d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_BSS_CRITICAL_ERR_ESM&#160;&#160;&#160;(57U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00384">384</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1be67541c0972bc501f4f35f68313b4b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_BSS_TO_MSS_HI_ESM&#160;&#160;&#160;(56U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00385">385</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98888d7ee78897f27324630d183533ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_BSS_TO_MSS_LO_ESM&#160;&#160;&#160;(54U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00387">387</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26a9dae89c3f8425b75f490ca169d999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CBUFF_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00427">427</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a036776124d48bc723f657bdcce25bd63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CBUFF_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00428">428</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ce73adbce4374944818ca66f2b3de16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CCCA_ERR_ESM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00434">434</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad962a0d6256277a5828ae0f180bb8317"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CCCB_ERR_ESM&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00431">431</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81169335e6071d2fa42f91047ee14014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_CLOCK_SUPPLY_ERR_ESM&#160;&#160;&#160;(55U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00386">386</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48c4ac13e25baad16d8346a478aabcce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCAN_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00416">416</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada5980b08ed77c6c160d449a832b8f5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCAN_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(33U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00405">405</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e9460193bf406cdb870a733cafd6401"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCCA_ERR_ESM&#160;&#160;&#160;(30U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00407">407</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3026e4d1f1578776616ae1a77506a5d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DCCB_ERR_ESM&#160;&#160;&#160;(62U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00379">379</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a558963d060c34ce63384ca6d63314a06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA1_WRERR_INT_PLS_ERR_ESM&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00423">423</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67ff92361209f5373a15a601d1cec530"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_MEM_PARITY_ERR_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00413">413</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a707e47795cef6a8f76e6e854c2b5a984"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_MPU_ERR_ESM&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00414">414</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace42ee300be26d558a2938c6ab3686a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA2_WRERR_INT_PLS_ERR_ESM&#160;&#160;&#160;(46U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00395">395</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa13ada9c43c48a8e09763732e664c83b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA_MEM_PARITY_ERR_ESM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00432">432</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a15337faf21f6949a5a0c2ced82dc7f6e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DMA_MPU_ERR_ESM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00433">433</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4851d5e870f8bf5a035345b1eafa5460"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS_CBUFF_SAFETY_ERR_ESM&#160;&#160;&#160;(38U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00400">400</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="abae2d581bb1bf50f5ab6b865f76d0369"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS_ESM_GP1_ERR_ESM&#160;&#160;&#160;(41U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00399">399</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4820c6fe48e3edd83f0612836e9e68d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS_GP2_ERR_ESM&#160;&#160;&#160;(37U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00401">401</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a74768005cb8248648c5e60b081504c32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS_TPTC0_WR_MPU_ERR_ESM&#160;&#160;&#160;(29U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00408">408</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2828ec68a2e2d6d65f0656c64f7cd280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS_TPTC1_RD_MPU_ERR_ESM&#160;&#160;&#160;(35U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00403">403</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1f1eecc3c64108d7a6b7c902abb1812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_DSS_TPTC1_WR_MPU_ERR_ESM&#160;&#160;&#160;(36U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00402">402</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a281425c805ba70439ae58d8d9e564052"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_EFC_AUTOLOAD_ERROR_ESM&#160;&#160;&#160;(1U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00448">448</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bc2cfb46dd239519410bc2e9892c099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_FRC_COMP_ERR_ESM&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00415">415</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a233f5bbaa17a584dba7a3c7c72f55cd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_HVMODE_ERR_ESM&#160;&#160;&#160;(34U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00404">404</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae27226798b7084d72d6463feebb49aa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_BSS2DSS_FATAL_ERR_ESM&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00424">424</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f2ccb78b92e1c46ff34ebd74c262284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_BSS2DSS_REPAIR_ERR_ESM&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00425">425</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf649ae24b1e3e4fcc34f695f8d6a0c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_BSS2MSS_FATAL_ERR_ESM&#160;&#160;&#160;(61U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00380">380</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a07d04f24054cd8b0478a03edec583dd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_BSS2MSS_REPAIR_ERR_ESM&#160;&#160;&#160;(60U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00381">381</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad70de27990b237ac4d2718c4d09dca44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_DSS2BSS_FATAL_ESM&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00426">426</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71f8c235560b8e96435a6d5f8b721383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_DSS2BSS_REPAIR_ERR_ESM&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00430">430</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a50eda345eb0152dc56a6e6e0242fbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_DSS2MSS_FATAL_ESM&#160;&#160;&#160;(53U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00388">388</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb36a7259a05d29a4dc629fbcabda361"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_DSS2MSS_REPAIR_ESM&#160;&#160;&#160;(52U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00389">389</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a237eabf84aea22dfb64c7b44c8393cd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_MSS2BSS_FATAL_ERR_ESM&#160;&#160;&#160;(59U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00382">382</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad95c25a033662d3c547656dffc391d7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_MSS2BSS_REPAIR_ERR_ESM&#160;&#160;&#160;(58U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00383">383</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe7792a0c2bc1a6526b3436a6aa4b9d8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_MSS2DSS_FATAL_ERR&#160;&#160;&#160;(43U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00397">397</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2203fc1d5e05302837c393920c0323c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MAILBOX_MSS2DSS_REPAIR_ERR&#160;&#160;&#160;(42U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00398">398</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9f0a080bb1168f794acdbb8fdaa0aee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_EXT_TIMESTAMP_ERR_ESM&#160;&#160;&#160;(47U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00394">394</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af52236d5f9b938f2f1bf349547184551"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(51U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00390">390</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f078257dc82c70985f495bd9d8f931b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCAN_MEM_REPAIR_ERR_ESM&#160;&#160;&#160;(50U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00391">391</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7eff4b46683dcccbdec4d079a9c5e1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MCRC_ERR_ESM&#160;&#160;&#160;(48U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00393">393</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e5d446f57894d845fa0811f3bee5810"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MIBSPIA_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00419">419</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a58b4495fbb2dfae13054c825ca47b717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MIBSPIA_MEM_REPAIR_ERR_ESM&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00412">412</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a53d5fae0211636346f12ffa7b4df5303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MIBSPIB_MEM_FATAL_ERR_ESM&#160;&#160;&#160;(49U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00392">392</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab65241576783fcbb71065ba4decc1b85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MIBSPIB_MEM_REPAIR_ERR&#160;&#160;&#160;(45U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00396">396</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa263e711f93948a1246960f9e57a1f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_MSS_CR4_LIVELOCK_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00439">439</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa5159180337666fe095efd695427fda8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_NERROR_PAD_IN_ESM&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00435">435</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a147ff0112ab8f5530c99696b175f4d07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SECURE_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00420">420</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d07b32db0ed927e9a97ee03e3b7bf87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_SECURE_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00422">422</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60b781e4c04e477f7f4ac37f1ce9f649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_STC_ERR_ESM&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00410">410</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a378f9e017dd2a7265f727b66031c959b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMA_PARITY_ERR_ESM&#160;&#160;&#160;(4U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00442">442</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0a4a8d7b61ba945957de8236f7742a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMA_REPAIR_ERR_ESM&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00406">406</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3a00d203e6eab21496a55176d9681ff1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMA_UNCORR_ERR_ESM&#160;&#160;&#160;(7U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00445">445</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a668203e2ee33e7b3fc4fccf7e6715380"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMB0_PARITY_ERR_ESM&#160;&#160;&#160;(6U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00441">441</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a11eb27e569c9c4e970129fac0f6723d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMB0_REPAIR_ESM&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00411">411</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5139153fc10541eae3f852aca6b635af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMB0_UNCORR_ERR_ESM&#160;&#160;&#160;(3U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00447">447</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab499f62d71647a133645588932f71f8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMB1_PARITY_ERR_ESM&#160;&#160;&#160;(8U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00440">440</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac58dd146bb88c8511e47c47fa1b58cac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMB1_REPAIR_ESM&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00409">409</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16beef67903ba44bf365c5570828b257"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TCMB1_UNCORR_ERR_ESM&#160;&#160;&#160;(5U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00446">446</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99f962fc7d34386e88eba526bb4dca0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_TPCC_PARITY_ERR_ESM&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00429">429</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82b45d0e38b16529960176d2ef372900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_VIM_RAM_FATAL_ERR_ESM&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00421">421</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35c5a8d4976b815a2d0476ac92f0d14a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_VIM_RAM_REPAIR_ERR_ESM&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00417">417</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa5fcdb7880417611d10cc9ce23f3940d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_MSS_WDT_NMI_REQ_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00438">438</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="adff5131d83e9897accd683c66b633b48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void MEM_BARRIER </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Ensures that data transfer has finished. </p>

<p>Definition at line <a class="el" href="sys__common__xwr16xx__mss_8h_source.html#l00052">52</a> of file <a class="el" href="sys__common__xwr16xx__mss_8h_source.html">sys_common_xwr16xx_mss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
