ModuleName Counter10000
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 336 ,Y1: 448 ,X2: 352 ,Y2: 448
Edge X1: 352 ,Y1: 272 ,X2: 352 ,Y2: 448
Edge X1: 352 ,Y1: 272 ,X2: 440 ,Y2: 272
Edge X1: 352 ,Y1: 200 ,X2: 352 ,Y2: 272
Edge X1: 352 ,Y1: 112 ,X2: 352 ,Y2: 200
Edge X1: 352 ,Y1: 200 ,X2: 440 ,Y2: 200
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 336 ,Y1: 472 ,X2: 368 ,Y2: 472
Edge X1: 368 ,Y1: 256 ,X2: 368 ,Y2: 472
Edge X1: 368 ,Y1: 256 ,X2: 440 ,Y2: 256
Edge X1: 368 ,Y1: 120 ,X2: 368 ,Y2: 256
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 184 ,X2: 440 ,Y2: 184
Edge X1: 408 ,Y1: 184 ,X2: 408 ,Y2: 320
Edge X1: 408 ,Y1: 320 ,X2: 688 ,Y2: 320
Edge X1: 688 ,Y1: 288 ,X2: 688 ,Y2: 320
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 688 ,Y1: 216 ,X2: 712 ,Y2: 216
End
Branches
End
End
Ports
Port Left: 336 Top: 472 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 336 Top: 448 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 712 Top: 216 ,Orientation: 0
Portname: CR ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 464 Top: 248
Name: s1
LibraryName: (NoLibraryName)
IpName: Counter100
SymbolParameters
End
Symbol Left: 464 Top: 176
Name: s0
LibraryName: (NoLibraryName)
IpName: Counter100
SymbolParameters
End
End
Texts
End
Links
End
