# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../VerilogUtilIP/xmega_core/mega_alu.v"
verilog xil_defaultlib  "../../../../VerilogUtilIP/xmega_core/mega_core.v"
verilog xil_defaultlib  "../../../../VerilogUtilIP/xmega_core/mega_regs.v"
verilog xil_defaultlib  "../../../../VerilogUtilIP/memory.v"
verilog xil_defaultlib  "../../../../VerilogUtilIP/xmega_core/sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
