<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/randy/Documents/VHDL_System_Design/IDEA/tb_mulop_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="tb_mulop" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="3" />
   <wvobject fp_name="/tb_mulop/x" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">x[15:0]</obj_property>
      <obj_property name="ObjectShortName">x[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mulop/y" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">y[15:0]</obj_property>
      <obj_property name="ObjectShortName">y[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/tb_mulop/z" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">z[15:0]</obj_property>
      <obj_property name="ObjectShortName">z[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
