Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: detectordeparidade.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "detectordeparidade.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "detectordeparidade"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : detectordeparidade
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/detectordeparidade is now defined in a different file.  It was defined in "C:/Users/Dell/Documents/aprender vhdl/exercicio20.7/detectordeparidade.vhd", and is now defined in "C:/Users/Dell/Documents/aprender vhdl/capitulo 20/exercicio20.7/detectordeparidade.vhd".
WARNING:HDLParsers:3607 - Unit work/detectordeparidade/Behavioral is now defined in a different file.  It was defined in "C:/Users/Dell/Documents/aprender vhdl/exercicio20.7/detectordeparidade.vhd", and is now defined in "C:/Users/Dell/Documents/aprender vhdl/capitulo 20/exercicio20.7/detectordeparidade.vhd".
Compiling vhdl file "C:/Users/Dell/Documents/aprender vhdl/capitulo 20/exercicio20.7/detectordeparidade.vhd" in Library work.
Entity <detectordeparidade> compiled.
Entity <detectordeparidade> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <detectordeparidade> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <detectordeparidade> in library <work> (Architecture <behavioral>).
Entity <detectordeparidade> analyzed. Unit <detectordeparidade> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <detectordeparidade>.
    Related source file is "C:/Users/Dell/Documents/aprender vhdl/capitulo 20/exercicio20.7/detectordeparidade.vhd".
WARNING:Xst:1780 - Signal <conect<6:5>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <conect_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <conect_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <conect_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <conect_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <conect_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit xor2 for signal <conect_0$xor0000> created at line 47.
    Found 1-bit xor2 for signal <conect_1$xor0000> created at line 48.
    Found 1-bit xor2 for signal <conect_2$xor0000> created at line 49.
    Found 1-bit xor2 for signal <conect_3$xor0000> created at line 50.
    Found 1-bit xor2 for signal <conect_4$xor0000> created at line 51.
    Found 1-bit xor2 for signal <y$xor0000> created at line 52.
Unit <detectordeparidade> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 5
 1-bit latch                                           : 5
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 5
 1-bit latch                                           : 5
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <detectordeparidade> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block detectordeparidade, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : detectordeparidade.ngr
Top Level Output File Name         : detectordeparidade
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 6
#      LUT2                        : 5
#      LUT3                        : 1
# FlipFlops/Latches                : 5
#      LD                          : 5
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        3  out of    960     0%  
 Number of Slice Flip Flops:              5  out of   1920     0%  
 Number of 4 input LUTs:                  6  out of   1920     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pary                               | IBUF+BUFG              | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.283ns (Maximum Frequency: 438.020MHz)
   Minimum input arrival time before clock: 2.852ns
   Maximum output required time after clock: 5.571ns
   Maximum combinational path delay: 6.236ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'pary'
  Clock period: 2.283ns (frequency: 438.020MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.283ns (Levels of Logic = 1)
  Source:            conect_1 (LATCH)
  Destination:       conect_4 (LATCH)
  Source Clock:      pary falling
  Destination Clock: pary falling

  Data Path: conect_1 to conect_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.595  conect_1 (conect_1)
     LUT2:I0->O            1   0.704   0.000  Mxor_conect_4_xor0000_Result1 (conect_4_xor0000)
     LD:D                      0.308          conect_4
    ----------------------------------------
    Total                      2.283ns (1.688ns logic, 0.595ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pary'
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Offset:              2.852ns (Levels of Logic = 2)
  Source:            a<6> (PAD)
  Destination:       conect_3 (LATCH)
  Destination Clock: pary falling

  Data Path: a<6> to conect_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  a_6_IBUF (b_6_OBUF)
     LUT2:I0->O            1   0.704   0.000  Mxor_conect_3_xor0000_Result1 (conect_3_xor0000)
     LD:D                      0.308          conect_3
    ----------------------------------------
    Total                      2.852ns (2.230ns logic, 0.622ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pary'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.571ns (Levels of Logic = 2)
  Source:            conect_3 (LATCH)
  Destination:       b<7> (PAD)
  Source Clock:      pary falling

  Data Path: conect_3 to b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.499  conect_3 (conect_3)
     LUT3:I1->O            1   0.704   0.420  b_7_mux00001 (b_7_OBUF)
     OBUF:I->O                 3.272          b_7_OBUF (b<7>)
    ----------------------------------------
    Total                      5.571ns (4.652ns logic, 0.919ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               6.236ns (Levels of Logic = 3)
  Source:            pary (PAD)
  Destination:       b<7> (PAD)

  Data Path: pary to b<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  pary_IBUF (pary_IBUF1)
     LUT3:I0->O            1   0.704   0.420  b_7_mux00001 (b_7_OBUF)
     OBUF:I->O                 3.272          b_7_OBUF (b<7>)
    ----------------------------------------
    Total                      6.236ns (5.194ns logic, 1.042ns route)
                                       (83.3% logic, 16.7% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.31 secs
 
--> 

Total memory usage is 4520296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

