[    0.138273] msgmni has been set to 185
[    0.139668] io scheduler noop registered
[    0.139702] io scheduler cfq registered (default)
[    0.146335] jz-uart.1: ttyS1 at MMIO 0x10031000 (irq = 58) is a uart1
[    0.224874] dwc2 dwc2: ID PIN CHANGED!
[    0.641781] console [ttyS1] enabled
[    0.646067] logger: created 256K log 'log_main'
[    0.652589] jz TCU driver register completed
[    0.657899] the id code = b4018, the flash name is XT25F128B
[    0.663822] JZ SFC Controller for SFC channel 0 driver register
[    0.669971] 8 cmdlinepart partitions found on MTD device jz_sfc
[    0.676070] Creating 8 MTD partitions on "jz_sfc":
[    0.681165] 0x000000000000-0x000000040000 : "boot"
[    0.687129] 0x000000040000-0x000000048000 : "env"
[    0.693075] 0x000000048000-0x000000080000 : "config"
[    0.699335] 0x000000080000-0x0000001f8000 : "kernel"
[    0.705482] 0x0000001f8000-0x000000820000 : "rootfs"
[    0.711791] 0x000000820000-0x000001000000 : "rootfs_data"
[    0.718373] 0x000000080000-0x000001000000 : "upgrade"
[    0.724731] 0x000000000000-0x000001000000 : "all"
[    0.730723] SPI NOR MTD LOAD OK
[    0.734298] usbcore: registered new interface driver asix
[    0.740164] usbcore: registered new interface driver cdc_ether
[    0.746376] usbcore: registered new interface driver cdc_ncm
[    0.752326] i2c /dev entries driver
[    0.756771] jz-wdt: watchdog initialized
[    0.761491] TCP: cubic registered
[    0.765923] NET: Registered protocol family 10
[    0.771316] NET: Registered protocol family 17
[    0.777105] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    0.787989] VFS: Mounted root (squashfs filesystem) readonly on device 31:4.
[    0.798360] devtmpfs: mounted
[    0.801814] Freeing unused kernel memory: 216K (8047a000 - 804b0000)
[    1.207025] jffs2: notice: (410) jffs2_build_xattr_subsystem: complete building xattr subsystem, 1 of xdatum (0 unchecked, 0 orphan) and 2 of xref (0 dead, 0 orphan) found.
[    1.420334] jffs2: notice: (422) jffs2_build_xattr_subsystem: complete building xattr subsystem, 0 of xdatum (0 unchecked, 0 orphan) and 0 of xref (0 dead, 0 orphan) found.
[    5.924382] jzmmc_v1.2 jzmmc_v1.2.0: vmmc regulator missing
[    5.926932] jzmmc_v1.2 jzmmc_v1.2.0: register success!
[    5.926990] jzmmc_v1.2 jzmmc_v1.2.1: vmmc regulator missing
[    5.929685] jzmmc_v1.2 jzmmc_v1.2.1: register success!
[    6.046671] exFAT: Version 1.2.9
[    6.087672] usbcore: registered new interface driver usbserial
[    6.107564] usbcore: registered new interface driver ch341
[    6.110119] usbserial: USB Serial support registered for ch341-uart
[    6.124643] usbcore: registered new interface driver cp210x
[    6.127038] usbserial: USB Serial support registered for cp210x
[    6.152633] request spk en gpio 63 ok!
[    6.152644] jz_codec_register: probe() successful!
[    6.152721] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.152729] cgu_enable,cgu_i2s_spk reg val = 0x21002a7b
[    6.152746] cgu_set_rate, parent = 1392000000, rate = 2048000, n = 10875, reg val = 0x01002a7b
[    6.152754] cgu_enable,cgu_i2s_mic reg val = 0x21002a7b
[    6.559321] dma dma0chan24: Channel 24 have been requested.(phy id 7,type 0x06 desc a48db000)
[    6.559611] dma dma0chan25: Channel 25 have been requested.(phy id 6,type 0x06 desc a48c4000)
[    6.559927] dma dma0chan26: Channel 26 have been requested.(phy id 5,type 0x04 desc a48bc000)
[    6.589725] @@@@ avpu driver ok(version H20220825a) @@@@@
[    6.626877] input: gpio-keys as /devices/platform/gpio-keys/input/input1
[    6.629343] Additional GPIO keys device registered with 1 buttons
[    6.639328] The version of PWM driver is H20210412a
[    6.650105] pwm-jz pwm-jz: jz_pwm_probe register ok !
[    7.128712] jzmmc_v1.2 jzmmc_v1.2.1: card insert via sysfs
[    7.241550] mmc1: card claims to support voltages below the defined range. These will be ignored.
[    7.299980] mmc1: new SDIO card at address 0001
[    7.518494] RTW: module init start
[    7.518508] RTW: rtl8189fs v5.11.6.0-2-gb9aa73b62.20211117
[    7.518514] RTW: build time: Aug 28 2025 05:46:40
[    7.518742] RTW: == SDIO Card Info ==
[    7.518751] RTW:   card: 84299c00
[    7.518757] RTW:   clock: 24000000 Hz
[    7.518763] RTW:   timing spec: legacy
[    7.518771] RTW:   sd3_bus_mode: FALSE
[    7.518776] RTW:   func num: 1
[    7.518783] RTW:   func1: 847bc300 (*)
[    7.518787] RTW: ================
[    7.548133] RTW: HW EFUSE
[    7.548147] RTW: 0x000: 29 81 03 CC  00 00 50 00  00 00 04 CC  0A 0C 00 00  
[    7.548179] RTW: 0x010: 24 25 26 27  27 27 2C 2C  2E 2E 2E 02  FF FF FF FF  
[    7.548211] RTW: 0x020: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548244] RTW: 0x030: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548277] RTW: 0x040: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548309] RTW: 0x050: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548342] RTW: 0x060: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548375] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548407] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548440] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548473] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548505] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    7.548538] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    7.548570] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    7.548602] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    7.548634] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    7.548666] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    7.548697] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    7.548729] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548762] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548795] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548827] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548860] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548893] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548925] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548958] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.548991] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.549023] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.549056] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.549146] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.549180] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.549213] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    7.549255] RTW: hal_com_config_channel_plan chplan:0x20
[    7.633025] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    7.633039] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    7.633045] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    7.633053] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    7.633059] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    7.633065] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    7.633073] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    7.633079] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    7.633085] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    7.634337] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    7.654401] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    7.667635] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    7.683091] RTW: module init ret=0
[    8.312012] RTW: txpath=0x1, rxpath=0x1
[    8.312023] RTW: txpath_1ss:0x1, num:1
[    8.397874] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.083062] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.282040] RTW: start auth
[   10.288095] RTW: auth success, start assoc
[   10.293411] RTW: assoc success
[   10.293503] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.294981] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.294991] RTW: mac_id : 0
[   10.294997] RTW: wireless_mode : 0x0b
[   10.295002] RTW: mimo_type : 0
[   10.295008] RTW: static smps : N
[   10.295014] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.295019] RTW: rate_id : 3
[   10.295025] RTW: rssi : -1 (%), rssi_level : 0
[   10.295031] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.295037] RTW: disable_ra : N, disable_pt : N
[   10.295043] RTW: is_noisy : N
[   10.295048] RTW: txrx_state : 0
[   10.295055] RTW: curr_tx_rate : CCK_1M (L)
[   10.295060] RTW: curr_tx_bw : 20MHz
[   10.295065] RTW: curr_retry_ratio : 0
[   10.295071] RTW: ra_mask : 0x00000000000fffff
[   10.295071] 
[   10.298206] RTW: recv eapol packet 1/4
[   10.299476] RTW: send eapol packet 2/4
[   10.304967] RTW: recv eapol packet 3/4
[   10.305322] RTW: send eapol packet 4/4
[   10.306503] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   10.306799] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:1, type:AES
[   12.048703] codec_codec_ctl: set repaly channel...
[   12.048741] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   12.048749] codec_codec_ctl: set sample rate...
[   12.048837] codec_codec_ctl: set device...
[   12.279155] codec_set_device: set device: speaker...
[   61.360071] ISP Register Monitor v1.3 initializing
[   61.360211] ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
[   61.387655] ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
[   61.393000] ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
[   61.393137] ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
[   66.671605] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   66.674103] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   66.674121] *** PROBE: ISP device allocated successfully: 805cc000 ***
[   66.674137] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   66.674143] *** PROBE: ISP device mutex and spinlock initialized ***
[   66.674150] *** PROBE: Event callback structure initialized at 0x811d5280 (offset 0xc from isp_dev) ***
[   66.674160] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   66.674167] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   66.674173] *** PROBE: Platform data: c06b65a0 ***
[   66.674179] *** PROBE: Platform data validation passed ***
[   66.674184] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   66.674190] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   66.674195] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   66.674201] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   66.674207] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   66.697808] All ISP subdev platform drivers registered successfully
[   66.700592] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   66.700605] *** Registering platform device 0 from platform data ***
[   66.705441] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   66.705456] *** tx_isp_subdev_init: pdev=c06b6280, sd=85219800, ops=c06b68a0 ***
[   66.705463] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   66.705469] *** tx_isp_subdev_init: ops=c06b68a0, ops->core=c06b68d4 ***
[   66.705475] *** tx_isp_subdev_init: ops->core->init=c066c2b8 ***
[   66.705482] *** tx_isp_subdev_init: Set sd->dev=c06b6290, sd->pdev=c06b6280 ***
[   66.705489] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   66.705495] tx_isp_module_init: Module initialized for isp-w00
[   66.705501] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.705507] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   66.705514] tx_isp_subdev_init: platform_get_resource returned c06b6378 for device isp-w00
[   66.705522] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   66.705531] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   66.705538] isp_subdev_init_clks: Using platform data clock arrays: c06b6368
[   66.705544] isp_subdev_init_clks: Using platform data clock configs
[   66.705551] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.705562] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.705569] Clock cgu_isp enabled successfully
[   66.705576] Platform data clock[1]: name=isp, rate=65535
[   66.705583] Clock isp enabled successfully
[   66.708030] ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
[   66.708045] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   66.708054] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.708063] ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
[   66.708073] ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.708083] ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
[   66.708096] ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.708105] ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.708115] ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
[   66.708125] ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   66.708134] ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
[   66.708144] ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
[   66.708153] ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
[   66.708163] ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
[   66.708172] ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
[   66.708181] ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
[   66.708191] ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
[   66.708199] ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
[   66.708209] ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
[   66.708220] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
[   66.708229] ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
[   66.710113] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
[   66.710129] ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   66.710139] ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
[   66.710147] ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.710157] ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.710166] ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   66.710176] ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   66.710185] ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
[   66.710211] ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   66.710221] ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
[   66.710231] ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
[   66.710241] ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.710252] ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.710261] ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.710270] ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
[   66.710279] ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.710289] ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.710298] ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
[   66.710309] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
[   66.710318] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
[   66.710571] ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
[   66.710580] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.710590] ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.710599] ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.710609] ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
[   66.710618] ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.710627] ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.710637] ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
[   66.710646] ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
[   66.710655] ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   66.710665] ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
[   66.710674] ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
[   66.710683] ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
[   66.710693] ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
[   66.710703] ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
[   66.710711] ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
[   66.710723] ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   66.710732] ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   66.710741] ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
[   66.710751] ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdfff (delta: 0.000 ms)
[   66.710760] ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
[   66.728021] CPM clock gates configured
[   66.728035] isp_subdev_init_clks: Successfully initialized 2 clocks
[   66.728045] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6280, sd=85219800, ourISPdev=805cc000 ***
[   66.728054] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=805cc000 ***
[   66.728060] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   66.728065] *** DEBUG: About to check device name matches ***
[   66.728071] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   66.728078] *** LINKED CSI device: 85219800, regs: b0022000 ***
[   66.728085] *** CSI PROBE: Set dev_priv to csi_dev 85219800 AFTER subdev_init ***
[   66.728091] *** CSI PROBE: Set host_priv to csi_dev 85219800 AFTER subdev_init ***
[   66.728097] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   66.728104] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   66.728126] *** Platform device 0 (isp-w00) registered successfully ***
[   66.728133] *** Registering platform device 1 from platform data ***
[   66.738213] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   66.738227] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   66.738234] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   66.738240] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   66.738247] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   66.738253] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   66.738258] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   66.738264] *** VIC will operate in FULL mode with complete buffer operations ***
[   66.738269] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   66.738276] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   66.738282] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   66.738288] *** VIC PROBE: Stored vic_dev pointer 80552000 in subdev dev_priv ***
[   66.738295] *** VIC PROBE: Set host_priv to vic_dev 80552000 for Binary Ninja compatibility ***
[   66.738301] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   66.738308] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   66.738315] *** tx_isp_subdev_init: pdev=c06b6398, sd=80552000, ops=c06b6820 ***
[   66.738321] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   66.738328] *** tx_isp_subdev_init: ops=c06b6820, ops->core=c06b683c ***
[   66.738334] *** tx_isp_subdev_init: ops->core->init=c0681f74 ***
[   66.738341] *** tx_isp_subdev_init: Set sd->dev=c06b63a8, sd->pdev=c06b6398 ***
[   66.738347] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   66.738353] tx_isp_module_init: Module initialized for isp-w02
[   66.738359] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.738367] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   66.738374] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   66.738384] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-w02, dev_id=805cc000) ***
[   66.738393] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0674a18, thread=c0667584 ***
[   66.740751] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.740763] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   66.740769] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   66.740778] tx_isp_subdev_init: platform_get_resource returned c06b6490 for device isp-w02
[   66.740786] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   66.740795] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   66.740802] isp_subdev_init_clks: Using platform data clock arrays: c06b6480
[   66.740808] isp_subdev_init_clks: Using platform data clock configs
[   66.740815] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.740825] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.740831] Clock cgu_isp enabled successfully
[   66.740837] Platform data clock[1]: name=isp, rate=65535
[   66.740845] Clock isp enabled successfully
[   66.766950] ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   66.766965] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
[   66.766975] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
[   66.766984] ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
[   66.766997] ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
[   66.767006] ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
[   66.767015] ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
[   66.767025] ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
[   66.767037] ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   66.767046] ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   66.767055] ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   66.767065] ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
[   66.767074] ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   66.767083] ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   66.767093] ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   66.767102] ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   66.767111] ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
[   66.767121] ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
[   66.767130] ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
[   66.767139] ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
[   66.767148] ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
[   66.767157] ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
[   66.767167] ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
[   66.767176] ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
[   66.767185] ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
[   66.767195] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
[   66.767205] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
[   66.767220] ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
[   66.767229] ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
[   66.767239] ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
[   66.768017] CPM clock gates configured
[   66.768025] isp_subdev_init_clks: Successfully initialized 2 clocks
[   66.768035] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6398, sd=80552000, ourISPdev=805cc000 ***
[   66.768043] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=805cc000 ***
[   66.768049] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   66.768054] *** DEBUG: About to check device name matches ***
[   66.768059] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   66.768065] *** DEBUG: Retrieved vic_dev from subdev data: 80552000 ***
[   66.768071] *** DEBUG: About to set ourISPdev->vic_dev = 80552000 ***
[   66.768077] *** DEBUG: ourISPdev before linking: 805cc000 ***
[   66.768083] *** DEBUG: ourISPdev->vic_dev set to: 80552000 ***
[   66.768089] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   66.768095] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   66.768100] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   66.768108] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   66.768113] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   66.768119] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   66.768125] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   66.768145] *** Platform device 1 (isp-w02) registered successfully ***
[   66.768151] *** Registering platform device 2 from platform data ***
[   66.778229] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   66.778245] *** tx_isp_subdev_init: pdev=c06b61a8, sd=84cdf000, ops=c06b7704 ***
[   66.778251] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   66.778258] *** tx_isp_subdev_init: ops=c06b7704, ops->core=c06b7724 ***
[   66.778264] *** tx_isp_subdev_init: ops->core->init=c068e3e0 ***
[   66.778271] *** tx_isp_subdev_init: Set sd->dev=c06b61b8, sd->pdev=c06b61a8 ***
[   66.778277] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7704 ***
[   66.778284] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b68a0 ***
[   66.778291] tx_isp_module_init: Module initialized for isp-w01
[   66.778296] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.778304] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b61a8, sd=84cdf000, ourISPdev=805cc000 ***
[   66.778311] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=805cc000 ***
[   66.778317] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   66.778323] *** DEBUG: About to check device name matches ***
[   66.778328] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   66.778334] *** LINKED VIN device: 84cdf000 ***
[   66.778341] *** VIN SUBDEV OPS CONFIGURED: core=c06b7724, video=c06b7718, s_stream=c068e5d8 ***
[   66.778348] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   66.778355] *** VIN PROBE: Set dev_priv to vin_dev 84cdf000 AFTER subdev_init ***
[   66.778361] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   66.778381] *** Platform device 2 (isp-w01) registered successfully ***
[   66.778387] *** Registering platform device 3 from platform data ***
[   66.780959] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   66.780975] *** tx_isp_subdev_init: pdev=c06b6068, sd=8520ae00, ops=c06b6954 ***
[   66.780981] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   66.780988] *** tx_isp_subdev_init: ops=c06b6954, ops->core=c06bd7dc ***
[   66.780993] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   66.781000] *** tx_isp_subdev_init: Set sd->dev=c06b6078, sd->pdev=c06b6068 ***
[   66.781007] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6954 ***
[   66.781013] *** tx_isp_subdev_init: ops->sensor=c06bd7d0, csi_subdev_ops=c06b68a0 ***
[   66.781019] tx_isp_module_init: Module initialized for isp-fs
[   66.781025] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.781031] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   66.781039] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   66.781045] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   66.781052] *** FS PROBE: Set dev_priv to fs_dev 8520ae00 AFTER subdev_init ***
[   66.781059] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   66.781077] *** Platform device 3 (isp-fs) registered successfully ***
[   66.781084] *** Registering platform device 4 from platform data ***
[   66.783558] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   66.783572] *** tx_isp_create_core_device: Creating ISP core device ***
[   66.783581] *** tx_isp_create_core_device: Core device created successfully: 80552400 ***
[   66.783587] *** CORE PROBE: Set dev_priv to core_dev 80552400 ***
[   66.783594] *** CORE PROBE: Set host_priv to core_dev 80552400 - PREVENTS BadVA CRASH ***
[   66.783601] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   66.783609] *** tx_isp_subdev_init: pdev=c06b5f30, sd=80552400, ops=c06b6658 ***
[   66.783615] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   66.783621] *** tx_isp_subdev_init: ops=c06b6658, ops->core=c06b6684 ***
[   66.783627] *** tx_isp_subdev_init: ops->core->init=c067eaa8 ***
[   66.783634] *** tx_isp_subdev_init: Set sd->dev=c06b5f40, sd->pdev=c06b5f30 ***
[   66.783641] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   66.783647] tx_isp_module_init: Module initialized for isp-m0
[   66.783653] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.783661] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   66.783667] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   66.783677] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-m0, dev_id=805cc000) ***
[   66.783686] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a18, thread=c0667584 ***
[   66.785949] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.785961] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   66.785968] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   66.785977] tx_isp_subdev_init: platform_get_resource returned c06b6030 for device isp-m0
[   66.785985] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   66.785995] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   66.786002] isp_subdev_init_clks: Using platform data clock arrays: c06b6018
[   66.786008] isp_subdev_init_clks: Using platform data clock configs
[   66.786015] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.786025] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.786031] Clock cgu_isp enabled successfully
[   66.786038] Platform data clock[1]: name=isp, rate=65535
[   66.786045] Clock isp enabled successfully
[   66.786051] Platform data clock[2]: name=csi, rate=65535
[   66.786059] Clock csi enabled successfully
[   66.808005] CPM clock gates configured
[   66.808019] isp_subdev_init_clks: Successfully initialized 3 clocks
[   66.808029] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5f30, sd=80552400, ourISPdev=805cc000 ***
[   66.808037] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=805cc000 ***
[   66.808043] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   66.808048] *** DEBUG: About to check device name matches ***
[   66.808055] *** DEBUG: CORE device name matched! Setting up Core device ***
[   66.808061] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   66.808068] *** tx_isp_link_core_device: Linking core device 80552400 to ISP device 805cc000 ***
[   66.808074] *** tx_isp_link_core_device: Core device linked successfully ***
[   66.808081] *** Core subdev already registered at slot 3: 80552400 ***
[   66.808087] *** LINKED CORE device: 80552400 ***
[   66.808091] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   66.808097] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   66.808103] *** tx_isp_core_device_init: Initializing core device: 80552400 ***
[   66.808115] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   66.808121] *** tx_isp_core_device_init: Core device initialized successfully ***
[   66.808126] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   66.808133] *** tx_isp_link_core_device: Linking core device 80552400 to ISP device 805cc000 ***
[   66.808139] *** tx_isp_link_core_device: Core device linked successfully ***
[   66.808145] *** Core subdev already registered at slot 3: 80552400 ***
[   66.808159] *** tx_isp_core_probe: Assigned frame_channels=80552800 to core_dev ***
[   66.808164] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   66.808170] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   66.808175] *** tx_isp_core_probe: Calling sensor_early_init ***
[   66.808181] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   66.808187] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   66.808193] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   66.808199] ispcore_slake_module: VIC device=80552000, state=1ispcore_slake_module: Processing subdevices
[   66.808208] *** DEBUG: isp_dev=805cc000, isp_dev->subdevs=805cf274 ***<6>[   66.808216] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   66.808223] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   66.808229] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   66.808235] ispcore_slake_module: CSI slake success
[   66.808239] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   66.808245] *** tx_isp_vic_slake_subdev: ENTRY - sd=80552000 ***
[   66.808252] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80552000, current state=1 ***
[   66.808259] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   66.808263] ispcore_slake_module: VIC slake success
[   66.808269] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   66.808274] ispcore_slake_module: Managing ISP clocks
[   66.808278] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   66.808285] ispcore_slake_module: Complete, result=0<6>[   66.808291] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   66.808297] *** tx_isp_core_probe: Core device setup complete ***
[   66.808302] ***   - Core device: 80552400 ***
[   66.808307] ***   - Channel count: 6 ***
[   66.808313] ***   - Linked to ISP device: 805cc000 ***
[   66.808319] *** tx_isp_core_probe: Initializing core tuning system ***
[   66.808324] isp_core_tuning_init: Initializing tuning data structure
[   66.808336] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   66.808342] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   66.808347] *** SAFE: mode_flag properly initialized using struct member access ***
[   66.808353] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   66.808358] *** tx_isp_core_probe: Set platform driver data ***
[   66.808363] *** tx_isp_core_probe: Set global core device reference ***
[   66.808369] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   66.808374] ***   - Core device: 80552400 ***
[   66.808380] ***   - Tuning device: 84bf6000 ***
[   66.808385] *** tx_isp_core_probe: Creating frame channel devices ***
[   66.808390] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   66.818181] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   66.820803] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   66.823331] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   66.825857] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   66.825868] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   66.825874] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   66.825879] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   66.825885] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   66.825894] tisp_code_create_tuning_node: Allocated dynamic major 251
[   66.838188] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   66.838199] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   66.838204] *** tx_isp_core_probe: Core probe completed successfully ***
[   66.838225] *** Platform device 4 (isp-m0) registered successfully ***
[   66.838231] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   66.838253] *** Created /proc/jz/isp directory ***
[   66.838261] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   66.838270] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   66.838277] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   66.838284] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683e20 ***
[   66.838291] *** PROC ENTRY FIX: Using ISP device 805cc000 instead of VIC device 80552000 for isp-w02 ***
[   66.838300] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   66.838307] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   66.838315] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   66.838325] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   66.838333] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   66.838339] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   66.838345] *** Misc device registration handled via main tx-isp device ***
[   66.838350] *** Misc device registration handled via main tx-isp device ***
[   66.838355] *** Misc device registration handled via main tx-isp device ***
[   66.838361] *** Misc device registration handled via main tx-isp device ***
[   66.838366] *** Misc device registration handled via main tx-isp device ***
[   66.838371] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   66.838379] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   66.838387] *** Frame channel 1 initialized: 640x360, state=2 ***
[   66.838393] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   66.838400] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80552000 ***
[   66.838405] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   66.838410] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   66.838416] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   66.838422] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   66.838428] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   66.838433] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   66.838439] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   66.838445] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   66.838450] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   66.838455] *** PROBE: Binary Ninja reference implementation complete ***
[   66.841932] *** tx_isp_init: Platform device and driver registered successfully ***
[   66.853100] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   66.853115] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.853125] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   66.853288] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   66.858082] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   66.859919] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   66.860032] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   66.860043] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   68.068152] === gc2053 SENSOR MODULE INIT ===
[   68.070652] gc2053 I2C driver registered, waiting for device creation by ISP
root@ing-wyze-cam3-a000 ~# prudynt &
root@ing-wyze-cam3-a000 ~# dm[INFO:Config.cpp]: Loaded configuration from /etc/prudynt.cfg
[INFO:main.cpp]: PRUDYNT-T Next-Gen Video Daemon: Aug 28 2025 05:46:40_f5514583
[INFO:main.cpp]: Starting Prudynt Video Server.
[INFO:IMPSystem.cpp]: LIBIMP Version IMP-1.1.6
[INFO:IMPSystem.cpp]: SYSUTILS Version: SYSUTILS-1.1.6
[INFO:IMPSystem.cpp]: CPU Information: T31-X
[INFO:IMPSystem.cpp]: Sensor: gc2053
root@ing-wyze-cam3-a000 ~# dmesg 
[   66.778264] *** tx_isp_subdev_init: ops->core->init=c068e3e0 ***
[   66.778271] *** tx_isp_subdev_init: Set sd->dev=c06b61b8, sd->pdev=c06b61a8 ***
[   66.778277] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7704 ***
[   66.778284] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b68a0 ***
[   66.778291] tx_isp_module_init: Module initialized for isp-w01
[   66.778296] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.778304] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b61a8, sd=84cdf000, ourISPdev=805cc000 ***
[   66.778311] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=805cc000 ***
[   66.778317] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   66.778323] *** DEBUG: About to check device name matches ***
[   66.778328] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   66.778334] *** LINKED VIN device: 84cdf000 ***
[   66.778341] *** VIN SUBDEV OPS CONFIGURED: core=c06b7724, video=c06b7718, s_stream=c068e5d8 ***
[   66.778348] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   66.778355] *** VIN PROBE: Set dev_priv to vin_dev 84cdf000 AFTER subdev_init ***
[   66.778361] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   66.778381] *** Platform device 2 (isp-w01) registered successfully ***
[   66.778387] *** Registering platform device 3 from platform data ***
[   66.780959] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   66.780975] *** tx_isp_subdev_init: pdev=c06b6068, sd=8520ae00, ops=c06b6954 ***
[   66.780981] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   66.780988] *** tx_isp_subdev_init: ops=c06b6954, ops->core=c06bd7dc ***
[   66.780993] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   66.781000] *** tx_isp_subdev_init: Set sd->dev=c06b6078, sd->pdev=c06b6068 ***
[   66.781007] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b6954 ***
[   66.781013] *** tx_isp_subdev_init: ops->sensor=c06bd7d0, csi_subdev_ops=c06b68a0 ***
[   66.781019] tx_isp_module_init: Module initialized for isp-fs
[   66.781025] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.781031] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   66.781039] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   66.781045] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   66.781052] *** FS PROBE: Set dev_priv to fs_dev 8520ae00 AFTER subdev_init ***
[   66.781059] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   66.781077] *** Platform device 3 (isp-fs) registered successfully ***
[   66.781084] *** Registering platform device 4 from platform data ***
[   66.783558] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   66.783572] *** tx_isp_create_core_device: Creating ISP core device ***
[   66.783581] *** tx_isp_create_core_device: Core device created successfully: 80552400 ***
[   66.783587] *** CORE PROBE: Set dev_priv to core_dev 80552400 ***
[   66.783594] *** CORE PROBE: Set host_priv to core_dev 80552400 - PREVENTS BadVA CRASH ***
[   66.783601] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   66.783609] *** tx_isp_subdev_init: pdev=c06b5f30, sd=80552400, ops=c06b6658 ***
[   66.783615] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   66.783621] *** tx_isp_subdev_init: ops=c06b6658, ops->core=c06b6684 ***
[   66.783627] *** tx_isp_subdev_init: ops->core->init=c067eaa8 ***
[   66.783634] *** tx_isp_subdev_init: Set sd->dev=c06b5f40, sd->pdev=c06b5f30 ***
[   66.783641] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   66.783647] tx_isp_module_init: Module initialized for isp-m0
[   66.783653] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.783661] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   66.783667] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   66.783677] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0674a18, thread=c0667584, flags=0x80, name=isp-m0, dev_id=805cc000) ***
[   66.783686] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0674a18, thread=c0667584 ***
[   66.785949] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   66.785961] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   66.785968] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   66.785977] tx_isp_subdev_init: platform_get_resource returned c06b6030 for device isp-m0
[   66.785985] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   66.785995] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 3 clocks
[   66.786002] isp_subdev_init_clks: Using platform data clock arrays: c06b6018
[   66.786008] isp_subdev_init_clks: Using platform data clock configs
[   66.786015] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.786025] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.786031] Clock cgu_isp enabled successfully
[   66.786038] Platform data clock[1]: name=isp, rate=65535
[   66.786045] Clock isp enabled successfully
[   66.786051] Platform data clock[2]: name=csi, rate=65535
[   66.786059] Clock csi enabled successfully
[   66.808005] CPM clock gates configured
[   66.808019] isp_subdev_init_clks: Successfully initialized 3 clocks
[   66.808029] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b5f30, sd=80552400, ourISPdev=805cc000 ***
[   66.808037] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=805cc000 ***
[   66.808043] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   66.808048] *** DEBUG: About to check device name matches ***
[   66.808055] *** DEBUG: CORE device name matched! Setting up Core device ***
[   66.808061] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   66.808068] *** tx_isp_link_core_device: Linking core device 80552400 to ISP device 805cc000 ***
[   66.808074] *** tx_isp_link_core_device: Core device linked successfully ***
[   66.808081] *** Core subdev already registered at slot 3: 80552400 ***
[   66.808087] *** LINKED CORE device: 80552400 ***
[   66.808091] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   66.808097] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   66.808103] *** tx_isp_core_device_init: Initializing core device: 80552400 ***
[   66.808115] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   66.808121] *** tx_isp_core_device_init: Core device initialized successfully ***
[   66.808126] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   66.808133] *** tx_isp_link_core_device: Linking core device 80552400 to ISP device 805cc000 ***
[   66.808139] *** tx_isp_link_core_device: Core device linked successfully ***
[   66.808145] *** Core subdev already registered at slot 3: 80552400 ***
[   66.808159] *** tx_isp_core_probe: Assigned frame_channels=80552800 to core_dev ***
[   66.808164] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   66.808170] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   66.808175] *** tx_isp_core_probe: Calling sensor_early_init ***
[   66.808181] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   66.808187] *** tx_isp_core_probe: Calling ispcore_slake_module for state initialization ***
[   66.808193] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   66.808199] ispcore_slake_module: VIC device=80552000, state=1ispcore_slake_module: Processing subdevices
[   66.808208] *** DEBUG: isp_dev=805cc000, isp_dev->subdevs=805cf274 ***<6>[   66.808216] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   66.808223] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=1 ***
[   66.808229] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   66.808235] ispcore_slake_module: CSI slake success
[   66.808239] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   66.808245] *** tx_isp_vic_slake_subdev: ENTRY - sd=80552000 ***
[   66.808252] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=80552000, current state=1 ***
[   66.808259] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   66.808263] ispcore_slake_module: VIC slake success
[   66.808269] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   66.808274] ispcore_slake_module: Managing ISP clocks
[   66.808278] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   66.808285] ispcore_slake_module: Complete, result=0<6>[   66.808291] *** tx_isp_core_probe: ispcore_slake_module completed successfully ***
[   66.808297] *** tx_isp_core_probe: Core device setup complete ***
[   66.808302] ***   - Core device: 80552400 ***
[   66.808307] ***   - Channel count: 6 ***
[   66.808313] ***   - Linked to ISP device: 805cc000 ***
[   66.808319] *** tx_isp_core_probe: Initializing core tuning system ***
[   66.808324] isp_core_tuning_init: Initializing tuning data structure
[   66.808336] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   66.808342] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   66.808347] *** SAFE: mode_flag properly initialized using struct member access ***
[   66.808353] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   66.808358] *** tx_isp_core_probe: Set platform driver data ***
[   66.808363] *** tx_isp_core_probe: Set global core device reference ***
[   66.808369] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   66.808374] ***   - Core device: 80552400 ***
[   66.808380] ***   - Tuning device: 84bf6000 ***
[   66.808385] *** tx_isp_core_probe: Creating frame channel devices ***
[   66.808390] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   66.818181] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   66.820803] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   66.823331] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   66.825857] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   66.825868] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   66.825874] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   66.825879] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   66.825885] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   66.825894] tisp_code_create_tuning_node: Allocated dynamic major 251
[   66.838188] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   66.838199] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   66.838204] *** tx_isp_core_probe: Core probe completed successfully ***
[   66.838225] *** Platform device 4 (isp-m0) registered successfully ***
[   66.838231] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   66.838253] *** Created /proc/jz/isp directory ***
[   66.838261] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   66.838270] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   66.838277] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   66.838284] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0683e20 ***
[   66.838291] *** PROC ENTRY FIX: Using ISP device 805cc000 instead of VIC device 80552000 for isp-w02 ***
[   66.838300] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   66.838307] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   66.838315] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   66.838325] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   66.838333] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   66.838339] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   66.838345] *** Misc device registration handled via main tx-isp device ***
[   66.838350] *** Misc device registration handled via main tx-isp device ***
[   66.838355] *** Misc device registration handled via main tx-isp device ***
[   66.838361] *** Misc device registration handled via main tx-isp device ***
[   66.838366] *** Misc device registration handled via main tx-isp device ***
[   66.838371] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   66.838379] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   66.838387] *** Frame channel 1 initialized: 640x360, state=2 ***
[   66.838393] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   66.838400] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 80552000 ***
[   66.838405] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   66.838410] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   66.838416] *** VIC INTERRUPT FIX: Enabled frame done interrupt via mask register 0x1e8 = 0xFFFFFFFE ***
[   66.838422] *** VIC INTERRUPT REGISTERS: Configured during module init - vic_start_ok will be set during VIC streaming ***
[   66.838428] *** VIC INTERRUPT REGISTERS ENABLED - INTERRUPTS SHOULD NOW FIRE! ***
[   66.838433] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   66.838439] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   66.838445] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   66.838450] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   66.838455] *** PROBE: Binary Ninja reference implementation complete ***
[   66.841932] *** tx_isp_init: Platform device and driver registered successfully ***
[   66.853100] ISP isp-w01: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x3130322a (delta: 0.000 ms)
[   66.853115] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x1 (delta: 0.000 ms)
[   66.853125] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x200 (delta: 0.000 ms)
[   66.853288] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 0.000 ms)
[   66.858082] ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
[   66.859919] ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
[   66.860032] ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
[   66.860043] ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
[   68.068152] === gc2053 SENSOR MODULE INIT ===
[   68.070652] gc2053 I2C driver registered, waiting for device creation by ISP
[   72.548418] *** tx_isp_open: SAFE IMPLEMENTATION - preventing dangerous initialization chains ***
[   72.548432] === ISP Subdevice Array Status ===
[   72.548442]   [0]: isp-w00 (sd=85219800)
[   72.548448]   [1]: isp-w02 (sd=80552000)
[   72.548455]   [2]: isp-w01 (sd=84cdf000)
[   72.548462]   [3]: isp-m0 (sd=80552400)
[   72.548467]   [4]: (empty)
[   72.548472]   [5]: (empty)
[   72.548477]   [6]: (empty)
[   72.548482]   [7]: (empty)
[   72.548487]   [8]: (empty)
[   72.548492]   [9]: (empty)
[   72.548497]   [10]: (empty)
[   72.548502]   [11]: (empty)
[   72.548507]   [12]: (empty)
[   72.548512]   [13]: (empty)
[   72.548517]   [14]: (empty)
[   72.548522]   [15]: (empty)
[   72.548527] === End Subdevice Array ===
[   72.548533] *** tx_isp_open: Found core subdev 80552400, calling ispcore_core_ops_init(1) - FIRST TIME ONLY ***
[   72.548540] *** DEBUG: core_sd->dev_priv=80552400, core_sd->host_priv=80552400 ***
[   72.548548] *** DEBUG: core_sd->pdev=c06b5f30, core_sd->ops=c06b6658 ***
[   72.548554] *** ispcore_core_ops_init: ENTRY - sd=80552400, on=1 ***
[   72.548561] *** ispcore_core_ops_init: sd->dev_priv=80552400, sd->host_priv=80552400 ***
[   72.548568] *** ispcore_core_ops_init: sd->pdev=c06b5f30, sd->ops=c06b6658 ***
[   72.548574] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   72.548580] *** ispcore_core_ops_init: ISP device=805cc000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   72.548588] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   72.548594] *** tx_isp_get_sensor: No real sensor modules found - returning NULL ***
[   72.548600] ispcore_core_ops_init: No sensor found - sensor_attr will be NULL
[   72.548604] *** ispcore_core_ops_init: s0 (core_dev) = 80552400 from sd->host_priv ***
[   72.548612] ispcore_core_ops_init: core_dev=80552400, vic_dev=80552000, vic_state=1
[   72.548617] ispcore_core_ops_init: Complete, result=0<6>[   72.548622] *** tx_isp_open: ispcore_core_ops_init SUCCESS - ISP core initialized ONCE ***
[   72.548628] *** tx_isp_open: ISP opened safely - no dangerous operations triggered ***
[   72.548974] ISP IOCTL: cmd=0x805056c1 arg=0x77647d60
[   72.548989] subdev_sensor_ops_ioctl: cmd=0x2000000
[   72.548995] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   72.549001] *** Creating I2C sensor device on adapter 0 ***
[   72.549010] *** Creating I2C device: gc2053 at 0x37 ***
[   72.549015] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   72.549022] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   72.549028] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   72.553278] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   72.557937] === GC2053 SENSOR PROBE START ===
[   72.557953] sensor_probe: client=8546db00, addr=0x37, adapter=84074c10 (i2c0)
[   72.557959] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   72.557965] Requesting reset GPIO 18
[   72.557973] GPIO reset sequence: HIGH -> LOW -> HIGH
[   72.787731] GPIO reset sequence completed successfully
[   72.787744] === GPIO INITIALIZATION COMPLETE ===
[   72.787754] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   72.787770] sensor_probe: data_interface=1, sensor_max_fps=30
[   72.787775] sensor_probe: MIPI 30fps
[   72.787782] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   72.787790] *** tx_isp_subdev_init: pdev=c06e0168, sd=8055d400, ops=c06e0248 ***
[   72.787796] *** tx_isp_subdev_init: ourISPdev=805cc000 ***
[   72.787803] *** tx_isp_subdev_init: ops=c06e0248, ops->core=c06e0274 ***
[   72.787809] *** tx_isp_subdev_init: ops->core->init=c06dd6bc ***
[   72.787816] *** tx_isp_subdev_init: Set sd->dev=c06e0178, sd->pdev=c06e0168 ***
[   72.787823] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e0248, ops->sensor=c06e025c ***
[   72.787828] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   72.787836] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=8055d400 ***
[   72.787842] *** tx_isp_subdev_init: SENSOR ops=c06e0248, ops->sensor=c06e025c ***
[   72.787848] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   72.787854] tx_isp_module_init: Module initialized for (null)
[   72.787860] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   72.787868] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e0168, sd=8055d400, ourISPdev=805cc000 ***
[   72.787876] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=805cc000 ***
[   72.787881] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   72.787886] *** DEBUG: About to check device name matches ***
[   72.787893] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   72.787900] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   72.787906] *** SENSOR subdev: 8055d400, ops: c06e0248 ***
[   72.787912] *** SENSOR ops->sensor: c06e025c ***
[   72.787918] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   72.787923] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   72.787996] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   72.788004] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   72.788011] sensor_probe: I2C client association complete
[   72.788019]   sd=8055d400, client=8546db00, addr=0x37, adapter=i2c0
[   72.788025] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   72.788033] sensor_read: reg=0xf0, client=8546db00, adapter=i2c0, addr=0x37
[   72.788531] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   72.788538] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   72.788544] *** SUCCESS: I2C communication working after GPIO reset! ***
[   72.788552] sensor_read: reg=0xf1, client=8546db00, adapter=i2c0, addr=0x37
[   72.789038] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   72.789044] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   72.789050] === I2C COMMUNICATION TEST COMPLETE ===
[   72.789057] Registering gc2053 with ISP framework (sd=8055d400, sensor=8055d400)
[   72.789063] gc2053 registered with ISP framework successfully
[   72.789085] *** MIPS-SAFE: I2C device created successfully at 0x8546db00 ***
[   72.789092] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   72.789098] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   72.789105] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   72.789112] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   72.789146] ISP IOCTL: cmd=0xc050561a arg=0x7fba4108
[   72.789154] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   72.789160] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   72.789168] ISP IOCTL: cmd=0xc050561a arg=0x7fba4108
[   72.789174] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   72.789180] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   72.789188] ISP IOCTL: cmd=0xc0045627 arg=0x7fba4160
[   72.789198] ISP IOCTL: cmd=0x800856d5 arg=0x7fba4158
[   72.789204] TX_ISP_GET_BUF: IOCTL handler called
[   72.789211] TX_ISP_GET_BUF: core_dev=80552400, isp_dev=805cc000
[   72.789217] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   72.789224] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   72.863626] ISP IOCTL: cmd=0x800856d4 arg=0x7fba4158
[   72.863640] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   72.867773] ISP IOCTL: cmd=0x40045626 arg=0x7fba4170
[   72.867788] subdev_sensor_ops_ioctl: cmd=0x2000003
[   72.867794] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   72.867801] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   72.867807] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   72.867816] ISP IOCTL: cmd=0x80045612 arg=0x0
[   72.867823] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   72.867828] === ISP Subdevice Array Status ===
[   72.867836]   [0]: isp-w00 (sd=85219800)
[   72.867843]   [1]: isp-w02 (sd=80552000)
[   72.867850]   [2]: isp-w01 (sd=84cdf000)
[   72.867856]   [3]: isp-m0 (sd=80552400)
[   72.867863]   [4]: gc2053 (sd=8055d400)
[   72.867869]   [5]: gc2053 (sd=8055d400)
[   72.867874]   [6]: (empty)
[   72.867879]   [7]: (empty)
[   72.867884]   [8]: (empty)
[   72.867889]   [9]: (empty)
[   72.867894]   [10]: (empty)
[   72.867900]   [11]: (empty)
[   72.867904]   [12]: (empty)
[   72.867910]   [13]: (empty)
[   72.867914]   [14]: (empty)
[   72.867920]   [15]: (empty)
[   72.867924] === End Subdevice Array ===
[   72.867929] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   72.867935] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   72.867940] *** ispcore_activate_module: Fixed for our struct layouts ***
[   72.867946] *** VIC device in state 1, proceeding with activation ***
[   72.867952] *** CLOCK CONFIGURATION SECTION: clk_array=811dae80, clk_count=2 ***
[   72.867960] Clock 0 set to 100000000 Hz
[   72.867966] Clock 0 enabled
[   72.867972] Clock 1 set to 100000000 Hz
[   72.867978] Clock 1 enabled
[   72.867982] *** SUBDEVICE VALIDATION SECTION ***
[   72.867987] VIC device state set to 2 (activated)
[   72.867992] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   72.867997] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   72.868003] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   72.868008] *** SUBDEVICE INITIALIZATION LOOP ***
[   72.868013] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   72.868019] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   72.868027] *** SENSOR_INIT: gc2053 enable=1 ***
[   72.868035] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   72.868042] *** CALLING SENSOR_WRITE_ARRAY WITH c06e0e20 (should be 137 registers) ***
[   72.868051] sensor_write: reg=0xfe val=0x80, client=8546db00, adapter=i2c0, addr=0x37
[   72.868370] sensor_write: reg=0xfe val=0x80 SUCCESS
[   72.868378] sensor_write_array: reg[1] 0xfe=0x80 OK
[   72.868386] sensor_write: reg=0xfe val=0x80, client=8546db00, adapter=i2c0, addr=0x37
[   72.868707] sensor_write: reg=0xfe val=0x80 SUCCESS
[   72.868714] sensor_write_array: reg[2] 0xfe=0x80 OK
[   72.868723] sensor_write: reg=0xfe val=0x80, client=8546db00, adapter=i2c0, addr=0x37
[   72.869036] sensor_write: reg=0xfe val=0x80 SUCCESS
[   72.869043] sensor_write_array: reg[3] 0xfe=0x80 OK
[   72.869052] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.869365] sensor_write: reg=0xfe val=0x00 SUCCESS
[   72.869372] sensor_write_array: reg[4] 0xfe=0x00 OK
[   72.869380] sensor_write: reg=0xf2 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.869693] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   72.869700] sensor_write_array: reg[5] 0xf2=0x00 OK
[   72.869708] sensor_write: reg=0xf3 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.870021] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   72.870028] sensor_write_array: reg[6] 0xf3=0x00 OK
[   72.870036] sensor_write: reg=0xf4 val=0x36, client=8546db00, adapter=i2c0, addr=0x37
[   72.870349] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   72.870356] sensor_write_array: reg[7] 0xf4=0x36 OK
[   72.870364] sensor_write: reg=0xf5 val=0xc0, client=8546db00, adapter=i2c0, addr=0x37
[   72.870678] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   72.870684] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   72.870693] sensor_write: reg=0xf6 val=0x44, client=8546db00, adapter=i2c0, addr=0x37
[   72.871010] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   72.871017] sensor_write_array: reg[9] 0xf6=0x44 OK
[   72.871026] sensor_write: reg=0xf7 val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.873110] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   72.873121] sensor_write_array: reg[10] 0xf7=0x01 OK
[   72.873130] sensor_write: reg=0xf8 val=0x68, client=8546db00, adapter=i2c0, addr=0x37
[   72.873446] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   72.873455] sensor_write: reg=0xf9 val=0x40, client=8546db00, adapter=i2c0, addr=0x37
[   72.873771] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   72.873780] sensor_write: reg=0xfc val=0x8e, client=8546db00, adapter=i2c0, addr=0x37
[   72.874094] sensor_write: reg=0xfc val=0x8e SUCCESS
[   72.874102] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.874416] sensor_write: reg=0xfe val=0x00 SUCCESS
[   72.874424] sensor_write: reg=0x87 val=0x18, client=8546db00, adapter=i2c0, addr=0x37
[   72.874737] sensor_write: reg=0x87 val=0x18 SUCCESS
[   72.874746] sensor_write: reg=0xee val=0x30, client=8546db00, adapter=i2c0, addr=0x37
[   72.877734] sensor_write: reg=0xee val=0x30 SUCCESS
[   72.877749] sensor_write: reg=0xd0 val=0xb7, client=8546db00, adapter=i2c0, addr=0x37
[   72.878067] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   72.878076] sensor_write: reg=0x03 val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.878393] sensor_write: reg=0x03 val=0x04 SUCCESS
[   72.878402] sensor_write: reg=0x04 val=0x60, client=8546db00, adapter=i2c0, addr=0x37
[   72.878716] sensor_write: reg=0x04 val=0x60 SUCCESS
[   72.878725] sensor_write: reg=0x05 val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.879038] sensor_write: reg=0x05 val=0x04 SUCCESS
[   72.879046] sensor_write: reg=0x06 val=0x4c, client=8546db00, adapter=i2c0, addr=0x37
[   72.879360] sensor_write: reg=0x06 val=0x4c SUCCESS
[   72.879368] sensor_write: reg=0x07 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.879681] sensor_write: reg=0x07 val=0x00 SUCCESS
[   72.879690] sensor_write: reg=0x08 val=0x11, client=8546db00, adapter=i2c0, addr=0x37
[   72.880003] sensor_write: reg=0x08 val=0x11 SUCCESS
[   72.880011] sensor_write: reg=0x09 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.883226] sensor_write: reg=0x09 val=0x00 SUCCESS
[   72.883240] sensor_write: reg=0x0a val=0x02, client=8546db00, adapter=i2c0, addr=0x37
[   72.883557] sensor_write: reg=0x0a val=0x02 SUCCESS
[   72.883566] sensor_write: reg=0x0b val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.883885] sensor_write: reg=0x0b val=0x00 SUCCESS
[   72.883894] sensor_write: reg=0x0c val=0x02, client=8546db00, adapter=i2c0, addr=0x37
[   72.884208] sensor_write: reg=0x0c val=0x02 SUCCESS
[   72.884216] sensor_write: reg=0x0d val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.884530] sensor_write: reg=0x0d val=0x04 SUCCESS
[   72.884538] sensor_write: reg=0x0e val=0x40, client=8546db00, adapter=i2c0, addr=0x37
[   72.884852] sensor_write: reg=0x0e val=0x40 SUCCESS
[   72.884860] sensor_write: reg=0x12 val=0xe2, client=8546db00, adapter=i2c0, addr=0x37
[   72.885173] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   72.885182] sensor_write: reg=0x13 val=0x16, client=8546db00, adapter=i2c0, addr=0x37
[   72.885495] sensor_write: reg=0x13 val=0x16 SUCCESS
[   72.885503] sensor_write: reg=0x19 val=0x0a, client=8546db00, adapter=i2c0, addr=0x37
[   72.886821] sensor_write: reg=0x19 val=0x0a SUCCESS
[   72.886831] sensor_write: reg=0x21 val=0x1c, client=8546db00, adapter=i2c0, addr=0x37
[   72.887144] sensor_write: reg=0x21 val=0x1c SUCCESS
[   72.887154] sensor_write: reg=0x28 val=0x0a, client=8546db00, adapter=i2c0, addr=0x37
[   72.887468] sensor_write: reg=0x28 val=0x0a SUCCESS
[   72.887477] sensor_write: reg=0x29 val=0x24, client=8546db00, adapter=i2c0, addr=0x37
[   72.887839] sensor_write: reg=0x29 val=0x24 SUCCESS
[   72.887851] sensor_write: reg=0x2b val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.893346] sensor_write: reg=0x2b val=0x04 SUCCESS
[   72.893362] sensor_write: reg=0x32 val=0xf8, client=8546db00, adapter=i2c0, addr=0x37
[   72.893679] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   72.893688] sensor_write: reg=0x37 val=0x03, client=8546db00, adapter=i2c0, addr=0x37
[   72.894006] sensor_write: reg=0x37 val=0x03 SUCCESS
[   72.894016] sensor_write: reg=0x39 val=0x15, client=8546db00, adapter=i2c0, addr=0x37
[   72.894327] sensor_write: reg=0x39 val=0x15 SUCCESS
[   72.894336] sensor_write: reg=0x43 val=0x07, client=8546db00, adapter=i2c0, addr=0x37
[   72.894649] sensor_write: reg=0x43 val=0x07 SUCCESS
[   72.894658] sensor_write: reg=0x44 val=0x40, client=8546db00, adapter=i2c0, addr=0x37
[   72.894971] sensor_write: reg=0x44 val=0x40 SUCCESS
[   72.894980] sensor_write: reg=0x46 val=0x0b, client=8546db00, adapter=i2c0, addr=0x37
[   72.895292] sensor_write: reg=0x46 val=0x0b SUCCESS
[   72.895301] sensor_write: reg=0x4b val=0x20, client=8546db00, adapter=i2c0, addr=0x37
[   72.895614] sensor_write: reg=0x4b val=0x20 SUCCESS
[   72.895622] sensor_write: reg=0x4e val=0x08, client=8546db00, adapter=i2c0, addr=0x37
[   72.895935] sensor_write: reg=0x4e val=0x08 SUCCESS
[   72.895944] sensor_write: reg=0x55 val=0x20, client=8546db00, adapter=i2c0, addr=0x37
[   72.896257] sensor_write: reg=0x55 val=0x20 SUCCESS
[   72.896265] sensor_write: reg=0x66 val=0x05, client=8546db00, adapter=i2c0, addr=0x37
[   72.896578] sensor_write: reg=0x66 val=0x05 SUCCESS
[   72.896587] sensor_write: reg=0x67 val=0x05, client=8546db00, adapter=i2c0, addr=0x37
[   72.896900] sensor_write: reg=0x67 val=0x05 SUCCESS
[   72.896908] sensor_write: reg=0x77 val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.897232] sensor_write: reg=0x77 val=0x01 SUCCESS
[   72.897242] sensor_write: reg=0x78 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.897556] sensor_write: reg=0x78 val=0x00 SUCCESS
[   72.897564] sensor_write: reg=0x7c val=0x93, client=8546db00, adapter=i2c0, addr=0x37
[   72.897904] sensor_write: reg=0x7c val=0x93 SUCCESS
[   72.897912] sensor_write_array: reg[50] 0x7c=0x93 OK
[   72.897921] sensor_write: reg=0x8c val=0x12, client=8546db00, adapter=i2c0, addr=0x37
[   72.898233] sensor_write: reg=0x8c val=0x12 SUCCESS
[   72.898242] sensor_write: reg=0x8d val=0x92, client=8546db00, adapter=i2c0, addr=0x37
[   72.899306] sensor_write: reg=0x8d val=0x92 SUCCESS
[   72.899562] sensor_write: reg=0x90 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.899888] sensor_write: reg=0x90 val=0x00 SUCCESS
[   72.899898] sensor_write: reg=0x41 val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.903456] sensor_write: reg=0x41 val=0x04 SUCCESS
[   72.903470] sensor_write: reg=0x42 val=0x9d, client=8546db00, adapter=i2c0, addr=0x37
[   72.903788] sensor_write: reg=0x42 val=0x9d SUCCESS
[   72.903797] sensor_write: reg=0x9d val=0x10, client=8546db00, adapter=i2c0, addr=0x37
[   72.904114] sensor_write: reg=0x9d val=0x10 SUCCESS
[   72.904124] sensor_write: reg=0xce val=0x7c, client=8546db00, adapter=i2c0, addr=0x37
[   72.904438] sensor_write: reg=0xce val=0x7c SUCCESS
[   72.904447] sensor_write: reg=0xd2 val=0x41, client=8546db00, adapter=i2c0, addr=0x37
[   72.904760] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   72.904769] sensor_write: reg=0xd3 val=0xdc, client=8546db00, adapter=i2c0, addr=0x37
[   72.905082] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   72.905090] sensor_write: reg=0xe6 val=0x50, client=8546db00, adapter=i2c0, addr=0x37
[   72.905404] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   72.905412] sensor_write: reg=0xb6 val=0xc0, client=8546db00, adapter=i2c0, addr=0x37
[   72.905730] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   72.905740] sensor_write: reg=0xb0 val=0x70, client=8546db00, adapter=i2c0, addr=0x37
[   72.906053] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   72.906061] sensor_write: reg=0xb1 val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.913569] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   72.913584] sensor_write: reg=0xb2 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.913903] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   72.913912] sensor_write: reg=0xb3 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.914230] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   72.914238] sensor_write: reg=0xb4 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.914550] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   72.914559] sensor_write: reg=0xb8 val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.914872] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   72.914880] sensor_write: reg=0xb9 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.915194] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   72.915202] sensor_write: reg=0x26 val=0x30, client=8546db00, adapter=i2c0, addr=0x37
[   72.915516] sensor_write: reg=0x26 val=0x30 SUCCESS
[   72.915524] sensor_write: reg=0xfe val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.915837] sensor_write: reg=0xfe val=0x01 SUCCESS
[   72.915846] sensor_write: reg=0x40 val=0x23, client=8546db00, adapter=i2c0, addr=0x37
[   72.916158] sensor_write: reg=0x40 val=0x23 SUCCESS
[   72.916167] sensor_write: reg=0x55 val=0x07, client=8546db00, adapter=i2c0, addr=0x37
[   72.916480] sensor_write: reg=0x55 val=0x07 SUCCESS
[   72.916488] sensor_write: reg=0x60 val=0x40, client=8546db00, adapter=i2c0, addr=0x37
[   72.916802] sensor_write: reg=0x60 val=0x40 SUCCESS
[   72.916810] sensor_write: reg=0xfe val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.917123] sensor_write: reg=0xfe val=0x04 SUCCESS
[   72.917131] sensor_write: reg=0x14 val=0x78, client=8546db00, adapter=i2c0, addr=0x37
[   72.917455] sensor_write: reg=0x14 val=0x78 SUCCESS
[   72.917464] sensor_write: reg=0x15 val=0x78, client=8546db00, adapter=i2c0, addr=0x37
[   72.917796] sensor_write: reg=0x15 val=0x78 SUCCESS
[   72.917805] sensor_write: reg=0x16 val=0x78, client=8546db00, adapter=i2c0, addr=0x37
[   72.918120] sensor_write: reg=0x16 val=0x78 SUCCESS
[   72.918130] sensor_write: reg=0x17 val=0x78, client=8546db00, adapter=i2c0, addr=0x37
[   72.918443] sensor_write: reg=0x17 val=0x78 SUCCESS
[   72.918452] sensor_write: reg=0xfe val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.918765] sensor_write: reg=0xfe val=0x01 SUCCESS
[   72.918774] sensor_write: reg=0x92 val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.919086] sensor_write: reg=0x92 val=0x00 SUCCESS
[   72.919095] sensor_write: reg=0x94 val=0x03, client=8546db00, adapter=i2c0, addr=0x37
[   72.919408] sensor_write: reg=0x94 val=0x03 SUCCESS
[   72.919416] sensor_write: reg=0x95 val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.919730] sensor_write: reg=0x95 val=0x04 SUCCESS
[   72.919738] sensor_write: reg=0x96 val=0x38, client=8546db00, adapter=i2c0, addr=0x37
[   72.920051] sensor_write: reg=0x96 val=0x38 SUCCESS
[   72.920059] sensor_write: reg=0x97 val=0x07, client=8546db00, adapter=i2c0, addr=0x37
[   72.920372] sensor_write: reg=0x97 val=0x07 SUCCESS
[   72.920381] sensor_write: reg=0x98 val=0x80, client=8546db00, adapter=i2c0, addr=0x37
[   72.923666] sensor_write: reg=0x98 val=0x80 SUCCESS
[   72.923679] sensor_write: reg=0xfe val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.924000] sensor_write: reg=0xfe val=0x01 SUCCESS
[   72.924010] sensor_write: reg=0x01 val=0x05, client=8546db00, adapter=i2c0, addr=0x37
[   72.924322] sensor_write: reg=0x01 val=0x05 SUCCESS
[   72.924330] sensor_write: reg=0x02 val=0x89, client=8546db00, adapter=i2c0, addr=0x37
[   72.924644] sensor_write: reg=0x02 val=0x89 SUCCESS
[   72.924652] sensor_write: reg=0x04 val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.924965] sensor_write: reg=0x04 val=0x01 SUCCESS
[   72.924974] sensor_write: reg=0x07 val=0xa6, client=8546db00, adapter=i2c0, addr=0x37
[   72.925287] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   72.925295] sensor_write: reg=0x08 val=0xa9, client=8546db00, adapter=i2c0, addr=0x37
[   72.925608] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   72.925617] sensor_write: reg=0x09 val=0xa8, client=8546db00, adapter=i2c0, addr=0x37
[   72.925930] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   72.925938] sensor_write: reg=0x0a val=0xa7, client=8546db00, adapter=i2c0, addr=0x37
[   72.926251] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   72.926260] sensor_write: reg=0x0b val=0xff, client=8546db00, adapter=i2c0, addr=0x37
[   72.933781] sensor_write: reg=0x0b val=0xff SUCCESS
[   72.933797] sensor_write: reg=0x0c val=0xff, client=8546db00, adapter=i2c0, addr=0x37
[   72.934114] sensor_write: reg=0x0c val=0xff SUCCESS
[   72.934123] sensor_write: reg=0x0f val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.934440] sensor_write: reg=0x0f val=0x00 SUCCESS
[   72.934449] sensor_write: reg=0x50 val=0x1c, client=8546db00, adapter=i2c0, addr=0x37
[   72.934761] sensor_write: reg=0x50 val=0x1c SUCCESS
[   72.934770] sensor_write: reg=0x89 val=0x03, client=8546db00, adapter=i2c0, addr=0x37
[   72.935083] sensor_write: reg=0x89 val=0x03 SUCCESS
[   72.935092] sensor_write: reg=0xfe val=0x04, client=8546db00, adapter=i2c0, addr=0x37
[   72.935404] sensor_write: reg=0xfe val=0x04 SUCCESS
[   72.935413] sensor_write: reg=0x28 val=0x86, client=8546db00, adapter=i2c0, addr=0x37
[   72.935726] sensor_write: reg=0x28 val=0x86 SUCCESS
[   72.935734] sensor_write_array: reg[100] 0x28=0x86 OK
[   72.935742] sensor_write: reg=0x29 val=0x86, client=8546db00, adapter=i2c0, addr=0x37
[   72.936055] sensor_write: reg=0x29 val=0x86 SUCCESS
[   72.936064] sensor_write: reg=0x2a val=0x86, client=8546db00, adapter=i2c0, addr=0x37
[   72.936377] sensor_write: reg=0x2a val=0x86 SUCCESS
[   72.936385] sensor_write: reg=0x2b val=0x68, client=8546db00, adapter=i2c0, addr=0x37
[   72.936698] sensor_write: reg=0x2b val=0x68 SUCCESS
[   72.936707] sensor_write: reg=0x2c val=0x68, client=8546db00, adapter=i2c0, addr=0x37
[   72.937020] sensor_write: reg=0x2c val=0x68 SUCCESS
[   72.937028] sensor_write: reg=0x2d val=0x68, client=8546db00, adapter=i2c0, addr=0x37
[   72.937352] sensor_write: reg=0x2d val=0x68 SUCCESS
[   72.937360] sensor_write: reg=0x2e val=0x68, client=8546db00, adapter=i2c0, addr=0x37
[   72.937674] sensor_write: reg=0x2e val=0x68 SUCCESS
[   72.937847] sensor_write: reg=0x2f val=0x68, client=8546db00, adapter=i2c0, addr=0x37
[   72.938166] sensor_write: reg=0x2f val=0x68 SUCCESS
[   72.938175] sensor_write: reg=0x30 val=0x4f, client=8546db00, adapter=i2c0, addr=0x37
[   72.938490] sensor_write: reg=0x30 val=0x4f SUCCESS
[   72.938500] sensor_write: reg=0x31 val=0x68, client=8546db00, adapter=i2c0, addr=0x37
[   72.938813] sensor_write: reg=0x31 val=0x68 SUCCESS
[   72.938822] sensor_write: reg=0x32 val=0x67, client=8546db00, adapter=i2c0, addr=0x37
[   72.939135] sensor_write: reg=0x32 val=0x67 SUCCESS
[   72.939144] sensor_write: reg=0x33 val=0x66, client=8546db00, adapter=i2c0, addr=0x37
[   72.939457] sensor_write: reg=0x33 val=0x66 SUCCESS
[   72.939466] sensor_write: reg=0x34 val=0x66, client=8546db00, adapter=i2c0, addr=0x37
[   72.939779] sensor_write: reg=0x34 val=0x66 SUCCESS
[   72.939788] sensor_write: reg=0x35 val=0x66, client=8546db00, adapter=i2c0, addr=0x37
[   72.940100] sensor_write: reg=0x35 val=0x66 SUCCESS
[   72.940109] sensor_write: reg=0x36 val=0x66, client=8546db00, adapter=i2c0, addr=0x37
[   72.940426] sensor_write: reg=0x36 val=0x66 SUCCESS
[   72.940436] sensor_write: reg=0x37 val=0x66, client=8546db00, adapter=i2c0, addr=0x37
[   72.943896] sensor_write: reg=0x37 val=0x66 SUCCESS
[   72.943910] sensor_write: reg=0x38 val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.944228] sensor_write: reg=0x38 val=0x62 SUCCESS
[   72.944237] sensor_write: reg=0x39 val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.944556] sensor_write: reg=0x39 val=0x62 SUCCESS
[   72.944564] sensor_write: reg=0x3a val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.944877] sensor_write: reg=0x3a val=0x62 SUCCESS
[   72.944886] sensor_write: reg=0x3b val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.945200] sensor_write: reg=0x3b val=0x62 SUCCESS
d[   72.945208] sensor_write: reg=0x3c val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.945522] sensor_write: reg=0x3c val=0x62 SUCCESS
[   72.945530] sensor_write: reg=0x3d val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.945844] sensor_write: reg=0x3d val=0x62 SUCCESS
[   72.945852] sensor_write: reg=0x3e val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.946165] sensor_write: reg=0x3e val=0x62 SUCCESS
[   72.946174] sensor_write: reg=0x3f val=0x62, client=8546db00, adapter=i2c0, addr=0x37
[   72.946486] sensor_write: reg=0x3f val=0x62 SUCCESS
[   72.946495] sensor_write: reg=0xfe val=0x01, client=8546db00, adapter=i2c0, addr=0x37
[   72.946808] sensor_write: reg=0xfe val=0x01 SUCCESS
[   72.946816] sensor_write: reg=0x9a val=0x06, client=8546db00, adapter=i2c0, addr=0x37
[   72.951620] sensor_write: reg=0x9a val=0x06 SUCCESS
[   72.951636] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.951944] sensor_write: reg=0xfe val=0x00 SUCCESS
[   72.951955] sensor_write: reg=0x7b val=0x2a, client=8546db00, adapter=i2c0, addr=0x37
[   72.952268] sensor_write: reg=0x7b val=0x2a SUCCESS
[   72.952276] sensor_write: reg=0x23 val=0x2d, client=8546db00, adapter=i2c0, addr=0x37
[   72.952590] sensor_write: reg=0x23 val=0x2d SUCCESS
[   72.952599] sensor_write: reg=0xfe val=0x03, client=8546db00, adapter=i2c0, addr=0x37
[   72.952910] sensor_write: reg=0xfe val=0x03 SUCCESS
[   72.952919] sensor_write: reg=0x01 val=0x27, client=8546db00, adapter=i2c0, addr=0x37
[   72.953232] sensor_write: reg=0x01 val=0x27 SUCCESS
[   72.953240] sensor_write: reg=0x02 val=0x56, client=8546db00, adapter=i2c0, addr=0x37
[   72.953554] sensor_write: reg=0x02 val=0x56 SUCCESS
[   72.953562] sensor_write: reg=0x03 val=0x8e, client=8546db00, adapter=i2c0, addr=0x37
[   72.953875] sensor_write: reg=0x03 val=0x8e SUCCESS
[   72.953884] sensor_write: reg=0x12 val=0x80, client=8546db00, adapter=i2c0, addr=0x37
[   72.957720] sensor_write: reg=0x12 val=0x80 SUCCESS
[   72.957736] sensor_write: reg=0x13 val=0x07, client=8546db00, adapter=i2c0, addr=0x37
[   72.958054] sensor_write: reg=0x13 val=0x07 SUCCESS
[   72.958063] sensor_write: reg=0x15 val=0x12, client=8546db00, adapter=i2c0, addr=0x37
[   72.958381] sensor_write: reg=0x15 val=0x12 SUCCESS
[   72.958390] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   72.958704] sensor_write: reg=0xfe val=0x00 SUCCESS
[   72.958712] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   72.959026] sensor_write: reg=0x3e val=0x91 SUCCESS
[   72.959032] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   72.959038] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   72.959045] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   72.959052] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   72.959058] *** SENSOR_INIT: gc2053 enable=1 ***
[   72.959065] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   72.959071] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   72.959077] Calling subdev 3 initialization (REVERSE ORDER - sensors first)
[   72.959084] *** ispcore_core_ops_init: ENTRY - sd=80552400, on=1 ***
[   72.959091] *** ispcore_core_ops_init: sd->dev_priv=80552400, sd->host_priv=80552400 ***
[   72.959098] *** ispcore_core_ops_init: sd->pdev=c06b5f30, sd->ops=c06b6658 ***
[   72.959104] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   72.959110] *** ispcore_core_ops_init: ISP device=805cc000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   72.959118] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   72.959126] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   72.959133] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   72.959139] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   72.959144] *** ispcore_core_ops_init: s0 (core_dev) = 80552400 from sd->host_priv ***m
[   72.959152] ispcore_core_ops_init: core_dev=80552400, vic_dev=80552000, vic_state=2
[   72.959156] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 2 ***
[   72.959165] *** ispcore_core_ops_init: VIC in ready state (2) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   72.959173] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   72.959180] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   72.959186] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   72.959192] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   72.959197] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   72.959202] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   72.959210] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   72.959216] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   72.959221] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   72.959227] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   72.959232] tisp_event_init: Initializing ISP event system
[   72.959239] tisp_event_init: SAFE event system initialized with 20 nodes
[   72.959245] tisp_event_set_cb: Setting callback for event 4
[   72.959252] tisp_event_set_cb: Event 4 callback set to c0684a60
[   72.959257] tisp_event_set_cb: Setting callback for event 5
[   72.959264] tisp_event_set_cb: Event 5 callback set to c0684f28
[   72.959269] tisp_event_set_cb: Setting callback for event 7
[   72.959276] tisp_event_set_cb: Event 7 callback set to c0684af4
[   72.959281] tisp_event_set_cb: Setting callback for event 9
[   72.959287] tisp_event_set_cb: Event 9 callback set to c0684b7c
[   72.959293] tisp_event_set_cb: Setting callback for event 8
[   72.959299] tisp_event_set_cb: Event 8 callback set to c0684c40
[   72.959306] *** system_irq_func_set: Registered handler c067d704 at index 13 ***
[   72.977106] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   72.977121] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   72.977128] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   72.977135] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   72.977142] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   72.977148] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   72.977156] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   72.977162] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   72.977169] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   72.977176] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   72.977183] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   72.977190] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   72.977196] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   72.977203] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   72.977210] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   72.977228] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   72.977235] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   72.977240] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   72.977247] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   72.977254] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   72.977260] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   72.977268] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   72.977273] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   72.977278] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   72.977285] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   72.977292] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   72.977299] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   72.977305] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   72.977312] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   72.977319] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   72.977326] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   72.977332] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   72.977338] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   72.977344] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   72.977352] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   72.977358] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   72.977365] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   72.977372] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   72.977378] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   72.977384] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   72.977391] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   72.977398] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   72.977404] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   72.977410] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   72.977418] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   72.977425] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   72.977432] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   72.977438] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   72.977444] *** tisp_init: ISP control register set to enable processing pipeline ***
[   72.977450] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   72.977456] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   72.977463] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   72.977468] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   72.977475] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   72.977481] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   72.977487] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   72.977494] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   72.977500] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   72.977506] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   72.977512] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   72.977520] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   72.977527] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   72.977534] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   72.977540] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   72.977547] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   72.977552] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   72.977559] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   72.977566] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   72.977572] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   72.977578] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   72.977585] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   72.977592] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   72.977598] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   72.977607] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   72.977614] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   72.977621] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   72.977628] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   72.977634] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   72.977640] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   72.977646] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   72.977652] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   72.977657] *** This should eliminate green frames by enabling proper color processing ***
[   72.977664] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   72.977670] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   72.977698] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   72.977706] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   72.977712] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   72.977719] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   72.977725] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   72.977732] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   72.977738] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   72.977744] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   72.977749] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   72.977754] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   72.977760] *** tisp_init: Standard tuning parameters loaded successfully ***
[   72.977766] *** tisp_init: Custom tuning parameters loaded successfully ***
[   72.977772] tisp_set_csc_version: Setting CSC version 0
[   72.977778] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   72.977785] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   72.977790] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   72.977797] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   72.977804] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   72.977809] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   72.977814] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   72.977821] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   72.977828] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   72.977833] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   72.977839] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   72.977846] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   72.977851] *** tisp_init: ISP processing pipeline fully enabled ***
[   72.977857] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   72.977864] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   72.977870] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   72.977876] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   72.977883] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   72.977888] tisp_init: ISP memory buffers configured
[   72.977893] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   72.977900] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   72.977908] tiziano_ae_params_refresh: Refreshing AE parameters
[   72.977919] tiziano_ae_params_refresh: AE parameters refreshed
[   72.977925] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   72.977931] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   72.977937] tiziano_ae_para_addr: Setting up AE parameter addresses
[   72.977942] tiziano_ae_para_addr: AE parameter addresses configured
[   72.977948] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   72.977956] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   72.977962] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   72.977969] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   72.977976] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   72.977983] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   72.977990] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   72.977996] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b766814 (Binary Ninja EXACT) ***
[   72.978004] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   72.978010] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   72.978016] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   72.978024] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   72.978029] tiziano_ae_set_hardware_param: Parameters written to AE0
[   72.978036] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   72.978042] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   72.978048] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   72.978055] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   72.978062] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   72.978068] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   72.978074] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   72.978081] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   72.978088] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   72.978094] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   72.978100] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   72.978107] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   72.978113] tiziano_ae_set_hardware_param: Parameters written to AE1
[   72.978118] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   72.978126] *** system_irq_func_set: Registered handler c0685c38 at index 10 ***
[   72.985757] *** system_irq_func_set: Registered handler c0685d50 at index 27 ***
[   73.004750] *** system_irq_func_set: Registered handler c0685c38 at index 26 ***
[   73.012444] ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
[   73.012455] ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
[   73.012464] ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
[   73.012474] ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
[   73.012494] ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 6300.000 ms)
[   73.014662] ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
root@ing-wyze-cam3-a000 ~# dmesg 
[   73.142237] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   73.142244] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   73.142250] tiziano_ae_set_hardware_param: Parameters written to AE0
[   73.142256] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   73.142263] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   73.142269] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   73.142275] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   73.142282] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   73.142289] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   73.142295] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   73.142302] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   73.142308] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   73.142315] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   73.142321] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   73.142328] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   73.142334] tiziano_ae_set_hardware_param: Parameters written to AE1
[   73.142339] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   73.142347] *** system_irq_func_set: Registered handler c0685c38 at index 10 ***
[   73.156453] *** system_irq_func_set: Registered handler c0685d50 at index 27 ***
[   73.174285] *** system_irq_func_set: Registered handler c0685c38 at index 26 ***
[   73.187707] *** system_irq_func_set: Registered handler c0685e38 at index 29 ***
[   73.205519] *** system_irq_func_set: Registered handler c0685dc4 at index 28 ***
[   73.225707] *** system_irq_func_set: Registered handler c0685eac at index 30 ***
[   73.233369] *** system_irq_func_set: Registered handler c0685f00 at index 20 ***
[   73.252201] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 6540.000 ms)
[   73.252216] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 6540.000 ms)
[   73.253557] *** system_irq_func_set: Registered handler c0685f54 at index 18 ***
[   73.267720] *** system_irq_func_set: Registered handler c0685fa8 at index 31 ***
[   73.285531] *** system_irq_func_set: Registered handler c0685ffc at index 11 ***
[   73.305724] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   73.305746] tiziano_deflicker_expt: Generated 119 LUT entries
[   73.305753] tisp_event_set_cb: Setting callback for event 1
[   73.305761] tisp_event_set_cb: Event 1 callback set to c0685838
[   73.305767] tisp_event_set_cb: Setting callback for event 6
[   73.305773] tisp_event_set_cb: Event 6 callback set to c0684d98
[   73.305779] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   73.305784] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   73.305791] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   73.305799] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   73.305805] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   73.305811] tiziano_awb_init: AWB hardware blocks enabled
[   73.305816] tiziano_gamma_init: Initializing Gamma processing
[   73.305821] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   73.305881] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   73.305887] tiziano_gib_init: Initializing GIB processing
[   73.305892] tiziano_lsc_init: Initializing LSC processing
[   73.305897] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   73.305903] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   73.305910] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   73.305917] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   73.305922] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   73.305979] tiziano_ccm_init: Initializing Color Correction Matrix
[   73.305984] tiziano_ccm_init: Using linear CCM parameters
[   73.305990] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   73.305997] jz_isp_ccm: EV=64, CT=9984
[   73.306003] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   73.306009] cm_control: saturation=128
[   73.306014] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   73.306020] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   73.306025] tiziano_ccm_init: CCM initialized successfully
[   73.306031] tiziano_dmsc_init: Initializing DMSC processing
[   73.306036] tiziano_sharpen_init: Initializing Sharpening
[   73.306041] tiziano_sharpen_init: Using linear sharpening parameters
[   73.306047] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   73.306053] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   73.306059] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   73.306086] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   73.306093] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   73.306098] tiziano_sharpen_init: Sharpening initialized successfully
[   73.306103] tiziano_sdns_init: Initializing SDNS processing
[   73.306111] tiziano_sdns_init: Using linear SDNS parameters
[   73.306117] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   73.306124] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   73.306130] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   73.306163] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   73.306169] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   73.306175] tiziano_sdns_init: SDNS processing initialized successfully
[   73.306181] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   73.306186] tiziano_mdns_init: Using linear MDNS parameters
[   73.306197] tiziano_mdns_init: MDNS processing initialized successfully
[   73.306202] tiziano_clm_init: Initializing CLM processing
[   73.306207] tiziano_dpc_init: Initializing DPC processing
[   73.306212] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   73.306219] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   73.306225] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   73.306231] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   73.306245] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   73.306252] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   73.306257] tiziano_hldc_init: Initializing HLDC processing
[   73.306264] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   73.306270] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   73.306277] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   73.306283] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   73.306291] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   73.306297] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   73.306304] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   73.306311] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   73.306318] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   73.306325] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   73.306331] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   73.306338] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   73.306345] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   73.306351] tiziano_adr_params_refresh: Refreshing ADR parameters
[   73.306357] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   73.306362] tiziano_adr_params_init: Initializing ADR parameter arrays
[   73.306369] tisp_adr_set_params: Writing ADR parameters to registers
[   73.306401] tisp_adr_set_params: ADR parameters written to hardware
[   73.306407] tisp_event_set_cb: Setting callback for event 18
[   73.306413] tisp_event_set_cb: Event 18 callback set to c0685f54
[   73.306419] tisp_event_set_cb: Setting callback for event 2
[   73.306425] tisp_event_set_cb: Event 2 callback set to c0684a34
[   73.306430] tiziano_adr_init: ADR processing initialized successfully
[   73.306437] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   73.306442] tiziano_bcsh_init: Initializing BCSH processing
[   73.306447] tiziano_ydns_init: Initializing YDNS processing
[   73.306452] tiziano_rdns_init: Initializing RDNS processing
[   73.306457] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   73.306462] tisp_event_init: Initializing ISP event system
[   73.306469] tisp_event_init: SAFE event system initialized with 20 nodes
[   73.306475] tisp_event_set_cb: Setting callback for event 4
[   73.306481] tisp_event_set_cb: Event 4 callback set to c0684a60
[   73.306487] tisp_event_set_cb: Setting callback for event 5
[   73.306493] tisp_event_set_cb: Event 5 callback set to c0684f28
[   73.306499] tisp_event_set_cb: Setting callback for event 7
[   73.306505] tisp_event_set_cb: Event 7 callback set to c0684af4
[   73.306511] tisp_event_set_cb: Setting callback for event 9
[   73.306517] tisp_event_set_cb: Event 9 callback set to c0684b7c
[   73.306523] tisp_event_set_cb: Setting callback for event 8
[   73.306529] tisp_event_set_cb: Event 8 callback set to c0684c40
[   73.306535] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   73.306541] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   73.306546] tisp_param_operate_init: Initializing parameter operations
[   73.306554] tisp_netlink_init: Initializing netlink communication
[   73.306559] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   73.306589] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   73.306601] tisp_netlink_init: Netlink socket created successfully
[   73.306607] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   73.306612] tisp_code_create_tuning_node: Device already created, skipping
[   73.306618] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   73.306624] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   73.306631] *** ispcore_core_ops_init: Second tisp_init completed ***
[   73.306636] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   73.306645] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   73.306652] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   73.306658] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   73.306663] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.306669] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   73.306674] ispcore_core_ops_init: Complete, result=0<6>[   73.306681] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   73.306687] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   73.306693] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.306704] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.306711] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.306717] VIN: tx_isp_vin_init: a0 (sensor) = 8055d400
[   73.306723] VIN: tx_isp_vin_init: using VIN device from global ISP: 84cdf000
[   73.306729] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   73.306737] *** SENSOR_INIT: gc2053 enable=1 ***
[   73.306744] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   73.306750] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   73.306756] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   73.306762] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   73.306767] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   73.306773] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   73.306781] *** vic_core_ops_init: ENTRY - sd=80552000, enable=1 ***
[   73.306787] *** vic_core_ops_init: vic_dev=80552000, current state check ***
[   73.306793] *** vic_core_ops_init: current_state=3, enable=1 ***
[   73.306799] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   73.306807] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   73.306813] *** VIC device final state set to 2 (fully activated) ***
[   73.306819] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   73.306825] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   73.306831] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   73.306837] *** vic_core_ops_init: ENTRY - sd=80552000, enable=1 ***
[   73.306843] *** vic_core_ops_init: vic_dev=80552000, current state check ***
[   73.306850] *** vic_core_ops_init: current_state=2, enable=1 ***
[   73.306855] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   73.306861] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   73.306867] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   73.306873] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   73.306879] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   73.306886] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   73.306892] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   73.306898] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   73.306904] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   73.306910] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   73.306916] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   73.306922] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   73.306929] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   73.306935] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   73.306941] *** tx_vic_enable_irq: completed successfully ***
[   73.306947] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   73.306953] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   73.306958] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   73.306966] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   73.306973] csi_core_ops_init: sd=85219800, csi_dev=85219800, enable=1
[   73.306979] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   73.306985] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   73.306991] *** vic_core_ops_init: ENTRY - sd=80552000, enable=1 ***
[   73.306997] *** vic_core_ops_init: vic_dev=80552000, current state check ***
[   73.307003] *** vic_core_ops_init: current_state=3, enable=1 ***
[   73.307009] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   73.307014] *** tx_isp_video_s_stream: Initializing Core subdev ***
[   73.307021] *** ispcore_core_ops_init: ENTRY - sd=80552400, on=1 ***
[   73.307027] *** ispcore_core_ops_init: sd->dev_priv=80552400, sd->host_priv=80552400 ***
[   73.307035] *** ispcore_core_ops_init: sd->pdev=c06b5f30, sd->ops=c06b6658 ***
[   73.307041] *** ispcore_core_ops_init: EXACT Binary Ninja MCP implementation, on=1 ***
[   73.307045] *** ispcore_core_ops_init: ISP device=805cc000 ****** ispcore_core_ops_init: Frame sync work structure initialized ***
[   73.307053] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.307061] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.307067] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.307073] ispcore_core_ops_init: Using sensor attributes from sensor: gc2053
[   73.307077] *** ispcore_core_ops_init: s0 (core_dev) = 80552400 from sd->host_priv ***
[   73.307085] ispcore_core_ops_init: core_dev=80552400, vic_dev=80552000, vic_state=3
[   73.307089] *** ispcore_core_ops_init: INITIALIZING CORE (on=1) ****** ispcore_core_ops_init: Current vic_state (VIC state): 3 ***
[   73.307098] *** ispcore_core_ops_init: VIC in ready state (3) - normal initialization ****** ispcore_core_ops_init: VIC state check passed, proceeding with initialization ***
[   73.307107] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.307114] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.307120] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.307125] *** ispcore_core_ops_init: BINARY NINJA MCP - Second tisp_init call (00079058) ***
[   73.307129] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   73.307135] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   73.307143] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 2200x1418 ***
[   73.307149] tisp_init: Initializing ISP hardware for sensor (2200x1418)
[   73.307155] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   73.307160] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   73.307165] tisp_event_init: Initializing ISP event system
[   73.307171] tisp_event_init: SAFE event system initialized with 20 nodes
[   73.307177] tisp_event_set_cb: Setting callback for event 4
[   73.307184] tisp_event_set_cb: Event 4 callback set to c0684a60
[   73.307190] tisp_event_set_cb: Setting callback for event 5
[   73.307196] tisp_event_set_cb: Event 5 callback set to c0684f28
[   73.307202] tisp_event_set_cb: Setting callback for event 7
[   73.307208] tisp_event_set_cb: Event 7 callback set to c0684af4
[   73.307213] tisp_event_set_cb: Setting callback for event 9
[   73.307220] tisp_event_set_cb: Event 9 callback set to c0684b7c
[   73.307225] tisp_event_set_cb: Setting callback for event 8
[   73.307232] tisp_event_set_cb: Event 8 callback set to c0684c40
[   73.307239] *** system_irq_func_set: Registered handler c067d704 at index 13 ***
[   73.317710] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   73.317727] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   73.317734] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   73.317741] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   73.317748] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   73.317755] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   73.317761] *** SYSTEM_REG_WRITE: reg[0xb018] = 0x40404040 (Binary Ninja EXACT) ***
[   73.317769] *** SYSTEM_REG_WRITE: reg[0xb01c] = 0x40404040 (Binary Ninja EXACT) ***
[   73.317775] *** SYSTEM_REG_WRITE: reg[0xb020] = 0x40404040 (Binary Ninja EXACT) ***
[   73.317782] *** SYSTEM_REG_WRITE: reg[0xb024] = 0x404040 (Binary Ninja EXACT) ***
[   73.317789] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   73.317796] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   73.317803] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   73.317810] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   73.317817] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   73.317823] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   73.317830] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   73.317835] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   73.317842] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   73.317849] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   73.317856] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   73.317863] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   73.317868] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   73.317873] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   73.317881] *** SYSTEM_REG_WRITE: reg[0x9804] = 0x3f00 (Binary Ninja EXACT) ***
[   73.317887] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   73.317894] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   73.317901] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   73.317907] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   73.317914] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   73.317921] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   73.317928] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   73.317933] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   73.317941] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   73.317947] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   73.317954] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   73.317961] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   73.317967] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   73.317974] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   73.317981] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   73.317987] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   73.317994] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   73.318001] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   73.318007] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   73.318015] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 2200x1418)
[   73.318022] *** SYSTEM_REG_WRITE: reg[0x4] = 0x898058a (Binary Ninja EXACT) ***
[   73.318028] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   73.318035] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   73.318040] *** tisp_init: ISP control register set to enable processing pipeline ***
[   73.318047] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   73.318053] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   73.318059] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   73.318065] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   73.318071] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   73.318078] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   73.318089] *** CRITICAL: isp_irq_handle: IRQ 37 received, dev_id=805cc000 ***
[   73.325537] *** isp_irq_handle: IRQ 37 received, dev_id=805cc000 ***
[   73.325543] *** INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   73.333262] *** ISP CORE INTERRUPT HANDLER: IRQ 37 called, dev_id=805cc000 ***
[   73.340710] *** ISP CORE: Read interrupt status - interrupt_status=0x00000400 ***
[   73.348423] *** ISP CORE: Clearing legacy interrupt 0x00000400 to reg +0xb8 ***
[   73.355955] *** ISP CORE: After clearing - legacy=0x00000000 ***
[   73.362145] *** ISP CORE: About to process IRQ callbacks - interrupt_status=0x400 ***
[   73.370220] *** ISP CORE: ABOUT TO CALL callback[10] for bit 10 - callback=c0685c38 ***
[   73.378470] *** ISP CORE: CALLING CALLBACK NOW - IF SYSTEM HANGS, THIS CALLBACK IS THE PROBLEM ***
[   73.387714] ae0_interrupt_static: Processing AE0 static interrupt
[   73.387721] *** AE0: Processing interrupt using register-based statistics (Binary Ninja MCP) ***
[   73.387727] ae0_interrupt_static: AE0 static interrupt processed
[   73.387733] *** ISP CORE: CALLBACK RETURNED SUCCESSFULLY - callback[10] returned 1 ***
[   73.395899] *** ISP CORE INTERRUPT PROCESSING COMPLETE - returning IRQ_HANDLED ***
[   73.429734] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x7800438 -> 0x898058a (delta: 6720.000 ms)
[   73.429749] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x1 -> 0x0 (delta: 6720.000 ms)
[   73.429765] ISP isp-m0: [CSI PHY Control] write at offset 0xb0: 0x0 -> 0x3fff (delta: 0.000 ms)
[   73.431871] ISP isp-m0: [Core Control] write at offset 0xb004: 0x7 -> 0xf001f001 (delta: 180.000 ms)
[   73.431881] ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 180.000 ms)
[   73.494854] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   73.494869] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   73.494875] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   73.494881] *** tisp_init: ISP control mode set to 8 (streaming not active) ***
[   73.494888] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   73.494895] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=8, 0x800=1 ***
[   73.494902] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   73.494909] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   73.494916] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   73.494923] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   73.494928] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   73.494935] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   73.494941] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   73.494948] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   73.494955] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   73.494961] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   73.494968] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   73.494975] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   73.494983] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   73.494990] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   73.494997] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   73.495004] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   73.495011] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   73.495017] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   73.495023] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   73.495028] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   73.495034] *** This should eliminate green frames by enabling proper color processing ***
[   73.495041] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   73.495047] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   73.495053] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   73.495060] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   73.495067] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   73.495073] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   73.495080] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   73.495087] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   73.495093] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   73.495099] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   73.495104] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   73.495109] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   73.495115] *** tisp_init: Standard tuning parameters loaded successfully ***
[   73.495120] *** tisp_init: Custom tuning parameters loaded successfully ***
[   73.495126] tisp_set_csc_version: Setting CSC version 0
[   73.495133] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   73.495139] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   73.495145] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   73.495152] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   73.495159] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   73.495164] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   73.495169] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   73.495176] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   73.495183] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   73.495188] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   73.495194] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   73.495201] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   73.495206] *** tisp_init: ISP processing pipeline fully enabled ***
[   73.495213] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   73.495219] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   73.495225] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   73.495231] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   73.495238] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   73.495243] tisp_init: ISP memory buffers configured
[   73.495249] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   73.495256] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   73.495265] tiziano_ae_params_refresh: Refreshing AE parameters
[   73.495275] tiziano_ae_params_refresh: AE parameters refreshed
[   73.495281] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   73.495287] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   73.495293] tiziano_ae_para_addr: Setting up AE parameter addresses
[   73.495298] tiziano_ae_para_addr: AE parameter addresses configured
[   73.495305] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   73.495311] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   73.495319] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   73.495325] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   73.495332] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   73.495339] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   73.495346] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   73.495353] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b766814 (Binary Ninja EXACT) ***
[   73.495359] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   73.495366] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   73.495373] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   73.495380] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   73.495385] tiziano_ae_set_hardware_param: Parameters written to AE0
[   73.495392] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   73.495398] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   73.495405] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   73.495411] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   73.495418] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   73.495425] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   73.495431] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   73.495437] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   73.495444] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   73.495451] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   73.495457] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   73.495463] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   73.495469] tiziano_ae_set_hardware_param: Parameters written to AE1
[   73.495475] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   73.495483] *** system_irq_func_set: Registered handler c0685c38 at index 10 ***
[   73.515058] *** system_irq_func_set: Registered handler c0685d50 at index 27 ***
[   73.535249] *** system_irq_func_set: Registered handler c0685c38 at index 26 ***
[   73.542986] *** system_irq_func_set: Registered handler c0685e38 at index 29 ***
[   73.557709] *** system_irq_func_set: Registered handler c0685dc4 at index 28 ***
[   73.575521] *** system_irq_func_set: Registered handler c0685eac at index 30 ***
[   73.590757] *** system_irq_func_set: Registered handler c0685f00 at index 20 ***
[   73.609303] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[   73.609317] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[   73.611458] *** system_irq_func_set: Registered handler c0685f54 at index 18 ***
[   73.629297] *** system_irq_func_set: Registered handler c0685fa8 at index 31 ***
[   73.647701] *** system_irq_func_set: Registered handler c0685ffc at index 11 ***
[   73.665511] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   73.665533] tiziano_deflicker_expt: Generated 119 LUT entries
[   73.665540] tisp_event_set_cb: Setting callback for event 1
[   73.665548] tisp_event_set_cb: Event 1 callback set to c0685838
[   73.665553] tisp_event_set_cb: Setting callback for event 6
[   73.665560] tisp_event_set_cb: Event 6 callback set to c0684d98
[   73.665565] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   73.665571] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   73.665579] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   73.665586] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   73.665592] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   73.665597] tiziano_awb_init: AWB hardware blocks enabled
[   73.665603] tiziano_gamma_init: Initializing Gamma processing
[   73.665609] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   73.665668] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   73.665673] tiziano_gib_init: Initializing GIB processing
[   73.665679] tiziano_lsc_init: Initializing LSC processing
[   73.665684] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   73.665691] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   73.665697] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   73.665704] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   73.665709] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   73.665766] tiziano_ccm_init: Initializing Color Correction Matrix
[   73.665771] tiziano_ccm_init: Using linear CCM parameters
[   73.665777] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   73.665783] jz_isp_ccm: EV=64, CT=9984
[   73.665790] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   73.665796] cm_control: saturation=128
[   73.665801] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   73.665807] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   73.665813] tiziano_ccm_init: CCM initialized successfully
[   73.665818] tiziano_dmsc_init: Initializing DMSC processing
[   73.665823] tiziano_sharpen_init: Initializing Sharpening
[   73.665828] tiziano_sharpen_init: Using linear sharpening parameters
[   73.665834] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   73.665841] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   73.665847] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   73.665873] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   73.665879] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   73.665885] tiziano_sharpen_init: Sharpening initialized successfully
[   73.665891] tiziano_sdns_init: Initializing SDNS processing
[   73.665899] tiziano_sdns_init: Using linear SDNS parameters
[   73.665904] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   73.665911] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   73.665917] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   73.665949] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   73.665956] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   73.665961] tiziano_sdns_init: SDNS processing initialized successfully
[   73.665968] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   73.665973] tiziano_mdns_init: Using linear MDNS parameters
[   73.665983] tiziano_mdns_init: MDNS processing initialized successfully
[   73.665989] tiziano_clm_init: Initializing CLM processing
[   73.665993] tiziano_dpc_init: Initializing DPC processing
[   73.665999] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   73.666005] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   73.666012] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   73.666017] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   73.666032] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   73.666038] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   73.666044] tiziano_hldc_init: Initializing HLDC processing
[   73.666050] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   73.666057] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   73.666063] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   73.666070] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   73.666077] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   73.666084] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   73.666091] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   73.666097] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   73.666105] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   73.666111] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   73.666118] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   73.666125] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   73.666132] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   73.666137] tiziano_adr_params_refresh: Refreshing ADR parameters
[   73.666143] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   73.666149] tiziano_adr_params_init: Initializing ADR parameter arrays
[   73.666155] tisp_adr_set_params: Writing ADR parameters to registers
[   73.666187] tisp_adr_set_params: ADR parameters written to hardware
[   73.666193] tisp_event_set_cb: Setting callback for event 18
[   73.666199] tisp_event_set_cb: Event 18 callback set to c0685f54
[   73.666205] tisp_event_set_cb: Setting callback for event 2
[   73.666211] tisp_event_set_cb: Event 2 callback set to c0684a34
[   73.666217] tiziano_adr_init: ADR processing initialized successfully
[   73.666223] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   73.666228] tiziano_bcsh_init: Initializing BCSH processing
[   73.666233] tiziano_ydns_init: Initializing YDNS processing
[   73.666239] tiziano_rdns_init: Initializing RDNS processing
[   73.666243] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   73.666257] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f88000 (Binary Ninja EXACT) ***
[   73.666264] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f89000 (Binary Ninja EXACT) ***
[   73.666271] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f8a000 (Binary Ninja EXACT) ***
[   73.666277] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f8b000 (Binary Ninja EXACT) ***
[   73.666285] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f8c000 (Binary Ninja EXACT) ***
[   73.666291] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f8c800 (Binary Ninja EXACT) ***
[   73.666298] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f8d000 (Binary Ninja EXACT) ***
[   73.666305] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f8d800 (Binary Ninja EXACT) ***
[   73.666312] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   73.666318] *** tisp_init: AE0 buffer allocated at 0x05f88000 ***
[   73.666324] *** CRITICAL FIX: data_b2f3c initialized to 0x85f88000 (prevents stack corruption) ***
[   73.666333] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f90000 (Binary Ninja EXACT) ***
[   73.666339] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f91000 (Binary Ninja EXACT) ***
[   73.666347] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f92000 (Binary Ninja EXACT) ***
[   73.666353] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f93000 (Binary Ninja EXACT) ***
[   73.666360] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f94000 (Binary Ninja EXACT) ***
[   73.666367] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f94800 (Binary Ninja EXACT) ***
[   73.666374] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f95000 (Binary Ninja EXACT) ***
[   73.666381] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f95800 (Binary Ninja EXACT) ***
[   73.666388] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   73.666394] *** tisp_init: AE1 buffer allocated at 0x05f90000 ***
[   73.666399] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   73.666405] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   73.666412] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   73.666418] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   73.666424] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   73.666429] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   73.666437] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   73.666445] tiziano_ae_params_refresh: Refreshing AE parameters
[   73.666455] tiziano_ae_params_refresh: AE parameters refreshed
[   73.666461] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   73.666467] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   73.666472] tiziano_ae_para_addr: Setting up AE parameter addresses
[   73.666477] tiziano_ae_para_addr: AE parameter addresses configured
[   73.666484] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   73.666491] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   73.666498] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   73.666505] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   73.666511] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   73.666519] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   73.666525] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   73.666532] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b766814 (Binary Ninja EXACT) ***
[   73.666539] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   73.666546] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   73.666553] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   73.666559] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   73.666565] tiziano_ae_set_hardware_param: Parameters written to AE0
[   73.666571] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   73.666578] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   73.666584] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   73.666591] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   73.666597] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   73.666604] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   73.666611] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   73.666617] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   73.666623] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   73.666630] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   73.666637] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   73.666643] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   73.666649] tiziano_ae_set_hardware_param: Parameters written to AE1
[   73.666655] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   73.666662] *** system_irq_func_set: Registered handler c0685c38 at index 10 ***
[   73.675619] *** system_irq_func_set: Registered handler c0685d50 at index 27 ***
[   73.695817] *** system_irq_func_set: Registered handler c0685c38 at index 26 ***
[   73.707816] *** system_irq_func_set: Registered handler c0685e38 at index 29 ***
[   73.715453] *** system_irq_func_set: Registered handler c0685dc4 at index 28 ***
[   73.736954] *** system_irq_func_set: Registered handler c0685eac at index 30 ***
[   73.746814] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   73.746827] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   73.748136] *** system_irq_func_set: Registered handler c0685f00 at index 20 ***
[   73.765950] *** system_irq_func_set: Registered handler c0685f54 at index 18 ***
[   73.786167] *** system_irq_func_set: Registered handler c0685fa8 at index 31 ***
[   73.796283] *** system_irq_func_set: Registered handler c0685ffc at index 11 ***
[   73.816480] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   73.816502] tiziano_deflicker_expt: Generated 119 LUT entries
[   73.816509] tisp_event_set_cb: Setting callback for event 1
[   73.816517] tisp_event_set_cb: Event 1 callback set to c0685838
[   73.816523] tisp_event_set_cb: Setting callback for event 6
[   73.816529] tisp_event_set_cb: Event 6 callback set to c0684d98
d[   73.816535] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   73.816541] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   73.816548] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   73.816556] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   73.816562] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   73.816567] tiziano_awb_init: AWB hardware blocks enabled
[   73.816573] tiziano_gamma_init: Initializing Gamma processing
[   73.816578] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   73.816638] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   73.816643] tiziano_gib_init: Initializing GIB processing
[   73.816648] tiziano_lsc_init: Initializing LSC processing
[   73.816654] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   73.816660] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   73.816667] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   73.816674] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   73.816679] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   73.816736] tiziano_ccm_init: Initializing Color Correction Matrix
[   73.816741] tiziano_ccm_init: Using linear CCM parameters
[   73.816747] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   73.816753] jz_isp_ccm: EV=64, CT=9984
[   73.816760] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   73.816765] cm_control: saturation=128
[   73.816770] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   73.816777] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   73.816782] tiziano_ccm_init: CCM initialized successfully
[   73.816787] tiziano_dmsc_init: Initializing DMSC processing
[   73.816792] tiziano_sharpen_init: Initializing Sharpening
[   73.816798] tiziano_sharpen_init: Using linear sharpening parameters
[   73.816803] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   73.816810] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   73.816816] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   73.816842] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   73.816849] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   73.816854] tiziano_sharpen_init: Sharpening initialized successfully
[   73.816860] tiziano_sdns_init: Initializing SDNS processing
[   73.816868] tiziano_sdns_init: Using linear SDNS parameters
[   73.816873] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   73.816880] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   73.816886] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   73.816918] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   73.816925] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   73.816930] tiziano_sdns_init: SDNS processing initialized successfully
[   73.816937] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   73.816942] tiziano_mdns_init: Using linear MDNS parameters
[   73.816952] tiziano_mdns_init: MDNS processing initialized successfully
[   73.816958] tiziano_clm_init: Initializing CLM processing
[   73.816963] tiziano_dpc_init: Initializing DPC processing
[   73.816968] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   73.816974] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   73.816981] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   73.816986] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   73.817001] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   73.817008] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   73.817013] tiziano_hldc_init: Initializing HLDC processing
[   73.817020] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   73.817026] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   73.817032] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   73.817039] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   73.817046] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   73.817053] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   73.817060] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   73.817067] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   73.817074] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   73.817080] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   73.817087] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   73.817094] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   73.817101] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   73.817106] tiziano_adr_params_refresh: Refreshing ADR parameters
[   73.817112] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   73.817118] tiziano_adr_params_init: Initializing ADR parameter arrays
[   73.817124] tisp_adr_set_params: Writing ADR parameters to registers
[   73.817156] tisp_adr_set_params: ADR parameters written to hardware
[   73.817162] tisp_event_set_cb: Setting callback for event 18
[   73.817168] tisp_event_set_cb: Event 18 callback set to c0685f54
[   73.817174] tisp_event_set_cb: Setting callback for event 2
[   73.817180] tisp_event_set_cb: Event 2 callback set to c0684a34
[   73.817186] tiziano_adr_init: ADR processing initialized successfully
[   73.817192] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   73.817197] tiziano_bcsh_init: Initializing BCSH processing
[   73.817202] tiziano_ydns_init: Initializing YDNS processing
[   73.817207] tiziano_rdns_init: Initializing RDNS processing
[   73.817212] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   73.817218] tisp_event_init: Initializing ISP event system
[   73.817225] tisp_event_init: SAFE event system initialized with 20 nodes
[   73.817230] tisp_event_set_cb: Setting callback for event 4
[   73.817237] tisp_event_set_cb: Event 4 callback set to c0684a60
[   73.817242] tisp_event_set_cb: Setting callback for event 5
[   73.817249] tisp_event_set_cb: Event 5 callback set to c0684f28
[   73.817254] tisp_event_set_cb: Setting callback for event 7
[   73.817261] tisp_event_set_cb: Event 7 callback set to c0684af4
[   73.817266] tisp_event_set_cb: Setting callback for event 9
[   73.817272] tisp_event_set_cb: Event 9 callback set to c0684b7c
[   73.817278] tisp_event_set_cb: Setting callback for event 8
[   73.817284] tisp_event_set_cb: Event 8 callback set to c0684c40
[   73.817290] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   73.817296] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   73.817302] tisp_param_operate_init: Initializing parameter operations
[   73.817309] tisp_netlink_init: Initializing netlink communication
[   73.817314] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   73.817345] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   73.817358] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   73.817370] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   73.817376] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   73.817382] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   73.817388] tisp_code_create_tuning_node: Device already created, skipping
[   73.817394] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   73.817400] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   73.817406] *** ispcore_core_ops_init: Second tisp_init completed ***
[   73.817412] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   73.817420] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   73.817428] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   73.817433] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   73.817439] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.817445] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   73.817449] ispcore_core_ops_init: Complete, result=0<6>[   73.817456] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   73.817461] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   73.817470] *** SENSOR_INIT: gc2053 enable=1 ***
[   73.817476] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   73.817482] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   73.817488] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   73.817494] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   73.817500] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   73.817506] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   73.817513] csi_video_s_stream: sd=85219800, enable=1
[   73.817519] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.817526] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.817533] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.817539] csi_video_s_stream: Stream ON - CSI state set to 4
[   73.817545] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   73.817552] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   73.817559] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   73.817565] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   73.817570] *** vic_core_s_stream: STREAM ON ***
[   73.817576] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   73.817582] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   73.817588] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.817595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.817601] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.817607] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   73.817612] *** STREAMING: Configuring CPM registers for VIC access ***
[   73.837696] STREAMING: CPM clocks configured for VIC access
[   73.837710] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   73.837716] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   73.837723] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   73.837729] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   73.837736] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   73.837742] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   73.837747] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   73.837753] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   73.837762] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   73.837769] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   73.837776] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   73.837782] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   73.837788] *** VIC unlock: Commands written, checking VIC status register ***
[   73.837794] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   73.837800] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
m[   73.837806] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   73.837812] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   73.837818] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   73.837823] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   73.837898] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   73.837907] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   73.837914] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   73.837922] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   73.837929] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   73.837935] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   73.837942] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   73.837949] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   73.837954] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   73.837960] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   73.837966] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   73.837973] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   73.837978] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   73.837984] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   73.837990] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   73.837996] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   73.838002] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   73.838009] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   73.838014] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   73.838020] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.838028] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   73.838034] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   73.838042] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   73.838050] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   73.838057] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   73.838063] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   73.838070] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   73.838076] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   73.838082] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   73.838088] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   73.838094] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   73.838100] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
	[   73.838105] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   73.838111] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   73.846210] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=805cc000 ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   73.495133] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   73.495139] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   73.495145] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   73.495152] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   73.495159] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   73.495164] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   73.495169] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   73.495176] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   73.495183] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   73.495188] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   73.495194] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   73.495201] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   73.495206] *** tisp_init: ISP processing pipeline fully enabled ***
[   73.495213] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   73.495219] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   73.495225] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   73.495231] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   73.495238] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   73.495243] tisp_init: ISP memory buffers configured
[   73.495249] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   73.495256] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   73.495265] tiziano_ae_params_refresh: Refreshing AE parameters
[   73.495275] tiziano_ae_params_refresh: AE parameters refreshed
[   73.495281] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   73.495287] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   73.495293] tiziano_ae_para_addr: Setting up AE parameter addresses
[   73.495298] tiziano_ae_para_addr: AE parameter addresses configured
[   73.495305] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   73.495311] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   73.495319] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   73.495325] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   73.495332] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   73.495339] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   73.495346] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   73.495353] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b766814 (Binary Ninja EXACT) ***
[   73.495359] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   73.495366] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   73.495373] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   73.495380] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   73.495385] tiziano_ae_set_hardware_param: Parameters written to AE0
[   73.495392] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   73.495398] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   73.495405] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   73.495411] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   73.495418] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   73.495425] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   73.495431] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   73.495437] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   73.495444] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   73.495451] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   73.495457] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   73.495463] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   73.495469] tiziano_ae_set_hardware_param: Parameters written to AE1
[   73.495475] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   73.495483] *** system_irq_func_set: Registered handler c0685c38 at index 10 ***
[   73.515058] *** system_irq_func_set: Registered handler c0685d50 at index 27 ***
[   73.535249] *** system_irq_func_set: Registered handler c0685c38 at index 26 ***
[   73.542986] *** system_irq_func_set: Registered handler c0685e38 at index 29 ***
[   73.557709] *** system_irq_func_set: Registered handler c0685dc4 at index 28 ***
[   73.575521] *** system_irq_func_set: Registered handler c0685eac at index 30 ***
[   73.590757] *** system_irq_func_set: Registered handler c0685f00 at index 20 ***
[   73.609303] ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x898058a -> 0x7800438 (delta: 180.000 ms)
[   73.609317] ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 180.000 ms)
[   73.611458] *** system_irq_func_set: Registered handler c0685f54 at index 18 ***
[   73.629297] *** system_irq_func_set: Registered handler c0685fa8 at index 31 ***
[   73.647701] *** system_irq_func_set: Registered handler c0685ffc at index 11 ***
[   73.665511] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   73.665533] tiziano_deflicker_expt: Generated 119 LUT entries
[   73.665540] tisp_event_set_cb: Setting callback for event 1
[   73.665548] tisp_event_set_cb: Event 1 callback set to c0685838
[   73.665553] tisp_event_set_cb: Setting callback for event 6
[   73.665560] tisp_event_set_cb: Event 6 callback set to c0684d98
[   73.665565] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   73.665571] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   73.665579] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   73.665586] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   73.665592] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   73.665597] tiziano_awb_init: AWB hardware blocks enabled
[   73.665603] tiziano_gamma_init: Initializing Gamma processing
[   73.665609] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   73.665668] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   73.665673] tiziano_gib_init: Initializing GIB processing
[   73.665679] tiziano_lsc_init: Initializing LSC processing
[   73.665684] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   73.665691] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   73.665697] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   73.665704] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   73.665709] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   73.665766] tiziano_ccm_init: Initializing Color Correction Matrix
[   73.665771] tiziano_ccm_init: Using linear CCM parameters
[   73.665777] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   73.665783] jz_isp_ccm: EV=64, CT=9984
[   73.665790] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   73.665796] cm_control: saturation=128
[   73.665801] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   73.665807] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   73.665813] tiziano_ccm_init: CCM initialized successfully
[   73.665818] tiziano_dmsc_init: Initializing DMSC processing
[   73.665823] tiziano_sharpen_init: Initializing Sharpening
[   73.665828] tiziano_sharpen_init: Using linear sharpening parameters
[   73.665834] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   73.665841] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   73.665847] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   73.665873] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   73.665879] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   73.665885] tiziano_sharpen_init: Sharpening initialized successfully
[   73.665891] tiziano_sdns_init: Initializing SDNS processing
[   73.665899] tiziano_sdns_init: Using linear SDNS parameters
[   73.665904] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   73.665911] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   73.665917] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   73.665949] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   73.665956] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   73.665961] tiziano_sdns_init: SDNS processing initialized successfully
[   73.665968] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   73.665973] tiziano_mdns_init: Using linear MDNS parameters
[   73.665983] tiziano_mdns_init: MDNS processing initialized successfully
[   73.665989] tiziano_clm_init: Initializing CLM processing
[   73.665993] tiziano_dpc_init: Initializing DPC processing
[   73.665999] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   73.666005] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   73.666012] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   73.666017] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   73.666032] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   73.666038] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   73.666044] tiziano_hldc_init: Initializing HLDC processing
[   73.666050] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   73.666057] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   73.666063] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   73.666070] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   73.666077] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   73.666084] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   73.666091] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   73.666097] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   73.666105] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   73.666111] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   73.666118] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   73.666125] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   73.666132] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   73.666137] tiziano_adr_params_refresh: Refreshing ADR parameters
[   73.666143] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   73.666149] tiziano_adr_params_init: Initializing ADR parameter arrays
[   73.666155] tisp_adr_set_params: Writing ADR parameters to registers
[   73.666187] tisp_adr_set_params: ADR parameters written to hardware
[   73.666193] tisp_event_set_cb: Setting callback for event 18
[   73.666199] tisp_event_set_cb: Event 18 callback set to c0685f54
[   73.666205] tisp_event_set_cb: Setting callback for event 2
[   73.666211] tisp_event_set_cb: Event 2 callback set to c0684a34
[   73.666217] tiziano_adr_init: ADR processing initialized successfully
[   73.666223] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   73.666228] tiziano_bcsh_init: Initializing BCSH processing
[   73.666233] tiziano_ydns_init: Initializing YDNS processing
[   73.666239] tiziano_rdns_init: Initializing RDNS processing
[   73.666243] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   73.666257] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f88000 (Binary Ninja EXACT) ***
[   73.666264] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f89000 (Binary Ninja EXACT) ***
[   73.666271] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f8a000 (Binary Ninja EXACT) ***
[   73.666277] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f8b000 (Binary Ninja EXACT) ***
[   73.666285] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f8c000 (Binary Ninja EXACT) ***
[   73.666291] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f8c800 (Binary Ninja EXACT) ***
[   73.666298] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f8d000 (Binary Ninja EXACT) ***
[   73.666305] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f8d800 (Binary Ninja EXACT) ***
[   73.666312] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   73.666318] *** tisp_init: AE0 buffer allocated at 0x05f88000 ***
[   73.666324] *** CRITICAL FIX: data_b2f3c initialized to 0x85f88000 (prevents stack corruption) ***
[   73.666333] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f90000 (Binary Ninja EXACT) ***
[   73.666339] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f91000 (Binary Ninja EXACT) ***
[   73.666347] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f92000 (Binary Ninja EXACT) ***
[   73.666353] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f93000 (Binary Ninja EXACT) ***
[   73.666360] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f94000 (Binary Ninja EXACT) ***
[   73.666367] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f94800 (Binary Ninja EXACT) ***
[   73.666374] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f95000 (Binary Ninja EXACT) ***
[   73.666381] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f95800 (Binary Ninja EXACT) ***
[   73.666388] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   73.666394] *** tisp_init: AE1 buffer allocated at 0x05f90000 ***
[   73.666399] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   73.666405] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   73.666412] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x8 (Binary Ninja EXACT) ***
[   73.666418] *** tisp_init: Second ISP control mode set to 8 (streaming not active) ***
[   73.666424] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   73.666429] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   73.666437] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   73.666445] tiziano_ae_params_refresh: Refreshing AE parameters
[   73.666455] tiziano_ae_params_refresh: AE parameters refreshed
[   73.666461] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   73.666467] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   73.666472] tiziano_ae_para_addr: Setting up AE parameter addresses
[   73.666477] tiziano_ae_para_addr: AE parameter addresses configured
[   73.666484] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   73.666491] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   73.666498] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   73.666505] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   73.666511] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   73.666519] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   73.666525] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   73.666532] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b766814 (Binary Ninja EXACT) ***
[   73.666539] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   73.666546] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   73.666553] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   73.666559] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   73.666565] tiziano_ae_set_hardware_param: Parameters written to AE0
[   73.666571] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   73.666578] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   73.666584] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   73.666591] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   73.666597] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   73.666604] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   73.666611] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   73.666617] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   73.666623] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   73.666630] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   73.666637] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   73.666643] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   73.666649] tiziano_ae_set_hardware_param: Parameters written to AE1
[   73.666655] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   73.666662] *** system_irq_func_set: Registered handler c0685c38 at index 10 ***
[   73.675619] *** system_irq_func_set: Registered handler c0685d50 at index 27 ***
[   73.695817] *** system_irq_func_set: Registered handler c0685c38 at index 26 ***
[   73.707816] *** system_irq_func_set: Registered handler c0685e38 at index 29 ***
[   73.715453] *** system_irq_func_set: Registered handler c0685dc4 at index 28 ***
[   73.736954] *** system_irq_func_set: Registered handler c0685eac at index 30 ***
[   73.746814] ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 310.000 ms)
[   73.746827] ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 310.000 ms)
[   73.748136] *** system_irq_func_set: Registered handler c0685f00 at index 20 ***
[   73.765950] *** system_irq_func_set: Registered handler c0685f54 at index 18 ***
[   73.786167] *** system_irq_func_set: Registered handler c0685fa8 at index 31 ***
[   73.796283] *** system_irq_func_set: Registered handler c0685ffc at index 11 ***
[   73.816480] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   73.816502] tiziano_deflicker_expt: Generated 119 LUT entries
[   73.816509] tisp_event_set_cb: Setting callback for event 1
[   73.816517] tisp_event_set_cb: Event 1 callback set to c0685838
[   73.816523] tisp_event_set_cb: Setting callback for event 6
[   73.816529] tisp_event_set_cb: Event 6 callback set to c0684d98
[   73.816535] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   73.816541] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   73.816548] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   73.816556] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   73.816562] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   73.816567] tiziano_awb_init: AWB hardware blocks enabled
[   73.816573] tiziano_gamma_init: Initializing Gamma processing
[   73.816578] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   73.816638] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   73.816643] tiziano_gib_init: Initializing GIB processing
[   73.816648] tiziano_lsc_init: Initializing LSC processing
[   73.816654] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   73.816660] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   73.816667] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   73.816674] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   73.816679] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   73.816736] tiziano_ccm_init: Initializing Color Correction Matrix
[   73.816741] tiziano_ccm_init: Using linear CCM parameters
[   73.816747] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   73.816753] jz_isp_ccm: EV=64, CT=9984
[   73.816760] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   73.816765] cm_control: saturation=128
[   73.816770] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   73.816777] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   73.816782] tiziano_ccm_init: CCM initialized successfully
[   73.816787] tiziano_dmsc_init: Initializing DMSC processing
[   73.816792] tiziano_sharpen_init: Initializing Sharpening
[   73.816798] tiziano_sharpen_init: Using linear sharpening parameters
[   73.816803] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   73.816810] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   73.816816] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   73.816842] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   73.816849] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   73.816854] tiziano_sharpen_init: Sharpening initialized successfully
[   73.816860] tiziano_sdns_init: Initializing SDNS processing
[   73.816868] tiziano_sdns_init: Using linear SDNS parameters
[   73.816873] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   73.816880] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   73.816886] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   73.816918] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   73.816925] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   73.816930] tiziano_sdns_init: SDNS processing initialized successfully
[   73.816937] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   73.816942] tiziano_mdns_init: Using linear MDNS parameters
[   73.816952] tiziano_mdns_init: MDNS processing initialized successfully
[   73.816958] tiziano_clm_init: Initializing CLM processing
[   73.816963] tiziano_dpc_init: Initializing DPC processing
[   73.816968] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   73.816974] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   73.816981] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   73.816986] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   73.817001] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   73.817008] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   73.817013] tiziano_hldc_init: Initializing HLDC processing
[   73.817020] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   73.817026] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   73.817032] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   73.817039] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   73.817046] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   73.817053] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   73.817060] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   73.817067] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   73.817074] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   73.817080] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   73.817087] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   73.817094] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   73.817101] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   73.817106] tiziano_adr_params_refresh: Refreshing ADR parameters
[   73.817112] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   73.817118] tiziano_adr_params_init: Initializing ADR parameter arrays
[   73.817124] tisp_adr_set_params: Writing ADR parameters to registers
[   73.817156] tisp_adr_set_params: ADR parameters written to hardware
[   73.817162] tisp_event_set_cb: Setting callback for event 18
[   73.817168] tisp_event_set_cb: Event 18 callback set to c0685f54
[   73.817174] tisp_event_set_cb: Setting callback for event 2
[   73.817180] tisp_event_set_cb: Event 2 callback set to c0684a34
[   73.817186] tiziano_adr_init: ADR processing initialized successfully
[   73.817192] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   73.817197] tiziano_bcsh_init: Initializing BCSH processing
[   73.817202] tiziano_ydns_init: Initializing YDNS processing
[   73.817207] tiziano_rdns_init: Initializing RDNS processing
[   73.817212] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   73.817218] tisp_event_init: Initializing ISP event system
[   73.817225] tisp_event_init: SAFE event system initialized with 20 nodes
[   73.817230] tisp_event_set_cb: Setting callback for event 4
[   73.817237] tisp_event_set_cb: Event 4 callback set to c0684a60
[   73.817242] tisp_event_set_cb: Setting callback for event 5
[   73.817249] tisp_event_set_cb: Event 5 callback set to c0684f28
[   73.817254] tisp_event_set_cb: Setting callback for event 7
[   73.817261] tisp_event_set_cb: Event 7 callback set to c0684af4
[   73.817266] tisp_event_set_cb: Setting callback for event 9
[   73.817272] tisp_event_set_cb: Event 9 callback set to c0684b7c
[   73.817278] tisp_event_set_cb: Setting callback for event 8
[   73.817284] tisp_event_set_cb: Event 8 callback set to c0684c40
[   73.817290] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   73.817296] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   73.817302] tisp_param_operate_init: Initializing parameter operations
[   73.817309] tisp_netlink_init: Initializing netlink communication
[   73.817314] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   73.817345] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   73.817358] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   73.817370] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   73.817376] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   73.817382] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   73.817388] tisp_code_create_tuning_node: Device already created, skipping
[   73.817394] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   73.817400] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   73.817406] *** ispcore_core_ops_init: Second tisp_init completed ***
[   73.817412] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   73.817420] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   73.817428] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   73.817433] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   73.817439] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.817445] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   73.817449] ispcore_core_ops_init: Complete, result=0<6>[   73.817456] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   73.817461] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   73.817470] *** SENSOR_INIT: gc2053 enable=1 ***
[   73.817476] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   73.817482] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   73.817488] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   73.817494] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   73.817500] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   73.817506] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   73.817513] csi_video_s_stream: sd=85219800, enable=1
[   73.817519] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.817526] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.817533] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.817539] csi_video_s_stream: Stream ON - CSI state set to 4
[   73.817545] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   73.817552] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   73.817559] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   73.817565] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   73.817570] *** vic_core_s_stream: STREAM ON ***
[   73.817576] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   73.817582] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   73.817588] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.817595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.817601] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.817607] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   73.817612] *** STREAMING: Configuring CPM registers for VIC access ***
[   73.837696] STREAMING: CPM clocks configured for VIC access
[   73.837710] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   73.837716] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   73.837723] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   73.837729] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   73.837736] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   73.837742] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   73.837747] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   73.837753] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   73.837762] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   73.837769] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   73.837776] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   73.837782] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   73.837788] *** VIC unlock: Commands written, checking VIC status register ***
[   73.837794] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   73.837800] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   73.837806] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   73.837812] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   73.837818] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   73.837823] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   73.837898] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   73.837907] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   73.837914] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   73.837922] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   73.837929] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   73.837935] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   73.837942] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   73.837949] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   73.837954] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   73.837960] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   73.837966] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   73.837973] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   73.837978] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   73.837984] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   73.837990] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   73.837996] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   73.838002] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   73.838009] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   73.838014] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   73.838020] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.838028] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   73.838034] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   73.838042] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   73.838050] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   73.838057] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   73.838063] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   73.838070] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   73.838076] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   73.838082] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   73.838088] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   73.838094] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   73.838100] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   73.838105] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   73.838111] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   73.846210] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=805cc000 ***
[   73.877685] *** VIC IRQ: Got vic_dev=80552000 ***
[   73.882538] *** VIC IRQ: Checking vic_dev validity: vic_dev=80552000 ***
[   73.899632] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   73.905658] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   73.920748] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   73.937674] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   73.954682] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 7100.000 ms)
[   73.954696] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954706] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 7100.000 ms)
[   73.954831] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954841] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 7190.000 ms)
[   73.954850] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   73.954860] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 7190.000 ms)
[   73.954874] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954889] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 7190.000 ms)
[   73.954899] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 7190.000 ms)
[   73.954914] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.956657] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   73.964376] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964389] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   73.964398] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   73.964407] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   73.964416] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   73.964426] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964435] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   73.964444] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   73.964453] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   73.964462] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   73.964472] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   73.964480] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964490] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   73.964499] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   73.964508] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964517] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.964526] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964536] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964544] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   73.964554] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   73.964563] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964572] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964581] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964590] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   73.964599] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   73.964608] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   73.964618] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   73.964627] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   73.964640] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.964649] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.964658] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.964667] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.964676] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.964686] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964694] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   73.964704] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964713] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.964722] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964731] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964740] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964750] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.964759] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964768] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.964777] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964786] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.964795] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.964804] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964814] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.964823] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.964832] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.964842] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.964851] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.964860] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964870] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.964878] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.964888] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.964897] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.964906] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.964915] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964924] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.964933] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964942] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.964952] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964960] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964970] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964979] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.964988] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964998] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965006] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965016] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965025] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965034] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965044] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965052] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965062] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965071] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965080] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965090] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965099] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.965108] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.965118] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.965126] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.965136] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.965145] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965154] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.965163] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965172] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.965182] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965190] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965200] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.965209] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.965218] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.965228] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965237] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965246] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965255] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965264] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965274] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965283] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965292] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965301] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965310] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965320] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965329] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.965338] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.965348] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.965357] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.965366] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.965375] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965384] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.965394] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965403] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.965412] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965421] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965430] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.965440] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.965449] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.965458] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965467] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965476] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965486] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965495] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965504] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965513] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965522] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965532] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965541] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965550] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965753] *** VIC IRQ: About to read reg 0x1e8 ***
[   73.981052] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   73.991152] *** VIC IRQ: About to read reg 0x1e0 ***
[   73.996272] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   74.011316] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   74.016258] *** VIC IRQ: Read v1_10 = 0x0 ***
[   74.027672] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   74.044139] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   74.054223] *** VIC IRQ: Register writes completed ***
[   74.064329] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   74.077675] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   74.093270] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   74.107676] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   74.126474] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   74.126484] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   74.126492] *** VIC FRAME DONE: Frame completion signaled ***
[   74.126499] *** VIC TEST 2: Manual frame done function returned -1066702724 ***
[   74.126505] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   74.126512] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   74.126518] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   74.126526] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   74.126533] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   74.126539] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   74.126545] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   74.126552] ispvic_frame_channel_s_stream: arg1=80552000, arg2=1
[   74.126558] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80552000
[   74.126564] ispvic_frame_channel_s_stream[2490]: streamon
[   74.126571] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   74.126577] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   74.126582] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   74.126588] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   74.126594] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   74.126601] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   74.126607] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   74.126614] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   74.126620] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   74.126626] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   74.126631] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   74.126637] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   74.126644] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   74.126651] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   74.126659] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   74.126666] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   74.126674] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   74.126682] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   74.126688] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   74.126693] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   74.126699] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   74.126706] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   74.126712] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   74.126718] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   74.126724] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   74.126729] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   74.126742] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   74.126751] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   74.126815] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   74.126827] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   74.126834] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   74.126842] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   74.126848] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   74.126854] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   74.126860] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   74.126868] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   74.127904] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   74.127910] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   74.127916] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   74.127921] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   74.127926] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   74.127932] tx_vic_enable_irq: VIC interrupts already enabled
[   74.127938] *** tx_vic_enable_irq: completed successfully ***
[   74.199618] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 250.000 ms)
[   74.199654] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 7350.000 ms)
[   74.545371] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   74.545384] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   74.545390] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   74.545397] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   74.545404] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   74.545412] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.545419] vin_s_stream: VIN state = 3, enable = 1
[   74.545425] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.545434] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.545441] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.545447] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.545453] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.545459] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   74.545465] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   74.545473] gc2053: s_stream called with enable=1
[   74.545480] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.545486] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.545492] gc2053: About to write streaming registers for interface 1
[   74.545498] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.545508] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.545829] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.545836] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.545845] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546162] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546169] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546182] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546188] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546194] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546200] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   74.546207] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   74.546213] gc2053: s_stream called with enable=1
[   74.546219] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.546225] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.546232] gc2053: About to write streaming registers for interface 1
[   74.546237] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.546246] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.546558] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.546565] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.546573] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546887] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546894] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546900] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546907] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546913] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546919] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546925] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   74.546931] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   74.561191] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 360.000 ms)
[   74.589467] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   74.589513] ISP IOCTL: cmd=0x800456d0 arg=0x7fba4170
[   74.589521] TX_ISP_VIDEO_LINK_SETUP: config=0
[   74.589527] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   74.589534] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   74.589541] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   74.589547] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   74.589554] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   74.589561] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   74.589567] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   74.589573] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   74.589581] csi_video_s_stream: sd=85219800, enable=1
[   74.589587] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589602] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589608] csi_video_s_stream: Stream ON - CSI state set to 4
[   74.589615] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   74.589621] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   74.589627] *** vic_core_s_stream: STREAM ON ***
[   74.589632] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   74.589639] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.589646] vin_s_stream: VIN state = 4, enable = 1
[   74.589651] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589659] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589665] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589670] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.589676] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.589684] gc2053: s_stream called with enable=1
[   74.589691] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.589697] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.589703] gc2053: About to write streaming registers for interface 1
[   74.589709] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.589719] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.597730] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.597743] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.597754] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598069] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598076] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598083] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598089] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598095] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598101] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.598109] gc2053: s_stream called with enable=1
[   74.598116] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.598122] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.598128] gc2053: About to write streaming registers for interface 1
[   74.598134] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.598143] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.598455] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.598461] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.598470] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598789] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598797] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598803] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598809] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598815] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598821] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
root@ing-wyze-cam3-a000 ~# dmesg 
[   73.817192] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   73.817197] tiziano_bcsh_init: Initializing BCSH processing
[   73.817202] tiziano_ydns_init: Initializing YDNS processing
[   73.817207] tiziano_rdns_init: Initializing RDNS processing
[   73.817212] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   73.817218] tisp_event_init: Initializing ISP event system
[   73.817225] tisp_event_init: SAFE event system initialized with 20 nodes
[   73.817230] tisp_event_set_cb: Setting callback for event 4
[   73.817237] tisp_event_set_cb: Event 4 callback set to c0684a60
[   73.817242] tisp_event_set_cb: Setting callback for event 5
[   73.817249] tisp_event_set_cb: Event 5 callback set to c0684f28
[   73.817254] tisp_event_set_cb: Setting callback for event 7
[   73.817261] tisp_event_set_cb: Event 7 callback set to c0684af4
[   73.817266] tisp_event_set_cb: Setting callback for event 9
[   73.817272] tisp_event_set_cb: Event 9 callback set to c0684b7c
[   73.817278] tisp_event_set_cb: Setting callback for event 8
[   73.817284] tisp_event_set_cb: Event 8 callback set to c0684c40
[   73.817290] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   73.817296] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   73.817302] tisp_param_operate_init: Initializing parameter operations
[   73.817309] tisp_netlink_init: Initializing netlink communication
[   73.817314] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   73.817345] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   73.817358] tisp_netlink_init: Custom protocol failed, trying with nlcfg structure
[   73.817370] tisp_netlink_init: Failed to create netlink socket - continuing without netlink support
[   73.817376] tisp_netlink_init: ISP tuning parameters may not be available, but VIC interrupts should still work
[   73.817382] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   73.817388] tisp_code_create_tuning_node: Device already created, skipping
[   73.817394] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   73.817400] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   73.817406] *** ispcore_core_ops_init: Second tisp_init completed ***
[   73.817412] *** ispcore_core_ops_init: VIC state set to 3 (ACTIVE) - CORE READY FOR STREAMING ****** ispcore_core_ops_init: Core device is stateless - only VIC state matters ***
[   73.817420] *** tx_isp_core_enable_irq: Enabling ISP Core hardware interrupts ***
[   73.817428] *** ISP PIPELINE: VIC->ISP connection ENABLED (0x800=1, 0x804=0x1c, 0x1c=8) ***
[   73.817433] *** ISP CORE: Hardware interrupt generation ENABLED ***
[   73.817439] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.817445] *** ispcore_core_ops_init: ISP Core hardware interrupts ENABLED - Frame sync should now work! ***
[   73.817449] ispcore_core_ops_init: Complete, result=0<6>[   73.817456] *** tx_isp_video_s_stream: Core init SUCCESS ***
[   73.817461] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   73.817470] *** SENSOR_INIT: gc2053 enable=1 ***
[   73.817476] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   73.817482] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   73.817488] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   73.817494] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   73.817500] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   73.817506] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   73.817513] csi_video_s_stream: sd=85219800, enable=1
[   73.817519] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.817526] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.817533] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.817539] csi_video_s_stream: Stream ON - CSI state set to 4
[   73.817545] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   73.817552] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   73.817559] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   73.817565] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   73.817570] *** vic_core_s_stream: STREAM ON ***
[   73.817576] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   73.817582] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   73.817588] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   73.817595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   73.817601] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   73.817607] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   73.817612] *** STREAMING: Configuring CPM registers for VIC access ***
[   73.837696] STREAMING: CPM clocks configured for VIC access
[   73.837710] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   73.837716] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   73.837723] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   73.837729] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   73.837736] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   73.837742] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   73.837747] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   73.837753] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   73.837762] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   73.837769] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   73.837776] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   73.837782] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   73.837788] *** VIC unlock: Commands written, checking VIC status register ***
[   73.837794] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   73.837800] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   73.837806] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   73.837812] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   73.837818] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   73.837823] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   73.837898] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   73.837907] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   73.837914] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   73.837922] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   73.837929] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   73.837935] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   73.837942] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   73.837949] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   73.837954] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   73.837960] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   73.837966] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   73.837973] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   73.837978] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   73.837984] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   73.837990] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   73.837996] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   73.838002] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   73.838009] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   73.838014] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   73.838020] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.838028] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   73.838034] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   73.838042] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   73.838050] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   73.838057] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   73.838063] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   73.838070] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   73.838076] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   73.838082] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   73.838088] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   73.838094] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   73.838100] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   73.838105] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   73.838111] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   73.846210] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=805cc000 ***
[   73.877685] *** VIC IRQ: Got vic_dev=80552000 ***
[   73.882538] *** VIC IRQ: Checking vic_dev validity: vic_dev=80552000 ***
[   73.899632] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   73.905658] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   73.920748] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   73.937674] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   73.954682] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 7100.000 ms)
[   73.954696] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954706] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 7100.000 ms)
[   73.954831] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954841] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 7190.000 ms)
[   73.954850] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   73.954860] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 7190.000 ms)
[   73.954874] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954889] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 7190.000 ms)
[   73.954899] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 7190.000 ms)
[   73.954914] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.956657] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   73.964376] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964389] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   73.964398] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   73.964407] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   73.964416] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   73.964426] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964435] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   73.964444] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   73.964453] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   73.964462] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   73.964472] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   73.964480] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964490] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   73.964499] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   73.964508] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964517] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.964526] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964536] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964544] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   73.964554] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   73.964563] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964572] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964581] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964590] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   73.964599] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   73.964608] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   73.964618] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   73.964627] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   73.964640] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.964649] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.964658] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.964667] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.964676] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.964686] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964694] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   73.964704] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964713] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.964722] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964731] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964740] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964750] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.964759] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964768] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.964777] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964786] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.964795] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.964804] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964814] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.964823] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.964832] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.964842] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.964851] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.964860] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964870] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.964878] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.964888] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.964897] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.964906] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.964915] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964924] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.964933] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964942] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.964952] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964960] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964970] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964979] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.964988] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964998] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965006] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965016] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965025] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965034] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965044] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965052] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965062] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965071] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965080] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965090] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965099] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.965108] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.965118] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.965126] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.965136] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.965145] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965154] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.965163] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965172] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.965182] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965190] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965200] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.965209] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.965218] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.965228] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965237] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965246] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965255] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965264] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965274] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965283] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965292] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965301] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965310] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965320] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965329] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.965338] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.965348] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.965357] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.965366] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.965375] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965384] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.965394] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965403] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.965412] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965421] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965430] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.965440] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.965449] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.965458] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965467] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965476] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965486] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965495] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965504] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965513] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965522] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965532] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965541] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965550] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965753] *** VIC IRQ: About to read reg 0x1e8 ***
[   73.981052] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   73.991152] *** VIC IRQ: About to read reg 0x1e0 ***
[   73.996272] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   74.011316] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   74.016258] *** VIC IRQ: Read v1_10 = 0x0 ***
[   74.027672] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   74.044139] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   74.054223] *** VIC IRQ: Register writes completed ***
[   74.064329] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   74.077675] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   74.093270] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   74.107676] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   74.126474] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   74.126484] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   74.126492] *** VIC FRAME DONE: Frame completion signaled ***
[   74.126499] *** VIC TEST 2: Manual frame done function returned -1066702724 ***
[   74.126505] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   74.126512] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   74.126518] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   74.126526] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   74.126533] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   74.126539] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   74.126545] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   74.126552] ispvic_frame_channel_s_stream: arg1=80552000, arg2=1
[   74.126558] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80552000
[   74.126564] ispvic_frame_channel_s_stream[2490]: streamon
[   74.126571] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   74.126577] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   74.126582] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   74.126588] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   74.126594] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   74.126601] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   74.126607] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   74.126614] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   74.126620] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   74.126626] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   74.126631] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   74.126637] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   74.126644] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   74.126651] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   74.126659] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   74.126666] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   74.126674] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   74.126682] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   74.126688] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   74.126693] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   74.126699] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   74.126706] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   74.126712] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   74.126718] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   74.126724] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   74.126729] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   74.126742] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   74.126751] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   74.126815] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   74.126827] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   74.126834] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   74.126842] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   74.126848] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   74.126854] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   74.126860] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   74.126868] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   74.127904] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   74.127910] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   74.127916] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   74.127921] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   74.127926] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   74.127932] tx_vic_enable_irq: VIC interrupts already enabled
[   74.127938] *** tx_vic_enable_irq: completed successfully ***
[   74.199618] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 250.000 ms)
[   74.199654] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 7350.000 ms)
[   74.545371] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   74.545384] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   74.545390] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   74.545397] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   74.545404] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   74.545412] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.545419] vin_s_stream: VIN state = 3, enable = 1
[   74.545425] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.545434] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.545441] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.545447] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.545453] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.545459] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   74.545465] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   74.545473] gc2053: s_stream called with enable=1
[   74.545480] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.545486] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.545492] gc2053: About to write streaming registers for interface 1
[   74.545498] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.545508] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.545829] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.545836] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.545845] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546162] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546169] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546182] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546188] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546194] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546200] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   74.546207] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   74.546213] gc2053: s_stream called with enable=1
[   74.546219] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.546225] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.546232] gc2053: About to write streaming registers for interface 1
[   74.546237] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.546246] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.546558] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.546565] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.546573] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546887] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546894] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546900] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546907] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546913] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546919] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546925] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   74.546931] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   74.561191] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 360.000 ms)
[   74.589467] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   74.589513] ISP IOCTL: cmd=0x800456d0 arg=0x7fba4170
[   74.589521] TX_ISP_VIDEO_LINK_SETUP: config=0
[   74.589527] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   74.589534] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   74.589541] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   74.589547] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   74.589554] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   74.589561] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   74.589567] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   74.589573] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   74.589581] csi_video_s_stream: sd=85219800, enable=1
[   74.589587] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589602] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589608] csi_video_s_stream: Stream ON - CSI state set to 4
[   74.589615] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   74.589621] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   74.589627] *** vic_core_s_stream: STREAM ON ***
[   74.589632] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   74.589639] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.589646] vin_s_stream: VIN state = 4, enable = 1
[   74.589651] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589659] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589665] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589670] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.589676] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.589684] gc2053: s_stream called with enable=1
[   74.589691] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.589697] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.589703] gc2053: About to write streaming registers for interface 1
[   74.589709] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.589719] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.597730] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.597743] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.597754] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598069] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598076] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598083] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598089] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598095] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598101] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.598109] gc2053: s_stream called with enable=1
[   74.598116] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.598122] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.598128] gc2053: About to write streaming registers for interface 1
[   74.598134] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.598143] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.598455] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.598461] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.598470] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598789] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598797] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598803] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598809] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598815] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598821] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   75.000298] ISP M0 device open called from pid 2343
[   75.000331] *** REFERENCE DRIVER IMPLEMENTATION ***
[   75.000339] ISP M0 tuning buffer allocated: 82218000 (size=0x500c, aligned)
[   75.000346] tisp_par_ioctl global variable set: 82218000
[   75.000399] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   75.000407] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   75.000413] isp_core_tuning_init: Initializing tuning data structure
[   75.000432] isp_core_tuning_init: Tuning data structure initialized at 82220000
[   75.000439] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   75.000445] *** SAFE: mode_flag properly initialized using struct member access ***
[   75.000451] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82220000
[   75.000457] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   75.000463] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   75.000469] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.000477] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   75.000483] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   75.000488] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   75.000493] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   75.000519] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   75.000526] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   75.000532] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   75.000541] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   75.000547] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   75.000553] CRITICAL: Cannot access saturation field at 82220024 - PREVENTING BadVA CRASH
[   75.000915] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.000928] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   75.000935] Set control: cmd=0x980901 value=128
[   75.000997] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   75.001012] Set control: cmd=0x98091b value=128
[   75.001069] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001077] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   75.001083] Set control: cmd=0x980902 value=128
[   75.001089] tisp_bcsh_saturation: saturation=128
[   75.001095] tiziano_bcsh_update: Updating BCSH parameters
[   75.001102]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   75.001107] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   75.001163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   75.001177] Set control: cmd=0x980900 value=128
[   75.001251] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001259] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   75.001266] Set control: cmd=0x980901 value=128
[   75.001323] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001331] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   75.001337] Set control: cmd=0x98091b value=128
[   75.001391] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001399] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   75.001405] Set control: cmd=0x980902 value=128
[   75.001411] tisp_bcsh_saturation: saturation=128
[   75.001416] tiziano_bcsh_update: Updating BCSH parameters
[   75.001423]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   75.001429] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   75.001485] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001493] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   75.001499] Set control: cmd=0x980900 value=128
[   75.001560] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.001569] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.001575] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.001637] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.001644] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.001650] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.002311] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.002323] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   75.002330] Set control: cmd=0x980914 value=0
[   75.002489] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.002499] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   75.002506] Set control: cmd=0x980915 value=0
[   75.002623] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.002633] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.002639] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.002777] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   75.002789] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   75.002795] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.002803] csi_video_s_stream: sd=85219800, enable=0
[   75.002809] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.002818] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.002825] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.002831] csi_video_s_stream: Stream OFF - CSI state set to 3
[   75.002838] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=0 ***
[   75.002844] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   75.002849] *** vic_core_s_stream: STREAM OFF ***
[   75.002855] vic_core_s_stream: Stream OFF - state 4 -> 3
[   75.002861] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=0 ***
[   75.002868] vin_s_stream: VIN state = 4, enable = 0
[   75.002873] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.002881] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.002887] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.002893] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   75.002899] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   75.002907] gc2053: s_stream called with enable=0
[   75.002914] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.002920] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   75.002926] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   75.002935] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.003260] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.003267] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.003276] sensor_write: reg=0x3e val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.003595] sensor_write: reg=0x3e val=0x00 SUCCESS
[   75.003603] sensor_write_array: reg[2] 0x3e=0x00 OK
[   75.003609] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.003615] gc2053: Sensor hardware streaming stopped
[   75.003621] gc2053: s_stream called with enable=0
[   75.003628] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.003634] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   75.003639] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   75.003648] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.005712] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.005847] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.005861] sensor_write: reg=0x3e val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.006183] sensor_write: reg=0x3e val=0x00 SUCCESS
[   75.006190] sensor_write_array: reg[2] 0x3e=0x00 OK
[   75.006197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.006203] gc2053: Sensor hardware streaming stopped
[   75.006219] ISP IOCTL: cmd=0x800456d1 arg=0x7fba4170
[   75.006227] tx_isp_video_link_destroy: Destroying links for config 0
[   75.006234] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   75.006243] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.006251] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   75.006257] Set control: cmd=0x8000164 value=1
[   75.006265] ISP IOCTL: cmd=0x800456d0 arg=0x7fba4170
[   75.006271] TX_ISP_VIDEO_LINK_SETUP: config=0
[   75.006277] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   75.006283] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   75.006289] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   75.006296] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   75.006301] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   75.006309] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   75.006315] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   75.006322] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   75.006328] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.006335] csi_video_s_stream: sd=85219800, enable=1
[   75.006341] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.006349] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.006355] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.006361] csi_video_s_stream: Stream ON - CSI state set to 4
d[   75.006368] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   75.006374] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   75.006379] *** vic_core_s_stream: STREAM ON ***
[   75.006385] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   75.006391] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   75.006397] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.006404] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.006410] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.006416] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   75.006422] *** STREAMING: Configuring CPM registers for VIC access ***
[   75.006537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.006548] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   75.006554] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   75.006560] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   75.006565] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   75.027661] STREAMING: CPM clocks configured for VIC access
[   75.027674] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   75.027681] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   75.027687] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   75.027693] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   75.027700] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   75.027706] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   75.027712] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   75.027718] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   75.027727] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   75.027733] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   75.027740] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   75.027746] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   75.027752] *** VIC unlock: Commands written, checking VIC status register ***
[   75.027759] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   75.027764] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   75.027770] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   75.027775] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   75.027781] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   75.027787] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   75.027861] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   75.027869] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   75.027876] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   75.027884] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   75.027890] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   75.027897] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   75.027904] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   75.027909] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   75.027915] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   75.027921] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   75.027928] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   75.027933] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   75.027939] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   75.027945] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   75.027951] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   75.027957] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   75.027963] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   75.027969] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   75.027975] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.027983] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   75.027988] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   75.027996] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   75.028005] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   75.028011] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   75.028017] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   75.028025] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   75.028031] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   75.028037] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   75.028042] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   75.028048] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   75.028053] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   75.028059] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   75.028065] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   75.046321] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=805cc000 ***
[   75.057758] *** VIC IRQ: Got vic_dev=80552000 ***
[   75.062623] *** VIC IRQ: Checking vic_dev validity: vic_dev=80552000 ***
[   75.087622] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   75.093701] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   75.100672] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 900.000 ms)
[   75.109413] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   75.126992] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   75.147177] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   75.157270] *** VIC IRQ: About to read reg 0x1e8 ***
[   75.167394] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   75.177498] *** VIC IRQ: About to read reg 0x1e0 ***
[   75.187625] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   75.192484] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   75.197425] *** VIC IRQ: Read v1_10 = 0x0 ***
[   75.217628] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   75.234104] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   75.244202] *** VIC IRQ: Register writes completed ***
[   75.254313] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   75.274512] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   75.280732] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   75.297338] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   75.313724] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   75.313839] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   75.313848] *** VIC FRAME DONE: Frame completion signaled ***
[   75.313855] *** VIC TEST 2: Manual frame done function returned -1066702724 ***
[   75.313860] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   75.313868] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   75.313874] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.313882] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   75.313888] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   75.313894] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   75.313900] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   75.313907] ispvic_frame_channel_s_stream: arg1=80552000, arg2=1
[   75.313913] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80552000
[   75.313920] ispvic_frame_channel_s_stream[2490]: streamon
[   75.313926] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   75.313932] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   75.313938] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   75.313944] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   75.313949] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   75.313956] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   75.313962] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   75.313970] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   75.313976] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   75.313981] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   75.313986] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   75.313993] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   75.314000] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   75.314007] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   75.314015] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   75.314022] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   75.314030] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   75.314038] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   75.314044] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   75.314050] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   75.314056] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   75.314062] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   75.314068] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   75.314074] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.314080] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   75.314086] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   75.314099] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   75.314108] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   75.314172] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   75.314184] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   75.314190] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   75.314199] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   75.314206] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   75.314211] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   75.314218] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   75.314225] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   75.315234] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   75.315239] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   75.315244] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   75.315250] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   75.315256] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   75.315262] tx_vic_enable_irq: VIC interrupts already enabled
[   75.315267] *** tx_vic_enable_irq: completed successfully ***
[   75.338180] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x1 -> 0x30 (delta: 240.000 ms)
[   75.338214] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 780.000 ms)
[INFO:Opus.cpp]: Encoder bitrate: 40000
root@ing-wyze-cam3-a000 ~# dm[INFO:WS.cpp]: Server started on port 8089
root@ing-wyze-cam3-a000 ~# dmesg 
[   73.837782] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   73.837788] *** VIC unlock: Commands written, checking VIC status register ***
[   73.837794] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   73.837800] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   73.837806] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   73.837812] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   73.837818] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   73.837823] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   73.837898] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   73.837907] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   73.837914] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   73.837922] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   73.837929] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   73.837935] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   73.837942] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   73.837949] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   73.837954] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   73.837960] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   73.837966] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   73.837973] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   73.837978] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   73.837984] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   73.837990] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   73.837996] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   73.838002] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   73.838009] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   73.838014] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   73.838020] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   73.838028] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   73.838034] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   73.838042] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   73.838050] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   73.838057] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   73.838063] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   73.838070] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   73.838076] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   73.838082] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   73.838088] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   73.838094] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   73.838100] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   73.838105] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   73.838111] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   73.846210] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=805cc000 ***
[   73.877685] *** VIC IRQ: Got vic_dev=80552000 ***
[   73.882538] *** VIC IRQ: Checking vic_dev validity: vic_dev=80552000 ***
[   73.899632] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   73.905658] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   73.920748] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   73.937674] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   73.954682] ISP isp-w01: [CSI PHY Control] write at offset 0x4: 0x1 -> 0x0 (delta: 7100.000 ms)
[   73.954696] ISP isp-w01: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954706] ISP isp-w01: [CSI PHY Control] write at offset 0x14: 0x200 -> 0x630 (delta: 7100.000 ms)
[   73.954831] ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954841] ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 7190.000 ms)
[   73.954850] ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
[   73.954860] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 7190.000 ms)
[   73.954874] ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.954889] ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 7190.000 ms)
[   73.954899] ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 7190.000 ms)
[   73.954914] ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.956657] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   73.964376] ISP isp-csi: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964389] ISP isp-csi: [CSI PHY Control] write at offset 0x4: 0x0 -> 0xe3 (delta: 0.000 ms)
[   73.964398] ISP isp-csi: [CSI PHY Control] write at offset 0x8: 0x0 -> 0xa0 (delta: 0.000 ms)
[   73.964407] ISP isp-csi: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x83 (delta: 0.000 ms)
[   73.964416] ISP isp-csi: [CSI PHY Control] write at offset 0x10: 0x0 -> 0xfa (delta: 0.000 ms)
[   73.964426] ISP isp-csi: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964435] ISP isp-csi: [CSI PHY Control] write at offset 0x20: 0x0 -> 0x4e (delta: 0.000 ms)
[   73.964444] ISP isp-csi: [CSI PHY Control] write at offset 0x24: 0x0 -> 0xdd (delta: 0.000 ms)
[   73.964453] ISP isp-csi: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x84 (delta: 0.000 ms)
[   73.964462] ISP isp-csi: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x5e (delta: 0.000 ms)
[   73.964472] ISP isp-csi: [CSI PHY Control] write at offset 0x30: 0x0 -> 0xf0 (delta: 0.000 ms)
[   73.964480] ISP isp-csi: [CSI PHY Control] write at offset 0x34: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964490] ISP isp-csi: [CSI PHY Control] write at offset 0x38: 0x0 -> 0x36 (delta: 0.000 ms)
[   73.964499] ISP isp-csi: [CSI PHY Control] write at offset 0x3c: 0x0 -> 0xdb (delta: 0.000 ms)
[   73.964508] ISP isp-csi: [CSI PHY Control] write at offset 0x40: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964517] ISP isp-csi: [CSI PHY Control] write at offset 0x44: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.964526] ISP isp-csi: [CSI PHY Control] write at offset 0x48: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964536] ISP isp-csi: [CSI PHY Control] write at offset 0x54: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964544] ISP isp-csi: [CSI PHY Control] write at offset 0x58: 0x0 -> 0xff (delta: 0.000 ms)
[   73.964554] ISP isp-csi: [CSI PHY Control] write at offset 0x5c: 0x0 -> 0x42 (delta: 0.000 ms)
[   73.964563] ISP isp-csi: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964572] ISP isp-csi: [CSI PHY Control] write at offset 0x64: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964581] ISP isp-csi: [CSI PHY Control] write at offset 0x68: 0x0 -> 0xc0 (delta: 0.000 ms)
[   73.964590] ISP isp-csi: [CSI PHY Control] write at offset 0x6c: 0x0 -> 0x78 (delta: 0.000 ms)
[   73.964599] ISP isp-csi: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x43 (delta: 0.000 ms)
[   73.964608] ISP isp-csi: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x33 (delta: 0.000 ms)
[   73.964618] ISP isp-csi: [CSI PHY Control] write at offset 0x80: 0x0 -> 0x1f (delta: 0.000 ms)
[   73.964627] ISP isp-csi: [CSI PHY Control] write at offset 0x88: 0x0 -> 0x61 (delta: 0.000 ms)
[   73.964640] ISP isp-csi: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.964649] ISP isp-csi: [CSI PHY Config] write at offset 0x104: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.964658] ISP isp-csi: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.964667] ISP isp-csi: [CSI PHY Config] write at offset 0x110: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.964676] ISP isp-csi: [CSI PHY Config] write at offset 0x114: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.964686] ISP isp-csi: [CSI PHY Config] write at offset 0x118: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964694] ISP isp-csi: [CSI PHY Config] write at offset 0x11c: 0x0 -> 0x20 (delta: 0.000 ms)
[   73.964704] ISP isp-csi: [CSI PHY Config] write at offset 0x120: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964713] ISP isp-csi: [CSI PHY Config] write at offset 0x124: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.964722] ISP isp-csi: [CSI PHY Config] write at offset 0x128: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964731] ISP isp-csi: [CSI PHY Config] write at offset 0x12c: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964740] ISP isp-csi: [CSI PHY Config] write at offset 0x130: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964750] ISP isp-csi: [CSI PHY Config] write at offset 0x138: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.964759] ISP isp-csi: [CSI PHY Config] write at offset 0x13c: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964768] ISP isp-csi: [CSI PHY Config] write at offset 0x140: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.964777] ISP isp-csi: [CSI PHY Config] write at offset 0x144: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964786] ISP isp-csi: [CSI PHY Config] write at offset 0x148: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.964795] ISP isp-csi: [CSI PHY Config] write at offset 0x14c: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.964804] ISP isp-csi: [CSI PHY Config] write at offset 0x158: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.964814] ISP isp-csi: [CSI PHY Config] write at offset 0x15c: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.964823] ISP isp-csi: [CSI PHY Config] write at offset 0x160: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.964832] ISP isp-csi: [CSI PHY Config] write at offset 0x164: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.964842] ISP isp-csi: [CSI PHY Config] write at offset 0x168: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.964851] ISP isp-csi: [CSI PHY Config] write at offset 0x16c: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.964860] ISP isp-csi: [CSI PHY Config] write at offset 0x174: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964870] ISP isp-csi: [CSI PHY Config] write at offset 0x180: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.964878] ISP isp-csi: [CSI PHY Config] write at offset 0x184: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.964888] ISP isp-csi: [CSI PHY Config] write at offset 0x18c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.964897] ISP isp-csi: [CSI PHY Config] write at offset 0x190: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.964906] ISP isp-csi: [CSI PHY Config] write at offset 0x194: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.964915] ISP isp-csi: [CSI PHY Config] write at offset 0x198: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.964924] ISP isp-csi: [CSI PHY Config] write at offset 0x19c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.964933] ISP isp-csi: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964942] ISP isp-csi: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.964952] ISP isp-csi: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964960] ISP isp-csi: [CSI PHY Config] write at offset 0x1ac: 0x0 -> 0xf (delta: 0.000 ms)
[   73.964970] ISP isp-csi: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.964979] ISP isp-csi: [CSI PHY Config] write at offset 0x1b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.964988] ISP isp-csi: [CSI PHY Config] write at offset 0x1bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.964998] ISP isp-csi: [CSI PHY Config] write at offset 0x1c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965006] ISP isp-csi: [CSI PHY Config] write at offset 0x1c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965016] ISP isp-csi: [CSI PHY Config] write at offset 0x1c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965025] ISP isp-csi: [CSI PHY Config] write at offset 0x1cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965034] ISP isp-csi: [CSI PHY Config] write at offset 0x1d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965044] ISP isp-csi: [CSI PHY Config] write at offset 0x1dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965052] ISP isp-csi: [CSI PHY Config] write at offset 0x1e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965062] ISP isp-csi: [CSI PHY Config] write at offset 0x1e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965071] ISP isp-csi: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965080] ISP isp-csi: [CSI PHY Config] write at offset 0x1ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965090] ISP isp-csi: [CSI PHY Config] write at offset 0x1f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965099] ISP isp-csi: [CSI Lane Config] write at offset 0x200: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.965108] ISP isp-csi: [CSI Lane Config] write at offset 0x204: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.965118] ISP isp-csi: [CSI Lane Config] write at offset 0x20c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.965126] ISP isp-csi: [CSI Lane Config] write at offset 0x210: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.965136] ISP isp-csi: [CSI Lane Config] write at offset 0x214: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.965145] ISP isp-csi: [CSI Lane Config] write at offset 0x218: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965154] ISP isp-csi: [CSI Lane Config] write at offset 0x21c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.965163] ISP isp-csi: [CSI Lane Config] write at offset 0x220: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965172] ISP isp-csi: [CSI Lane Config] write at offset 0x224: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.965182] ISP isp-csi: [CSI Lane Config] write at offset 0x228: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965190] ISP isp-csi: [CSI Lane Config] write at offset 0x22c: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965200] ISP isp-csi: [CSI Lane Config] write at offset 0x230: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.965209] ISP isp-csi: [CSI Lane Config] write at offset 0x238: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.965218] ISP isp-csi: [CSI Lane Config] write at offset 0x23c: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.965228] ISP isp-csi: [CSI Lane Config] write at offset 0x240: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965237] ISP isp-csi: [CSI Lane Config] write at offset 0x244: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965246] ISP isp-csi: [CSI Lane Config] write at offset 0x248: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965255] ISP isp-csi: [CSI Lane Config] write at offset 0x24c: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965264] ISP isp-csi: [CSI Lane Config] write at offset 0x258: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965274] ISP isp-csi: [CSI Lane Config] write at offset 0x25c: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965283] ISP isp-csi: [CSI Lane Config] write at offset 0x260: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965292] ISP isp-csi: [CSI Lane Config] write at offset 0x264: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965301] ISP isp-csi: [CSI Lane Config] write at offset 0x268: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965310] ISP isp-csi: [CSI Lane Config] write at offset 0x26c: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965320] ISP isp-csi: [CSI Lane Config] write at offset 0x274: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965329] ISP isp-csi: [CSI Lane Config] write at offset 0x280: 0x0 -> 0x8a (delta: 0.000 ms)
[   73.965338] ISP isp-csi: [CSI Lane Config] write at offset 0x284: 0x0 -> 0x5 (delta: 0.000 ms)
[   73.965348] ISP isp-csi: [CSI Lane Config] write at offset 0x28c: 0x0 -> 0x40 (delta: 0.000 ms)
[   73.965357] ISP isp-csi: [CSI Lane Config] write at offset 0x290: 0x0 -> 0xb0 (delta: 0.000 ms)
[   73.965366] ISP isp-csi: [CSI Lane Config] write at offset 0x294: 0x0 -> 0xc5 (delta: 0.000 ms)
[   73.965375] ISP isp-csi: [CSI Lane Config] write at offset 0x298: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965384] ISP isp-csi: [CSI Lane Config] write at offset 0x29c: 0x0 -> 0x9 (delta: 0.000 ms)
[   73.965394] ISP isp-csi: [CSI Lane Config] write at offset 0x2a0: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965403] ISP isp-csi: [CSI Lane Config] write at offset 0x2a4: 0x0 -> 0x48 (delta: 0.000 ms)
[   73.965412] ISP isp-csi: [CSI Lane Config] write at offset 0x2a8: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965421] ISP isp-csi: [CSI Lane Config] write at offset 0x2ac: 0x0 -> 0xf (delta: 0.000 ms)
[   73.965430] ISP isp-csi: [CSI Lane Config] write at offset 0x2b0: 0x0 -> 0x88 (delta: 0.000 ms)
[   73.965440] ISP isp-csi: [CSI Lane Config] write at offset 0x2b8: 0x0 -> 0x86 (delta: 0.000 ms)
[   73.965449] ISP isp-csi: [CSI Lane Config] write at offset 0x2bc: 0x0 -> 0x10 (delta: 0.000 ms)
[   73.965458] ISP isp-csi: [CSI Lane Config] write at offset 0x2c0: 0x0 -> 0x4 (delta: 0.000 ms)
[   73.965467] ISP isp-csi: [CSI Lane Config] write at offset 0x2c4: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965476] ISP isp-csi: [CSI Lane Config] write at offset 0x2c8: 0x0 -> 0x32 (delta: 0.000 ms)
[   73.965486] ISP isp-csi: [CSI Lane Config] write at offset 0x2cc: 0x0 -> 0x80 (delta: 0.000 ms)
[   73.965495] ISP isp-csi: [CSI Lane Config] write at offset 0x2d8: 0x0 -> 0x1 (delta: 0.000 ms)
[   73.965504] ISP isp-csi: [CSI Lane Config] write at offset 0x2dc: 0x0 -> 0x60 (delta: 0.000 ms)
[   73.965513] ISP isp-csi: [CSI Lane Config] write at offset 0x2e0: 0x0 -> 0x1b (delta: 0.000 ms)
[   73.965522] ISP isp-csi: [CSI Lane Config] write at offset 0x2e4: 0x0 -> 0x18 (delta: 0.000 ms)
[   73.965532] ISP isp-csi: [CSI Lane Config] write at offset 0x2e8: 0x0 -> 0x7f (delta: 0.000 ms)
[   73.965541] ISP isp-csi: [CSI Lane Config] write at offset 0x2ec: 0x0 -> 0x4b (delta: 0.000 ms)
[   73.965550] ISP isp-csi: [CSI Lane Config] write at offset 0x2f4: 0x0 -> 0x3 (delta: 0.000 ms)
[   73.965753] *** VIC IRQ: About to read reg 0x1e8 ***
[   73.981052] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   73.991152] *** VIC IRQ: About to read reg 0x1e0 ***
[   73.996272] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   74.011316] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   74.016258] *** VIC IRQ: Read v1_10 = 0x0 ***
[   74.027672] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   74.044139] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   74.054223] *** VIC IRQ: Register writes completed ***
[   74.064329] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   74.077675] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   74.093270] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   74.107676] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   74.126474] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   74.126484] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   74.126492] *** VIC FRAME DONE: Frame completion signaled ***
[   74.126499] *** VIC TEST 2: Manual frame done function returned -1066702724 ***
[   74.126505] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   74.126512] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   74.126518] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   74.126526] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   74.126533] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   74.126539] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   74.126545] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   74.126552] ispvic_frame_channel_s_stream: arg1=80552000, arg2=1
[   74.126558] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80552000
[   74.126564] ispvic_frame_channel_s_stream[2490]: streamon
[   74.126571] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   74.126577] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   74.126582] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   74.126588] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   74.126594] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   74.126601] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   74.126607] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   74.126614] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   74.126620] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   74.126626] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   74.126631] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   74.126637] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   74.126644] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   74.126651] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   74.126659] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   74.126666] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   74.126674] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   74.126682] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   74.126688] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   74.126693] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   74.126699] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   74.126706] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   74.126712] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   74.126718] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   74.126724] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   74.126729] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   74.126742] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   74.126751] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   74.126815] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   74.126827] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   74.126834] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   74.126842] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   74.126848] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   74.126854] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   74.126860] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   74.126868] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   74.127904] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   74.127910] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   74.127916] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   74.127921] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   74.127926] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   74.127932] tx_vic_enable_irq: VIC interrupts already enabled
[   74.127938] *** tx_vic_enable_irq: completed successfully ***
[   74.199618] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 250.000 ms)
[   74.199654] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 7350.000 ms)
[   74.545371] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   74.545384] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   74.545390] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   74.545397] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   74.545404] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   74.545412] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.545419] vin_s_stream: VIN state = 3, enable = 1
[   74.545425] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.545434] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.545441] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.545447] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.545453] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.545459] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   74.545465] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   74.545473] gc2053: s_stream called with enable=1
[   74.545480] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.545486] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.545492] gc2053: About to write streaming registers for interface 1
[   74.545498] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.545508] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.545829] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.545836] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.545845] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546162] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546169] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546182] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546188] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546194] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546200] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   74.546207] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   74.546213] gc2053: s_stream called with enable=1
[   74.546219] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.546225] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.546232] gc2053: About to write streaming registers for interface 1
[   74.546237] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.546246] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.546558] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.546565] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.546573] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546887] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546894] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546900] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546907] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546913] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546919] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546925] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   74.546931] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   74.561191] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 360.000 ms)
[   74.589467] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   74.589513] ISP IOCTL: cmd=0x800456d0 arg=0x7fba4170
[   74.589521] TX_ISP_VIDEO_LINK_SETUP: config=0
[   74.589527] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   74.589534] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   74.589541] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   74.589547] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   74.589554] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   74.589561] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   74.589567] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   74.589573] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   74.589581] csi_video_s_stream: sd=85219800, enable=1
[   74.589587] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589602] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589608] csi_video_s_stream: Stream ON - CSI state set to 4
[   74.589615] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   74.589621] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   74.589627] *** vic_core_s_stream: STREAM ON ***
[   74.589632] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   74.589639] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.589646] vin_s_stream: VIN state = 4, enable = 1
[   74.589651] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589659] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589665] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589670] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.589676] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.589684] gc2053: s_stream called with enable=1
[   74.589691] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.589697] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.589703] gc2053: About to write streaming registers for interface 1
[   74.589709] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.589719] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.597730] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.597743] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.597754] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598069] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598076] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598083] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598089] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598095] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598101] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.598109] gc2053: s_stream called with enable=1
[   74.598116] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.598122] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.598128] gc2053: About to write streaming registers for interface 1
[   74.598134] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.598143] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.598455] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.598461] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.598470] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598789] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598797] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598803] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598809] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598815] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598821] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   75.000298] ISP M0 device open called from pid 2343
[   75.000331] *** REFERENCE DRIVER IMPLEMENTATION ***
[   75.000339] ISP M0 tuning buffer allocated: 82218000 (size=0x500c, aligned)
[   75.000346] tisp_par_ioctl global variable set: 82218000
[   75.000399] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   75.000407] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   75.000413] isp_core_tuning_init: Initializing tuning data structure
[   75.000432] isp_core_tuning_init: Tuning data structure initialized at 82220000
[   75.000439] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   75.000445] *** SAFE: mode_flag properly initialized using struct member access ***
[   75.000451] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82220000
[   75.000457] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   75.000463] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   75.000469] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.000477] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   75.000483] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   75.000488] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   75.000493] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   75.000519] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   75.000526] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   75.000532] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   75.000541] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   75.000547] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   75.000553] CRITICAL: Cannot access saturation field at 82220024 - PREVENTING BadVA CRASH
[   75.000915] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.000928] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   75.000935] Set control: cmd=0x980901 value=128
[   75.000997] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   75.001012] Set control: cmd=0x98091b value=128
[   75.001069] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001077] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   75.001083] Set control: cmd=0x980902 value=128
[   75.001089] tisp_bcsh_saturation: saturation=128
[   75.001095] tiziano_bcsh_update: Updating BCSH parameters
[   75.001102]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   75.001107] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   75.001163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   75.001177] Set control: cmd=0x980900 value=128
[   75.001251] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001259] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   75.001266] Set control: cmd=0x980901 value=128
[   75.001323] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001331] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   75.001337] Set control: cmd=0x98091b value=128
[   75.001391] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001399] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   75.001405] Set control: cmd=0x980902 value=128
[   75.001411] tisp_bcsh_saturation: saturation=128
[   75.001416] tiziano_bcsh_update: Updating BCSH parameters
[   75.001423]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   75.001429] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   75.001485] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001493] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   75.001499] Set control: cmd=0x980900 value=128
[   75.001560] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.001569] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.001575] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.001637] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.001644] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.001650] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.002311] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.002323] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   75.002330] Set control: cmd=0x980914 value=0
[   75.002489] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.002499] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   75.002506] Set control: cmd=0x980915 value=0
[   75.002623] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.002633] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.002639] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.002777] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   75.002789] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   75.002795] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.002803] csi_video_s_stream: sd=85219800, enable=0
[   75.002809] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.002818] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.002825] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.002831] csi_video_s_stream: Stream OFF - CSI state set to 3
[   75.002838] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=0 ***
[   75.002844] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   75.002849] *** vic_core_s_stream: STREAM OFF ***
[   75.002855] vic_core_s_stream: Stream OFF - state 4 -> 3
[   75.002861] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=0 ***
[   75.002868] vin_s_stream: VIN state = 4, enable = 0
[   75.002873] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.002881] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.002887] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.002893] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   75.002899] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   75.002907] gc2053: s_stream called with enable=0
[   75.002914] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.002920] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   75.002926] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   75.002935] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.003260] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.003267] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.003276] sensor_write: reg=0x3e val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.003595] sensor_write: reg=0x3e val=0x00 SUCCESS
[   75.003603] sensor_write_array: reg[2] 0x3e=0x00 OK
[   75.003609] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.003615] gc2053: Sensor hardware streaming stopped
[   75.003621] gc2053: s_stream called with enable=0
[   75.003628] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.003634] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   75.003639] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   75.003648] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.005712] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.005847] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.005861] sensor_write: reg=0x3e val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.006183] sensor_write: reg=0x3e val=0x00 SUCCESS
[   75.006190] sensor_write_array: reg[2] 0x3e=0x00 OK
[   75.006197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.006203] gc2053: Sensor hardware streaming stopped
[   75.006219] ISP IOCTL: cmd=0x800456d1 arg=0x7fba4170
[   75.006227] tx_isp_video_link_destroy: Destroying links for config 0
[   75.006234] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   75.006243] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.006251] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   75.006257] Set control: cmd=0x8000164 value=1
[   75.006265] ISP IOCTL: cmd=0x800456d0 arg=0x7fba4170
[   75.006271] TX_ISP_VIDEO_LINK_SETUP: config=0
[   75.006277] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   75.006283] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   75.006289] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   75.006296] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   75.006301] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   75.006309] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   75.006315] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   75.006322] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   75.006328] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.006335] csi_video_s_stream: sd=85219800, enable=1
[   75.006341] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.006349] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.006355] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.006361] csi_video_s_stream: Stream ON - CSI state set to 4
[   75.006368] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   75.006374] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   75.006379] *** vic_core_s_stream: STREAM ON ***
[   75.006385] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   75.006391] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   75.006397] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.006404] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.006410] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.006416] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   75.006422] *** STREAMING: Configuring CPM registers for VIC access ***
[   75.006537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.006548] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   75.006554] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   75.006560] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   75.006565] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   75.027661] STREAMING: CPM clocks configured for VIC access
[   75.027674] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   75.027681] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   75.027687] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   75.027693] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   75.027700] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   75.027706] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   75.027712] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   75.027718] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   75.027727] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   75.027733] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   75.027740] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   75.027746] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   75.027752] *** VIC unlock: Commands written, checking VIC status register ***
[   75.027759] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   75.027764] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   75.027770] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   75.027775] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   75.027781] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   75.027787] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   75.027861] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   75.027869] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   75.027876] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   75.027884] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   75.027890] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   75.027897] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   75.027904] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   75.027909] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   75.027915] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   75.027921] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   75.027928] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   75.027933] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   75.027939] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   75.027945] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   75.027951] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   75.027957] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   75.027963] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   75.027969] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   75.027975] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.027983] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   75.027988] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   75.027996] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   75.028005] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   75.028011] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   75.028017] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   75.028025] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   75.028031] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   75.028037] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   75.028042] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   75.028048] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   75.028053] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   75.028059] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   75.028065] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   75.046321] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=805cc000 ***
[   75.057758] *** VIC IRQ: Got vic_dev=80552000 ***
[   75.062623] *** VIC IRQ: Checking vic_dev validity: vic_dev=80552000 ***
[   75.087622] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   75.093701] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   75.100672] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 900.000 ms)
[   75.109413] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   75.126992] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   75.147177] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   75.157270] *** VIC IRQ: About to read reg 0x1e8 ***
[   75.167394] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   75.177498] *** VIC IRQ: About to read reg 0x1e0 ***
[   75.187625] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   75.192484] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   75.197425] *** VIC IRQ: Read v1_10 = 0x0 ***
[   75.217628] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   75.234104] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   75.244202] *** VIC IRQ: Register writes completed ***
[   75.254313] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   75.274512] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   75.280732] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   75.297338] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   75.313724] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   75.313839] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   75.313848] *** VIC FRAME DONE: Frame completion signaled ***
[   75.313855] *** VIC TEST 2: Manual frame done function returned -1066702724 ***
[   75.313860] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   75.313868] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   75.313874] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.313882] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   75.313888] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   75.313894] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   75.313900] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   75.313907] ispvic_frame_channel_s_stream: arg1=80552000, arg2=1
[   75.313913] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80552000
[   75.313920] ispvic_frame_channel_s_stream[2490]: streamon
[   75.313926] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   75.313932] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   75.313938] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   75.313944] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   75.313949] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   75.313956] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   75.313962] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   75.313970] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   75.313976] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   75.313981] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   75.313986] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   75.313993] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   75.314000] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   75.314007] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   75.314015] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   75.314022] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   75.314030] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   75.314038] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   75.314044] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   75.314050] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   75.314056] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   75.314062] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   75.314068] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   75.314074] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.314080] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   75.314086] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   75.314099] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   75.314108] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   75.314172] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   75.314184] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
warn: shm_init,53shm init already
[   75.314190] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   75.314199] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   75.314206] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   75.314211] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   75.314218] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   75.314225] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   75.315234] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   75.315239] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   75.315244] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   75.315250] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   75.315256] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   75.315262] tx_vic_enable_irq: VIC interrupts already enabled
[   75.315267] *** tx_vic_enable_irq: completed successfully ***
[   75.338180] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x1 -> 0x30 (delta: 240.000 ms)
[   75.338214] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 780.000 ms)
[   75.732350] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   75.732363] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   75.732370] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   75.732379] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   75.732386] vin_s_stream: VIN state = 3, enable = 1
[   75.732392] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.732401] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.732408] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.732414] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   75.732420] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   75.732428] gc2053: s_stream called with enable=1
[   75.732435] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.732441] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   75.732448] gc2053: About to write streaming registers for interface 1
[   75.732454] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   75.732463] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.732783] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.732790] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.732799] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   75.737612] sensor_write: reg=0x3e val=0x91 SUCCESS
[   75.737626] sensor_write_array: reg[2] 0x3e=0x91 OK
[   75.737632] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.737640] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   75.737646] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   75.737652] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   75.737660] gc2053: s_stream called with enable=1
[   75.737666] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.737672] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   75.737679] gc2053: About to write streaming registers for interface 1
[   75.737685] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   75.737695] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.738013] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.738020] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.738029] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   75.738348] sensor_write: reg=0x3e val=0x91 SUCCESS
[   75.738354] sensor_write_array: reg[2] 0x3e=0x91 OK
[   75.738361] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.738368] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   75.738374] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   75.738380] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   75.738617] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.738628] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   75.738636] Set control: cmd=0x980918 value=2
[   75.738774] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.738783] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.738789] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.738917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.738926] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.738932] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739051] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739060] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739066] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739177] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739186] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739192] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739340] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739349] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739355] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739474] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739483] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739489] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739610] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739620] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739625] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739746] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739755] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739760] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739966] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739976] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739981] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.740111] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.740120] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.740126] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.013080] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.013093] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   76.013099] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   76.013105] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   76.013111] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   76.056365] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   76.056377] codec_codec_ctl: set sample rate...
[   76.056508] codec_codec_ctl: set device...
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudio.cpp]: Audio In: format:OPUS, vol:80, gain:25, samplerate:16000, bitwidth:16, soundmode:1, frmNum:30, numPerFrm:640, chnCnt:1, usrFrmDepth:30
dmset jpeg streamMngCtx suceess
root@ing-wyze-cam3-a000 ~# dmesg 
[   74.126682] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   74.126688] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   74.126693] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   74.126699] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   74.126706] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   74.126712] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   74.126718] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   74.126724] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   74.126729] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   74.126742] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   74.126751] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   74.126815] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   74.126827] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   74.126834] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   74.126842] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   74.126848] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   74.126854] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   74.126860] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   74.126868] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   74.127904] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   74.127910] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   74.127916] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   74.127921] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   74.127926] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   74.127932] tx_vic_enable_irq: VIC interrupts already enabled
[   74.127938] *** tx_vic_enable_irq: completed successfully ***
[   74.199618] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 250.000 ms)
[   74.199654] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 7350.000 ms)
[   74.545371] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   74.545384] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   74.545390] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   74.545397] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   74.545404] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   74.545412] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.545419] vin_s_stream: VIN state = 3, enable = 1
[   74.545425] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.545434] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.545441] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.545447] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.545453] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.545459] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   74.545465] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   74.545473] gc2053: s_stream called with enable=1
[   74.545480] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.545486] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.545492] gc2053: About to write streaming registers for interface 1
[   74.545498] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.545508] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.545829] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.545836] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.545845] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546162] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546169] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546175] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546182] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546188] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546194] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546200] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   74.546207] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   74.546213] gc2053: s_stream called with enable=1
[   74.546219] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.546225] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.546232] gc2053: About to write streaming registers for interface 1
[   74.546237] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.546246] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.546558] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.546565] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.546573] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.546887] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.546894] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.546900] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.546907] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.546913] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.546919] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.546925] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   74.546931] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   74.561191] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0x0 -> 0xfffffffe (delta: 360.000 ms)
[   74.589467] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   74.589513] ISP IOCTL: cmd=0x800456d0 arg=0x7fba4170
[   74.589521] TX_ISP_VIDEO_LINK_SETUP: config=0
[   74.589527] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   74.589534] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   74.589541] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   74.589547] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   74.589554] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   74.589561] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   74.589567] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   74.589573] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   74.589581] csi_video_s_stream: sd=85219800, enable=1
[   74.589587] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589595] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589602] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589608] csi_video_s_stream: Stream ON - CSI state set to 4
[   74.589615] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   74.589621] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   74.589627] *** vic_core_s_stream: STREAM ON ***
[   74.589632] *** vic_core_s_stream: EXACT Binary Ninja - State=4, no action needed ***
[   74.589639] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   74.589646] vin_s_stream: VIN state = 4, enable = 1
[   74.589651] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   74.589659] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   74.589665] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   74.589670] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   74.589676] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   74.589684] gc2053: s_stream called with enable=1
[   74.589691] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.589697] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.589703] gc2053: About to write streaming registers for interface 1
[   74.589709] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.589719] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.597730] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.597743] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.597754] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598069] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598076] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598083] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598089] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598095] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598101] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   74.598109] gc2053: s_stream called with enable=1
[   74.598116] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   74.598122] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   74.598128] gc2053: About to write streaming registers for interface 1
[   74.598134] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   74.598143] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   74.598455] sensor_write: reg=0xfe val=0x00 SUCCESS
[   74.598461] sensor_write_array: reg[1] 0xfe=0x00 OK
[   74.598470] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   74.598789] sensor_write: reg=0x3e val=0x91 SUCCESS
[   74.598797] sensor_write_array: reg[2] 0x3e=0x91 OK
[   74.598803] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   74.598809] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   74.598815] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   74.598821] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   75.000298] ISP M0 device open called from pid 2343
[   75.000331] *** REFERENCE DRIVER IMPLEMENTATION ***
[   75.000339] ISP M0 tuning buffer allocated: 82218000 (size=0x500c, aligned)
[   75.000346] tisp_par_ioctl global variable set: 82218000
[   75.000399] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   75.000407] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   75.000413] isp_core_tuning_init: Initializing tuning data structure
[   75.000432] isp_core_tuning_init: Tuning data structure initialized at 82220000
[   75.000439] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   75.000445] *** SAFE: mode_flag properly initialized using struct member access ***
[   75.000451] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 82220000
[   75.000457] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   75.000463] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   75.000469] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.000477] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   75.000483] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   75.000488] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   75.000493] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   75.000519] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   75.000526] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   75.000532] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   75.000541] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   75.000547] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   75.000553] CRITICAL: Cannot access saturation field at 82220024 - PREVENTING BadVA CRASH
[   75.000915] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.000928] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   75.000935] Set control: cmd=0x980901 value=128
[   75.000997] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001005] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   75.001012] Set control: cmd=0x98091b value=128
[   75.001069] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001077] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   75.001083] Set control: cmd=0x980902 value=128
[   75.001089] tisp_bcsh_saturation: saturation=128
[   75.001095] tiziano_bcsh_update: Updating BCSH parameters
[   75.001102]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   75.001107] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   75.001163] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001171] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   75.001177] Set control: cmd=0x980900 value=128
[   75.001251] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001259] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   75.001266] Set control: cmd=0x980901 value=128
[   75.001323] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001331] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   75.001337] Set control: cmd=0x98091b value=128
[   75.001391] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001399] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   75.001405] Set control: cmd=0x980902 value=128
[   75.001411] tisp_bcsh_saturation: saturation=128
[   75.001416] tiziano_bcsh_update: Updating BCSH parameters
[   75.001423]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   75.001429] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   75.001485] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.001493] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   75.001499] Set control: cmd=0x980900 value=128
[   75.001560] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.001569] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.001575] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.001637] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.001644] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.001650] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.002311] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.002323] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   75.002330] Set control: cmd=0x980914 value=0
[   75.002489] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.002499] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   75.002506] Set control: cmd=0x980915 value=0
[   75.002623] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.002633] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.002639] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.002777] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   75.002789] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   75.002795] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.002803] csi_video_s_stream: sd=85219800, enable=0
[   75.002809] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.002818] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.002825] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.002831] csi_video_s_stream: Stream OFF - CSI state set to 3
[   75.002838] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=0 ***
[   75.002844] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=4 ***
[   75.002849] *** vic_core_s_stream: STREAM OFF ***
[   75.002855] vic_core_s_stream: Stream OFF - state 4 -> 3
[   75.002861] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=0 ***
[   75.002868] vin_s_stream: VIN state = 4, enable = 0
[   75.002873] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.002881] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.002887] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.002893] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   75.002899] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   75.002907] gc2053: s_stream called with enable=0
[   75.002914] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.002920] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   75.002926] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   75.002935] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.003260] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.003267] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.003276] sensor_write: reg=0x3e val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.003595] sensor_write: reg=0x3e val=0x00 SUCCESS
[   75.003603] sensor_write_array: reg[2] 0x3e=0x00 OK
[   75.003609] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.003615] gc2053: Sensor hardware streaming stopped
[   75.003621] gc2053: s_stream called with enable=0
[   75.003628] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.003634] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   75.003639] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   75.003648] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.005712] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.005847] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.005861] sensor_write: reg=0x3e val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.006183] sensor_write: reg=0x3e val=0x00 SUCCESS
[   75.006190] sensor_write_array: reg[2] 0x3e=0x00 OK
[   75.006197] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.006203] gc2053: Sensor hardware streaming stopped
[   75.006219] ISP IOCTL: cmd=0x800456d1 arg=0x7fba4170
[   75.006227] tx_isp_video_link_destroy: Destroying links for config 0
[   75.006234] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   75.006243] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.006251] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   75.006257] Set control: cmd=0x8000164 value=1
[   75.006265] ISP IOCTL: cmd=0x800456d0 arg=0x7fba4170
[   75.006271] TX_ISP_VIDEO_LINK_SETUP: config=0
[   75.006277] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   75.006283] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   75.006289] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   75.006296] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   75.006301] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   75.006309] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   75.006315] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   75.006322] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   75.006328] *** csi_video_s_stream: EXACT Binary Ninja implementation - FIXED for MIPS ***
[   75.006335] csi_video_s_stream: sd=85219800, enable=1
[   75.006341] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.006349] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.006355] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.006361] csi_video_s_stream: Stream ON - CSI state set to 4
[   75.006368] *** vic_core_s_stream: BINARY NINJA EXACT - sd=80552000, enable=1 ***
[   75.006374] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   75.006379] *** vic_core_s_stream: STREAM ON ***
[   75.006385] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   75.006391] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   75.006397] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.006404] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.006410] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.006416] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   75.006422] *** STREAMING: Configuring CPM registers for VIC access ***
[   75.006537] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.006548] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   75.006554] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   75.006560] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   75.006565] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   75.027661] STREAMING: CPM clocks configured for VIC access
[   75.027674] *** tx_isp_vic_start: Writing CRITICAL interrupt-enabling registers from working commits ***
[   75.027681] *** tx_isp_vic_start: CRITICAL interrupt-enabling registers written (0x3130322a, 0x1, 0x200) ***
[   75.027687] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   75.027693] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   75.027700] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   75.027706] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   75.027712] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   75.027718] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   75.027727] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   75.027733] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   75.027740] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   75.027746] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   75.027752] *** VIC unlock: Commands written, checking VIC status register ***
[   75.027759] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   75.027764] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   75.027770] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   75.027775] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   75.027781] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   75.027787] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   75.027861] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   75.027869] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   75.027876] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   75.027884] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   75.027890] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   75.027897] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0xfffffffe ***
[   75.027904] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   75.027909] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   75.027915] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   75.027921] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   75.027928] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   75.027933] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   75.027939] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   75.027945] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   75.027951] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   75.027957] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   75.027963] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   75.027969] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   75.027975] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   75.027983] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   75.027988] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   75.027996] *** VIC INTERRUPT CONTROL VERIFY (BASIC REGISTERS): 0x0=0x00000001, 0x4=0x07800438 ***
[   75.028005] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   75.028011] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   75.028017] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   75.028025] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   75.028031] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   75.028037] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   75.028042] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   75.028048] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   75.028053] *** VIC MANUAL INTERRUPT TEST: Testing VIC interrupt handler manually ***
[   75.028059] *** VIC TEST 1: Calling isp_vic_interrupt_service_routine directly ***
[   75.028065] *** VIC INTERRUPT HANDLER CALLED - THIS PROVES THE HANDLER IS WORKING ***
[   75.046321] *** VIC IRQ: About to access isp_dev->vic_dev, isp_dev=805cc000 ***
[   75.057758] *** VIC IRQ: Got vic_dev=80552000 ***
[   75.062623] *** VIC IRQ: Checking vic_dev validity: vic_dev=80552000 ***
[   75.087622] *** VIC IRQ: About to access vic_dev->vic_regs ***
[   75.093701] *** VIC IRQ: Got vic_regs=b33e0000 ***
[   75.100672] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 900.000 ms)
[   75.109413] *** VIC IRQ: Checking vic_regs validity: vic_regs=b33e0000 ***
[   75.126992] *** VIC IRQ: vic_regs passed validity check - proceeding with register access ***
[   75.147177] *** VIC IRQ: About to read VIC registers at b33e0000 ***
[   75.157270] *** VIC IRQ: About to read reg 0x1e8 ***
[   75.167394] *** VIC IRQ: Read reg 0x1e8 = 0xfffffffe ***
[   75.177498] *** VIC IRQ: About to read reg 0x1e0 ***
[   75.187625] *** VIC IRQ: Read reg 0x1e0 = 0x0 ***
[   75.192484] *** VIC IRQ: Calculated v1_7 = 0x0 ***
[   75.197425] *** VIC IRQ: Read v1_10 = 0x0 ***
[   75.217628] *** VIC IRQ: About to write v1_7=0x0 to reg 0x1f0 ***
[   75.234104] *** VIC IRQ: About to write v1_10=0x0 to reg 0x1f4 ***
[   75.244202] *** VIC IRQ: Register writes completed ***
[   75.254313] *** VIC IRQ: About to check vic_start_ok - vic_start_ok=1 ***
[   75.274512] *** VIC IRQ: vic_start_ok=1, v1_7=0x0, v1_10=0x0 ***
[   75.280732] *** VIC IRQ: No frame done interrupt (v1_7 & 1 = 0) ***
[   75.297338] *** VIC IRQ COMPLETE: Processed v1_7=0x0, v1_10=0x0 - returning IRQ_HANDLED ***
[   75.313724] *** VIC TEST 1: Manual interrupt handler returned 1 ***
[   75.313839] *** VIC TEST 2: Calling vic_framedone_irq_function directly ***
[   75.313848] *** VIC FRAME DONE: Frame completion signaled ***
[   75.313855] *** VIC TEST 2: Manual frame done function returned -1066702724 ***
[   75.313860] *** VIC MANUAL INTERRUPT TEST: If these tests work, the issue is hardware interrupt generation ***
[   75.313868] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   75.313874] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.313882] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   75.313888] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   75.313894] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   75.313900] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   75.313907] ispvic_frame_channel_s_stream: arg1=80552000, arg2=1
[   75.313913] ispvic_frame_channel_s_stream: s0 (vic_dev) = 80552000
[   75.313920] ispvic_frame_channel_s_stream[2490]: streamon
[   75.313926] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   75.313932] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   75.313938] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   75.313944] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   75.313949] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   75.313956] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   75.313962] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   75.313970] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   75.313976] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   75.313981] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   75.313986] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   75.313993] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   75.314000] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   75.314007] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   75.314015] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   75.314022] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   75.314030] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   75.314038] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   75.314044] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   75.314050] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   75.314056] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   75.314062] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   75.314068] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   75.314074] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   75.314080] ispvic_frame_channel_qbuf: arg1=80552000, arg2=  (null)
[   75.314086] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   75.314099] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   75.314108] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000030 (ROUTE/CTRL) ***
[   75.314172] *** VIC VERIFY (CONTROL): [0x0]=0x3130322a [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000630 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   75.314184] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   75.314190] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   75.314199] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   75.314206] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   75.314211] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   75.314218] *** VIC CONTROL BANK: Post-enable [0x0]=0x3130322a ***
[   75.314225] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   75.315234] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   75.315239] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   75.315244] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   75.315250] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   75.315256] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   75.315262] tx_vic_enable_irq: VIC interrupts already enabled
[   75.315267] *** tx_vic_enable_irq: completed successfully ***
[   75.338180] ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x1 -> 0x30 (delta: 240.000 ms)
[   75.338214] ISP isp-w02: [CSI PHY Config] write at offset 0x1e8: 0xfffffffe -> 0x0 (delta: 780.000 ms)
[   75.732350] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   75.732363] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   75.732370] *** vic_core_s_stream: VIC initialized, final state=4 ***
[   75.732379] *** vin_s_stream: SAFE implementation - sd=84cdf000, enable=1 ***
[   75.732386] vin_s_stream: VIN state = 3, enable = 1
[   75.732392] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   75.732401] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   75.732408] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   75.732414] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   75.732420] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   75.732428] gc2053: s_stream called with enable=1
[   75.732435] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.732441] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   75.732448] gc2053: About to write streaming registers for interface 1
[   75.732454] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   75.732463] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.732783] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.732790] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.732799] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   75.737612] sensor_write: reg=0x3e val=0x91 SUCCESS
[   75.737626] sensor_write_array: reg[2] 0x3e=0x91 OK
[   75.737632] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.737640] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   75.737646] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   75.737652] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   75.737660] gc2053: s_stream called with enable=1
[   75.737666] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   75.737672] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   75.737679] gc2053: About to write streaming registers for interface 1
[   75.737685] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   75.737695] sensor_write: reg=0xfe val=0x00, client=8546db00, adapter=i2c0, addr=0x37
[   75.738013] sensor_write: reg=0xfe val=0x00 SUCCESS
[   75.738020] sensor_write_array: reg[1] 0xfe=0x00 OK
[   75.738029] sensor_write: reg=0x3e val=0x91, client=8546db00, adapter=i2c0, addr=0x37
[   75.738348] sensor_write: reg=0x3e val=0x91 SUCCESS
[   75.738354] sensor_write_array: reg[2] 0x3e=0x91 OK
[   75.738361] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   75.738368] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   75.738374] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   75.738380] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   75.738617] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   75.738628] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   75.738636] Set control: cmd=0x980918 value=2
[   75.738774] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.738783] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.738789] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.738917] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.738926] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.738932] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739051] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739060] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739066] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739177] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739186] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739192] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739340] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739349] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739355] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739474] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739483] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739489] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739610] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739620] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739625] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739746] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739755] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739760] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.739966] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.739976] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.739981] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   75.740111] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   75.740120] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   75.740126] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   76.013080] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.013093] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   76.013099] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   76.013105] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   76.013111] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   76.056365] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   76.056377] codec_codec_ctl: set sample rate...
[   76.056508] codec_codec_ctl: set device...
[   76.507568] codec_set_device: set device: MIC...
[   76.778882] *** FRAME CHANNEL OPEN: minor=54 ***
[   76.778894] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   76.778900] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   76.778907] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   76.778912] *** SAFE: Frame channel device stored in file->private_data ***
[   76.778918] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   76.778926] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   76.778944] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   76.778952] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   76.778960] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   76.779558] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   76.779568] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   76.779575] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   76.779582] Channel 0: Request 4 buffers, type=1 memory=2
[   76.779588] Channel 0: USERPTR mode - client will provide buffers
[   76.779594] Channel 0: USERPTR mode - 4 user buffers expected
[   76.779604] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85fd9700 ***
[   76.779612] *** Channel 0: VIC active_buffer_count set to 4 ***
[   76.779617] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   76.779624] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   76.779647] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   76.779655] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   76.779661] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   76.779667] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   76.779674] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   76.779682] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   76.779689] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   76.779696] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   76.779702] *** Channel 0: QBUF - Queue buffer index=0 ***
[   76.779708] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   76.779716] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   76.779722] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   76.779729] *** Channel 0: QBUF EVENT - No VIC callback ***
[   76.779736] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   76.779744] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   76.779752] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   76.779760] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9700, vbm_buffer_count=1 ***
[   76.779766] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   76.779773] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   76.779780] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   76.779790] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   76.779797] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   76.779803] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   76.779809] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   76.779816] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   76.779824] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   76.779831] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   76.779838] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   76.779844] *** Channel 0: QBUF - Queue buffer index=1 ***
[   76.779850] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   76.779857] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   76.779863] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   76.779869] *** Channel 0: QBUF EVENT - No VIC callback ***
[   76.779876] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   76.779884] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   76.779892] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   76.779899] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9700, vbm_buffer_count=2 ***
[   76.779906] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   76.779912] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   76.779918] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   76.779927] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   76.779934] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   76.779940] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   76.779946] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   76.779953] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   76.779960] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   76.779967] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   76.779974] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   76.779980] *** Channel 0: QBUF - Queue buffer index=2 ***
[   76.779986] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   76.779993] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   76.779999] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   76.780005] *** Channel 0: QBUF EVENT - No VIC callback ***
[   76.780012] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   76.780020] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   76.780027] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   76.780034] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9700, vbm_buffer_count=3 ***
[   76.780041] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   76.780048] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   76.780054] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   76.780062] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   76.780070] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   76.780075] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   76.780082] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   76.780089] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   76.780096] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   76.780103] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   76.780110] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   76.780116] *** Channel 0: QBUF - Queue buffer index=3 ***
[   76.780122] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   76.780129] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   76.780135] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   76.780141] *** Channel 0: QBUF EVENT - No VIC callback ***
[   76.780148] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   76.780156] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   76.780163] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   76.780170] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9700, vbm_buffer_count=4 ***
[   76.780177] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   76.780184] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   76.780190] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   76.780282] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   76.780293] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   76.780300] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   76.780306] Channel 0: STREAMON - Enqueuing buffers in driver
[   76.780312] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   76.786171] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.786184] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.786191] *** Channel 0: Frame completion wait ***
[   76.786197] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   76.786204] *** Channel 0: Frame wait returned 10 ***
[   76.786209] *** Channel 0: Frame was ready, consuming it ***
[   76.786314] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   76.786323] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   76.786330] *** Channel 0: DQBUF - dequeue buffer request ***
[   76.786336] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.786346] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   76.786352] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   76.786359] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   76.786377] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.786384] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.786390] *** Channel 0: Frame completion wait ***
[   76.786396] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   76.846256] *** FRAME CHANNEL OPEN: minor=53 ***
[   76.846268] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   76.846274] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   76.846280] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   76.846286] *** SAFE: Frame channel device stored in file->private_data ***
[   76.846292] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   76.846300] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   76.846318] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   76.846326] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   76.846334] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   76.847174] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   76.847186] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   76.847192] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   76.847199] Channel 1: Request 2 buffers, type=1 memory=2
[   76.847205] Channel 1: USERPTR mode - client will provide buffers
[   76.847211] Channel 1: USERPTR mode - 2 user buffers expected
[   76.847221] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85fd9580 ***
[   76.847228] *** Channel 1: VIC active_buffer_count set to 2 ***
[   76.847234] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   76.847240] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   76.847254] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   76.847261] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   76.847267] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   76.847273] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   76.847280] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   76.847288] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   76.847295] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   76.847302] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   76.847308] *** Channel 1: QBUF - Queue buffer index=0 ***
[   76.847314] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   76.847322] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   76.847329] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   76.847337] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   76.847345] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   76.847352] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9580, vbm_buffer_count=1 ***
[   76.847359] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   76.847366] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   76.847373] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   76.847382] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   76.847390] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   76.847395] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   76.847402] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   76.847408] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   76.847416] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   76.847423] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   76.847430] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   76.847436] *** Channel 1: QBUF - Queue buffer index=1 ***
[   76.847442] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   76.847449] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   76.847456] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   76.847464] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   76.847471] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   76.847478] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9580, vbm_buffer_count=2 ***
[   76.847485] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   76.847492] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   76.847498] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   76.847671] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   76.847683] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   76.847690] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   76.847696] Channel 1: STREAMON - Enqueuing buffers in driver
[   76.847702] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   76.856337] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.856350] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.856357] *** Channel 1: Frame completion wait ***
[   76.856363] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   76.856370] *** Channel 1: Frame wait returned 10 ***
[   76.856375] *** Channel 1: Frame was ready, consuming it ***
[   76.856431] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   76.856439] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   76.856445] *** Channel 1: DQBUF - dequeue buffer request ***
[   76.856451] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.856462] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   76.856468] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   76.856475] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   76.856490] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.856498] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.856504] *** Channel 1: Frame completion wait ***
[   76.856510] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   76.877570] *** Channel 0: Frame wait returned 0 ***
[   76.877581] *** Channel 0: Frame wait timeout/error, generating frame ***
[   76.877602] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.877610] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.877616] *** Channel 0: Frame completion wait ***
[   76.877621] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   76.877628] *** Channel 0: Frame wait returned 10 ***
[   76.877633] *** Channel 0: Frame was ready, consuming it ***
[   76.877641] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.877648] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.877653] *** Channel 0: Frame completion wait ***
[   76.877659] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   76.947620] *** Channel 1: Frame wait returned 0 ***
[   76.947632] *** Channel 1: Frame wait timeout/error, generating frame ***
[   76.947664] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.947672] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.947678] *** Channel 1: Frame completion wait ***
[   76.947684] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   76.947690] *** Channel 1: Frame wait returned 10 ***
[   76.947695] *** Channel 1: Frame was ready, consuming it ***
[   76.947703] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.947710] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.947716] *** Channel 1: Frame completion wait ***
[   76.947721] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   76.977561] *** Channel 0: DQBUF wait returned 0 ***
[   76.977572] *** Channel 0: DQBUF timeout, generating frame ***
[   76.977581] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   76.977622] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   76.977630] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   76.977636] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   76.977642] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   76.977647] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   76.977765] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   76.977776] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   76.977782] *** Channel 0: DQBUF - dequeue buffer request ***
[   76.977788] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   76.977798] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8055d400 (name=gc2053) ***
[   76.977804] *** tx_isp_get_sensor: Found real sensor: 8055d400 ***
[   76.977811] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   76.977829] *** Channel 0: Frame wait returned 0 ***
[   76.977836] *** Channel 0: Frame wait timeout/error, generating frame ***
[   76.977864] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.977872] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.977879] *** Channel 0: Frame completion wait ***
[   76.977884] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   76.977891] *** Channel 0: Frame wait returned 10 ***
[   76.977896] *** Channel 0: Frame was ready, consuming it ***
[   76.977905] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.977912] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.977918] *** Channel 0: Frame completion wait ***
[   76.977923] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   76.987704] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   76.987718] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   76.987724] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   76.987731] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   76.987738] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   76.987746] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   76.987753] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   76.987760] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   76.987766] *** Channel 0: QBUF - Queue buffer index=0 ***
[   76.987772] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   76.987780] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   76.987787] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   76.987794] *** Channel 0: QBUF EVENT - No VIC callback ***
[   76.987800] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   76.987809] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   76.987817] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   76.987824] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9700, vbm_buffer_count=4 ***
[   76.987831] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   76.987838] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   76.987850] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   76.987920] *** Channel 0: Frame wait returned 9 ***
[   76.987927] *** Channel 0: Frame was ready, consuming it ***
[   76.987940] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   76.987961] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   76.987967] *** Channel 0: Frame completion wait ***
[   76.987973] *** Channel 0: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /proc/interrupts 
           CPU0       
  9:          0   jz-intc  i2s_irq
 11:      15360   jz-intc  jz-timerost
 14:         32   jz-intc  ipu
 15:      73771   jz-intc  jz-sfc
 18:          0   jz-intc  pdma
 23:          0   jz-intc  GPIO C
 24:          1   jz-intc  GPIO B
 25:          0   jz-intc  GPIO A
 29:          1   jz-intc  dwc2
 37:          1   jz-intc  isp-m0
 38:          0   jz-intc  isp-w02
 44:      10671   jz-intc  jzmmc_v1.2.1
 45:          0   jz-intc  jzmmc_v1.2.0
 58:        382   jz-intc  uart1
 68:        159   jz-intc  jz-i2c.0
 70:         13   jz-intc  avpu.0
126:          0    GPIO B  GPIO Button
134:          1    GPIO B  mmc-insert-detect
ERR:          0
root@ing-wyze-cam3-a000 ~# [INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 0 added to session
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:IMPAudioServerMediaSubsession.cpp]: IMPAudioServerMediaSubsession init
[INFO:RTSP.cpp]: Audio stream 1 added to session
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1

