
---------- Begin Simulation Statistics ----------
final_tick                               2075971068500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 753325                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729844                       # Number of bytes of host memory used
host_op_rate                                  1263957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1327.45                       # Real time elapsed on the host
host_tick_rate                             1563881485                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1677837546                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.075971                       # Number of seconds simulated
sim_ticks                                2075971068500                       # Number of ticks simulated
system.cpu.Branches                         188978538                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1677837546                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       4151942137                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 4151942137                       # Number of busy cycles
system.cpu.num_cc_register_reads           1121738140                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           652797960                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    175299307                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1119606                       # Number of float alu accesses
system.cpu.num_fp_insts                       1119606                       # number of float instructions
system.cpu.num_fp_register_reads               573713                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              563494                       # number of times the floating registers were written
system.cpu.num_func_calls                       11517                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1671785981                       # Number of integer alu accesses
system.cpu.num_int_insts                   1671785981                       # number of integer instructions
system.cpu.num_int_register_reads          3495258179                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1420005393                       # number of times the integer registers were written
system.cpu.num_load_insts                   263677225                       # Number of load instructions
system.cpu.num_mem_refs                     326059109                       # number of memory refs
system.cpu.num_store_insts                   62381884                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3494475      0.21%      0.21% # Class of executed instruction
system.cpu.op_class::IntAlu                1348423995     80.35%     80.56% # Class of executed instruction
system.cpu.op_class::IntMult                   129335      0.01%     80.57% # Class of executed instruction
system.cpu.op_class::IntDiv                      2463      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                     483      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1758      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2198      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1446      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.57% # Class of executed instruction
system.cpu.op_class::MemRead                263121257     15.68%     96.25% # Class of executed instruction
system.cpu.op_class::MemWrite                61827231      3.68%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead              555968      0.03%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             554653      0.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1678117643                       # Class of executed instruction
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2386532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4806328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21983256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     43967520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            708                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    303757343                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        303757343                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    303826040                       # number of overall hits
system.cpu.dcache.overall_hits::total       303826040                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21914302                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21914302                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21983512                       # number of overall misses
system.cpu.dcache.overall_misses::total      21983512                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 470098777000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 470098777000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 470098777000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 470098777000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    325671645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    325671645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    325809552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    325809552                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067290                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067290                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067474                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067474                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21451.688354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21451.688354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21384.152678                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21384.152678                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     13550496                       # number of writebacks
system.cpu.dcache.writebacks::total          13550496                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           15                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21914287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21914287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21983031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21983031                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 448183752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 448183752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 451149119500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 451149119500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.067290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.067472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067472                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20451.669384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20451.669384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20522.607619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20522.607619                       # average overall mshr miss latency
system.cpu.dcache.replacements               21982519                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    249714467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       249714467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     13855259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13855259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 281462469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 281462469000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    263569726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    263569726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052568                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20314.486290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20314.486290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     13855244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13855244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 267606487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 267606487500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.052568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19314.455054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19314.455054                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     54042876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       54042876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8059043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8059043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 188636308000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 188636308000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     62101919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     62101919                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.129771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.129771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23406.787630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23406.787630                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      8059043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8059043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 180577265000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 180577265000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.129771                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.129771                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22406.787630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22406.787630                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        68697                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         68697                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        69210                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        69210                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       137907                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       137907                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.501860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.501860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        68744                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        68744                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   2965367000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   2965367000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498481                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498481                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43136.375538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43136.375538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984176                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           325809071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21983031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.820935                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.984176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         673602135                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        673602135                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   263707700                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    62381892                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7928570                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       7038382                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1301901348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1301901348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1301901348                       # number of overall hits
system.cpu.icache.overall_hits::total      1301901348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1233                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1233                       # number of overall misses
system.cpu.icache.overall_misses::total          1233                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     91266000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91266000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91266000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91266000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1301902581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1301902581                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1301902581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1301902581                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74019.464720                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74019.464720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74019.464720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74019.464720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          737                       # number of writebacks
system.cpu.icache.writebacks::total               737                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     90033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     90033000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90033000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73019.464720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73019.464720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73019.464720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73019.464720                       # average overall mshr miss latency
system.cpu.icache.replacements                    737                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1301901348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1301901348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1233                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91266000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1301902581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1301902581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74019.464720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74019.464720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     90033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90033000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73019.464720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73019.464720                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           495.240908                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1301902581                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1233                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1055882.060827                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.240908                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.967267                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2603806395                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2603806395                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1301902630                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 2075971068500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             19564370                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19564468                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data            19564370                       # number of overall hits
system.l2.overall_hits::total                19564468                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2418661                       # number of demand (read+write) misses
system.l2.demand_misses::total                2419796                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data           2418661                       # number of overall misses
system.l2.overall_misses::total               2419796                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     87145500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 212744209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212831354500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87145500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 212744209000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212831354500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21983031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21984264                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21983031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21984264                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.920519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.110024                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.110069                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.110024                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.110069                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76780.176211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87959.498665                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87954.255028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76780.176211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87959.498665                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87954.255028                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1659090                       # number of writebacks
system.l2.writebacks::total                   1659090                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2418661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2419796                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2418661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2419796                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     75795500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 188557599000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 188633394500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     75795500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 188557599000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 188633394500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.920519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.110024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.110069                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.920519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.110024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.110069                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66780.176211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77959.498665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77954.255028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66780.176211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77959.498665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77954.255028                       # average overall mshr miss latency
system.l2.replacements                        2387240                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13550496                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13550496                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13550496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13550496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          737                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              737                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          737                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          737                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           7045111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7045111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1013932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1013932                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  94514475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   94514475000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       8059043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8059043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.125813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.125813                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93215.792578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93215.792578                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1013932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1013932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  84375155000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  84375155000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.125813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.125813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83215.792578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83215.792578                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87145500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87145500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76780.176211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76780.176211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     75795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     75795500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.920519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.920519                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66780.176211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66780.176211                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      12519259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12519259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1404729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1404729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 118229734000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 118229734000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     13923988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13923988                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.100886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.100886                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84165.510928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84165.510928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1404729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1404729                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 104182444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 104182444000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.100886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100886                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74165.510928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74165.510928                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32726.656182                       # Cycle average of tags in use
system.l2.tags.total_refs                    43967519                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2420008                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.168336                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.720173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.084316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32697.851694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998738                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          779                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 354160160                       # Number of tag accesses
system.l2.tags.data_accesses                354160160                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1659090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2410572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481418834500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94927                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94927                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6981310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1566529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2419796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1659090                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2419796                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1659090                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8089                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2419796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1659090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2394125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  69134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  70757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  94940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  95031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  94947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  94936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  94956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  94928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  94928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        94927                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.405775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.172428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.523825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         94815     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          106      0.11%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94927                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.477240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.454522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.874897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24165     25.46%     25.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1616      1.70%     27.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            68826     72.50%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              318      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94927                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  517696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               154866944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106181760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     74.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  2075970488500                       # Total gap between requests
system.mem_ctrls.avgGap                     508955.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    154276608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    106179968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 34990.853727304726                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 74315394.053864687681                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51147132.833946816623                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2418661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1659090                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29442250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  89539976750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 48788695657750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25940.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37020.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  29406901.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    154794304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     154866944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    106181760                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    106181760                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2418661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2419796                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1659090                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1659090                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        34991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     74564769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         74599760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        34991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        34991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51147996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51147996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51147996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        34991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     74564769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       125747756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2411707                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1659062                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       127594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       132112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       116987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       130273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       140205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       150991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       163566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       163402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       163331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       163130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       165641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       158884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       162979                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       171671                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       162787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       138154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        84220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        86800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        75197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        84542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        93805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       106372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       115957                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       115215                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       112058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       115327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       117573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       111674                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       113107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       119835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       113544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        93836                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             44349912750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           12058535000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        89569419000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18389.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37139.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              817131                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             656806                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            33.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           39.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      2596831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   100.325802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.583596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   102.358829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2052319     79.03%     79.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       331809     12.78%     91.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       138876      5.35%     97.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        33000      1.27%     98.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19226      0.74%     99.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8187      0.32%     99.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3719      0.14%     99.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3169      0.12%     99.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6526      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      2596831                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             154349248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          106179968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               74.350385                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.147133                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               36.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      8294073900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      4408401030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     8033428200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3978203760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 163875316800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 476761165860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 395689803360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1061040392910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   511.105578                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1024044353250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  69321200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 982605515250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy     10247306580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      5446572615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     9186159780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    4682099880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 163875316800.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 486274777650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 387678340800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1067390574105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.164475                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1003169779750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  69321200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1003480088750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1405864                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1659090                       # Transaction distribution
system.membus.trans_dist::CleanEvict           727442                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1013932                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1013932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1405864                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7226124                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      7226124                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7226124                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    261048704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    261048704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               261048704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2419796                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2419796    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2419796                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         11457965000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13226804000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          13925221                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15209586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          737                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9160173                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8059043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8059043                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1233                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13923988                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3203                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     65948581                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              65951784                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   2274145728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2274271808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2387240                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106181760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24371504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24370795    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    709      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24371504                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2075971068500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        35534993000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1849500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32974546500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
