{
  "Top": "dut",
  "RtlTop": "dut",
  "RtlPrefix": "",
  "RtlSubPrefix": "dut_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_s": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_s",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "mm": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "mm_address0",
          "name": "mm_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mm_ce0",
          "name": "mm_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mm_we0",
          "name": "mm_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mm_d0",
          "name": "mm_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "sz": {
      "index": "2",
      "direction": "in",
      "srcType": "long long unsigned int",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "sz",
          "name": "sz",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -flow=impl",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "dut"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.3",
    "Uncertainty": "0.891",
    "IsCombinational": "0",
    "II": "18 ~ 4294967281",
    "Latency": "17"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.300 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dut",
    "Version": "1.0",
    "DisplayName": "Dut",
    "Revision": "2114306790",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_dut_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/test_store_stream_to_master.cpp"],
    "TestBench": ["..\/..\/test_store_stream_to_master.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dut_add_31ns_31ns_31_2_1.vhd",
      "impl\/vhdl\/dut_add_32ns_32ns_32_1_1.vhd",
      "impl\/vhdl\/dut_add_32ns_32ns_32_2_1.vhd",
      "impl\/vhdl\/dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.vhd",
      "impl\/vhdl\/dut_dut_Pipeline_VITIS_LOOP_61_3.vhd",
      "impl\/vhdl\/dut_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/dut_icmp_31ns_31ns_1_2_1.vhd",
      "impl\/vhdl\/dut_icmp_31ns_31ns_1_2_1_sub.vhd",
      "impl\/vhdl\/dut_icmp_32ns_32ns_1_2_1.vhd",
      "impl\/vhdl\/dut_icmp_32ns_32ns_1_2_1_sub.vhd",
      "impl\/vhdl\/dut_regslice_both.vhd",
      "impl\/vhdl\/dut_sub_32ns_32ns_32_2_1.vhd",
      "impl\/vhdl\/dut.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dut_add_31ns_31ns_31_2_1.v",
      "impl\/verilog\/dut_add_32ns_32ns_32_1_1.v",
      "impl\/verilog\/dut_add_32ns_32ns_32_2_1.v",
      "impl\/verilog\/dut_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2.v",
      "impl\/verilog\/dut_dut_Pipeline_VITIS_LOOP_61_3.v",
      "impl\/verilog\/dut_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/dut_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/dut_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/dut_icmp_31ns_31ns_1_2_1.v",
      "impl\/verilog\/dut_icmp_31ns_31ns_1_2_1_sub.v",
      "impl\/verilog\/dut_icmp_32ns_32ns_1_2_1.v",
      "impl\/verilog\/dut_icmp_32ns_32ns_1_2_1_sub.v",
      "impl\/verilog\/dut_power.xpe",
      "impl\/verilog\/dut_regslice_both.v",
      "impl\/verilog\/dut_sub_32ns_32ns_32_2_1.v",
      "impl\/verilog\/implsyn.bat",
      "impl\/verilog\/dut.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/dut.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "in_s",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_s": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "in_s_",
      "ports": [
        "in_s_TDATA",
        "in_s_TKEEP",
        "in_s_TLAST",
        "in_s_TREADY",
        "in_s_TSTRB",
        "in_s_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "in_s"
        }]
    },
    "mm_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"mm_address0": "DATA"},
      "ports": ["mm_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mm"
        }]
    },
    "mm_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"mm_d0": "DATA"},
      "ports": ["mm_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mm"
        }]
    },
    "sz": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"sz": "DATA"},
      "ports": ["sz"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sz"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_s_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_s_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_s_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_s_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_s_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_s_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "mm_address0": {
      "dir": "out",
      "width": "9"
    },
    "mm_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mm_we0": {
      "dir": "out",
      "width": "1"
    },
    "mm_d0": {
      "dir": "out",
      "width": "32"
    },
    "sz": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dut",
      "BindInstances": "icmp_ln48_fu_119_p2 add_32ns_32ns_32_2_1_U25 sub_32ns_32ns_32_2_1_U26 sub_ln49_1_fu_184_p2 nBurst_fu_198_p3 icmp_ln51_fu_207_p2 empty_fu_225_p2 empty_14_fu_230_p3 select_ln59_fu_251_p3 sub_ln59_fu_192_p2 select_ln59_1_fu_219_p3",
      "Instances": [
        {
          "ModuleName": "dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2",
          "InstanceName": "grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84",
          "BindInstances": "icmp_31ns_31ns_1_2_1_U1 add_31ns_31ns_31_2_1_U2 add_32ns_32ns_32_2_1_U3 icmp_32ns_32ns_1_2_1_U4 select_ln50_fu_172_p3 select_ln51_fu_179_p3 add_32ns_32ns_32_2_1_U5 select_ln51_1_fu_186_p3 add_32ns_32ns_32_1_1_U6"
        },
        {
          "ModuleName": "dut_Pipeline_VITIS_LOOP_61_3",
          "InstanceName": "grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99",
          "BindInstances": "icmp_ln61_fu_124_p2 add_ln61_fu_130_p2 add_ln65_fu_154_p2"
        }
      ]
    },
    "Info": {
      "dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dut_Pipeline_VITIS_LOOP_61_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dut": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "2147483587",
          "LatencyWorst": "4294967235",
          "PipelineIIMin": "2",
          "PipelineIIMax": "4294967234",
          "PipelineII": "2 ~ 4294967234",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "8.546"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_51_1_VITIS_LOOP_52_2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "4294967233",
            "Latency": "1 ~ 4294967233",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "959",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "375",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dut_Pipeline_VITIS_LOOP_61_3": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "17",
          "LatencyWorst": "33",
          "PipelineIIMin": "1",
          "PipelineIIMax": "32",
          "PipelineII": "1 ~ 32",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "5.001"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_61_3",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "31",
            "Latency": "0 ~ 31",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "99",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dut": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "2147483616",
          "LatencyWorst": "4294967280",
          "PipelineIIMin": "18",
          "PipelineIIMax": "4294967281",
          "PipelineII": "18 ~ 4294967281",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.30",
          "Uncertainty": "0.89",
          "Estimate": "8.546"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "1571",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "875",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-17 00:30:49 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
