#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 11:10:45 2024
# Process ID: 318210
# Current directory: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1
# Command line: vivado -log finn_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
# Log file: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper.vdi
# Journal file: /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/vivado.jou
# Running On        :Titan-I7
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :Intel(R) Core(TM) i7-8700K CPU @ 3.70GHz
# CPU Frequency     :3700.000 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :67352 MB
# Swap memory       :32767 MB
# Total Virtual     :100120 MB
# Available Virtual :90522 MB
#-----------------------------------------------------------
source finn_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.508 ; gain = 0.023 ; free physical = 44760 ; free virtual = 85943
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_0_rjie33l0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_0_5seh08r4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_1_0_8otggfz7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_1_1_vnr1l_ww'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_u6onkpjo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_2_0_yzbmql18'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_2_1_jnp0m9s2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_1xkrlwqc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_0_omz_6c91'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_1_uiunvh86'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_2_sx6uffs2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_3_3_tu1jerp8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_3d7clfw2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_4_csvz1vgo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_0_stk8ixk_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_5_m4p52ftv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_0_u8xh134b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_0_9k7gg131'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_1_d_1akv5m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_2_gzvdfaei'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_3_ihmxelha'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_6_4_p7mlh5ga'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_0_zs8t69q7/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_7_bxo7mi0c'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_65iqk4rh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_8_f9kiaohv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_1_fkxmgl6l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_9_8r_9t71i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_7nge6cj3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_10_gcsu0r62'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_h9jbfs0u'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_11_3edzik0p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_c96bu0nx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_12_n21zi69l'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_1_zqeudctg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_13_mt5hx8y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_3nqrorw8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_14_ynlzcxis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_1_k3w_t2pk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_15_bmb0v3xw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_1_zd74_llz/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_16_2mcpe2iw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_xje365x9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_17_kwhaj0o1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_2_794dl0mc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_18_7ehuq1rj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_mupu1zh1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_19_5fofgipu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_k1jy70f1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_20_nmcw0c80'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_u47t6mmp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_21_aslwksf4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_2_oeq4dach'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_22_18b9ngzx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_ypljhfo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_23_6u3txwix'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_2_khjrmccp'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_24_mm3xu4l1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_2_9xlmtjbx/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_25_31c_7vuw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_8epm36d_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_26_p31wvwuz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_3_1y3cohjd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_27_2zxrss02'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_f3a4lv6q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_28_kuq3kuy4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kt9aplcm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_29_n_b3twrg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_qtjzgucz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_30_c0yk6fll'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_3_0ba2zerz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_31_r06i4x1j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_dumg7z42'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_32_7nq1bku9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_3_dxydf12m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_33_ubcmt18_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_3_rfk8vg3j/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_34_p5zve864'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_iy_r484m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_35_nsrbaxnm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_4_si84icy1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_36_jkvvkmi3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_zslepy95'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_37_tg0ox1xu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_3ywur_xu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_38_dy3b60yu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_v2m7cmuq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_39_pz3ob1y8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_MVAU_rtl_4_ynhrbura'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_40_0w3woewg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_17__1pwo4xz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_41_hpicpvt9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_Thresholding_rtl_4__9z1675w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_42_efgem2re'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingMaxPool_hls_4_lkq9dkom/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_43_ysmsfznn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_6os_0hj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_StreamingFIFO_rtl_44_egzsh17s'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/tmp/code_gen_ipgen_FMPadding_rtl_5_pdyvlebd'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/phu/Vivado/Vivado/2024.1/data/ip'.
Command: link_design -top finn_design_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ChannelwiseOp_hls_0_0/finn_design_ChannelwiseOp_hls_0_0.dcp' for cell 'finn_design_i/ChannelwiseOp_hls_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_rtl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_rtl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_rtl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_rtl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_rtl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_rtl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0.dcp' for cell 'finn_design_i/ConvolutionInputGenerator_rtl_6'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0.dcp' for cell 'finn_design_i/FMPadding_rtl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0.dcp' for cell 'finn_design_i/FMPadding_rtl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0.dcp' for cell 'finn_design_i/FMPadding_rtl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0.dcp' for cell 'finn_design_i/FMPadding_rtl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0.dcp' for cell 'finn_design_i/FMPadding_rtl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0.dcp' for cell 'finn_design_i/FMPadding_rtl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0.dcp' for cell 'finn_design_i/FMPadding_rtl_6'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.dcp' for cell 'finn_design_i/LabelSelect_hls_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_10'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_11'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_12'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_13_0/finn_design_StreamingDataWidthConverter_rtl_13_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_13'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_14_0/finn_design_StreamingDataWidthConverter_rtl_14_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_14'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_15_0/finn_design_StreamingDataWidthConverter_rtl_15_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_15'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_16_0/finn_design_StreamingDataWidthConverter_rtl_16_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_16'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_17_0/finn_design_StreamingDataWidthConverter_rtl_17_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_17'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_18_0/finn_design_StreamingDataWidthConverter_rtl_18_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_18'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_19_0/finn_design_StreamingDataWidthConverter_rtl_19_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_19'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_20_0/finn_design_StreamingDataWidthConverter_rtl_20_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_20'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_21_0/finn_design_StreamingDataWidthConverter_rtl_21_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_21'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_22_0/finn_design_StreamingDataWidthConverter_rtl_22_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_22'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_23_0/finn_design_StreamingDataWidthConverter_rtl_23_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_23'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_4'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_6'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_7'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_8'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0.dcp' for cell 'finn_design_i/StreamingDataWidthConverter_rtl_9'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/finn_design_StreamingFIFO_rtl_10_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_10'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_11'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/finn_design_StreamingFIFO_rtl_12_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_12'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_13'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_14'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_15'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_16'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_17'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_18'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_19'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/finn_design_StreamingFIFO_rtl_1_1_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_1_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_0/finn_design_StreamingFIFO_rtl_20_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_20'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_21'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_22'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_23'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0/finn_design_StreamingFIFO_rtl_24_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_24'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_25'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_26'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_27'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_28'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_29'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_1_0/finn_design_StreamingFIFO_rtl_2_1_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_2_1'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_30'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_31'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_32'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_33'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_0/finn_design_StreamingFIFO_rtl_34_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_34'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_35'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_36'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_37'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_38_0/finn_design_StreamingFIFO_rtl_38_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_38'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_39'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_2_0/finn_design_StreamingFIFO_rtl_3_2_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_3_2'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_3_0/finn_design_StreamingFIFO_rtl_3_3_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_3_3'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_40'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_41'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_42'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_43'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_44'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_45'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_46'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_47'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_0/finn_design_StreamingFIFO_rtl_48_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_48'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_49'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_5'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_50'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_51'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_0/finn_design_StreamingFIFO_rtl_52_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_52'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_53'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_54'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_0/finn_design_StreamingFIFO_rtl_55_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_55'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_56'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_57'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_58'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_0/finn_design_StreamingFIFO_rtl_59_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_59'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/finn_design_StreamingFIFO_rtl_60_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_60'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/finn_design_StreamingFIFO_rtl_61_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_61'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_0/finn_design_StreamingFIFO_rtl_62_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_62'
INFO: [Project 1-454] Reading design checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/finn_design_StreamingFIFO_rtl_63_0.dcp' for cell 'finn_design_i/StreamingFIFO_rtl_63'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2713.602 ; gain = 4.000 ; free physical = 43473 ; free virtual = 84656
INFO: [Netlist 29-17] Analyzing 1576 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4020.223 ; gain = 0.000 ; free physical = 42466 ; free virtual = 83649
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 459 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 138 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 120 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 7 instances
  RAM64M => RAM64M (RAMD64E(x4)): 3 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 46 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 75 instances
  RAM64X1S => RAM64X1S (RAMS64E): 48 instances

212 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 4020.223 ; gain = 2597.715 ; free physical = 42466 ; free virtual = 83649
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 4084.254 ; gain = 64.031 ; free physical = 42460 ; free virtual = 83644

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2002c187d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 4084.254 ; gain = 0.000 ; free physical = 42432 ; free virtual = 83616

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2002c187d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42176 ; free virtual = 83359

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2002c187d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42176 ; free virtual = 83359
Phase 1 Initialization | Checksum: 2002c187d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42176 ; free virtual = 83359

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2002c187d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42176 ; free virtual = 83359

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2002c187d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42176 ; free virtual = 83359
Phase 2 Timer Update And Timing Data Collection | Checksum: 2002c187d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42176 ; free virtual = 83359

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 174 inverter(s) to 14813 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2867f2a88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42174 ; free virtual = 83358
Retarget | Checksum: 2867f2a88
INFO: [Opt 31-389] Phase Retarget created 109 cells and removed 334 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 12 inverter(s) to 15 load pin(s).
Phase 4 Constant propagation | Checksum: 203117395

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42174 ; free virtual = 83358
Constant propagation | Checksum: 203117395
INFO: [Opt 31-389] Phase Constant propagation created 204 cells and removed 6461 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bfe867b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42174 ; free virtual = 83358
Sweep | Checksum: 1bfe867b4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1036 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ap_clk_IBUF_BUFG_inst to drive 46830 load(s) on clock net ap_clk_IBUF_inst/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 1c26b605b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42174 ; free virtual = 83358
BUFG optimization | Checksum: 1c26b605b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c26b605b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42174 ; free virtual = 83358
Shift Register Optimization | Checksum: 1c26b605b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1c26b605b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42174 ; free virtual = 83357
Post Processing Netlist | Checksum: 1c26b605b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 211f289a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42173 ; free virtual = 83357

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42173 ; free virtual = 83357
Phase 9.2 Verifying Netlist Connectivity | Checksum: 211f289a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42173 ; free virtual = 83357
Phase 9 Finalization | Checksum: 211f289a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42173 ; free virtual = 83357
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             109  |             334  |                                              0  |
|  Constant propagation         |             204  |            6461  |                                              0  |
|  Sweep                        |               0  |            1036  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 211f289a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4320.051 ; gain = 0.000 ; free physical = 42173 ; free virtual = 83357

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 235 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 19 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 19 Total Ports: 470
Ending PowerOpt Patch Enables Task | Checksum: 1499a1379

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41365 ; free virtual = 82549
Ending Power Optimization Task | Checksum: 1499a1379

Time (s): cpu = 00:01:14 ; elapsed = 00:00:29 . Memory (MB): peak = 5237.277 ; gain = 917.227 ; free physical = 41365 ; free virtual = 82549

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1499a1379

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41365 ; free virtual = 82549

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41365 ; free virtual = 82549
Ending Netlist Obfuscation Task | Checksum: 2001ba0c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41365 ; free virtual = 82549
INFO: [Common 17-83] Releasing license: Implementation
239 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:55 ; elapsed = 00:00:49 . Memory (MB): peak = 5237.277 ; gain = 1217.055 ; free physical = 41365 ; free virtual = 82549
INFO: [Vivado 12-24828] Executing command : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41351 ; free virtual = 82538
INFO: [Common 17-1381] The checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41341 ; free virtual = 82534
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11adefb17

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41341 ; free virtual = 82534
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41341 ; free virtual = 82534

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_VROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HDISTR
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_HROUTE
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_BUFG
WARNING: [Device 21-9073] RSS factor Speedmodel not found for intent code NODE_GLOBAL_LEAF
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 154991b5b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41299 ; free virtual = 82492

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 235d796ff

Time (s): cpu = 00:01:06 ; elapsed = 00:00:31 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41276 ; free virtual = 82469

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 235d796ff

Time (s): cpu = 00:01:07 ; elapsed = 00:00:31 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41276 ; free virtual = 82469
Phase 1 Placer Initialization | Checksum: 235d796ff

Time (s): cpu = 00:01:07 ; elapsed = 00:00:32 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41276 ; free virtual = 82469

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1d27b3081

Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41274 ; free virtual = 82467

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d27b3081

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41274 ; free virtual = 82467

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 2056afe1f

Time (s): cpu = 00:01:24 ; elapsed = 00:00:40 . Memory (MB): peak = 5237.277 ; gain = 0.000 ; free physical = 41274 ; free virtual = 82467

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 2056afe1f

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 5453.266 ; gain = 215.988 ; free physical = 40961 ; free virtual = 82154

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1f2d9d147

Time (s): cpu = 00:01:39 ; elapsed = 00:00:44 . Memory (MB): peak = 5453.266 ; gain = 215.988 ; free physical = 40961 ; free virtual = 82154

Phase 2.1.1.6 PBP: Add part constraints
Phase 2.1.1.6 PBP: Add part constraints | Checksum: 1f2d9d147

Time (s): cpu = 00:01:40 ; elapsed = 00:00:44 . Memory (MB): peak = 5453.266 ; gain = 215.988 ; free physical = 40961 ; free virtual = 82154
Phase 2.1.1 Partition Driven Placement | Checksum: 1f2d9d147

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 5453.266 ; gain = 215.988 ; free physical = 40961 ; free virtual = 82154
Phase 2.1 Floorplanning | Checksum: 1f2d9d147

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 5453.266 ; gain = 215.988 ; free physical = 40961 ; free virtual = 82154

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f2d9d147

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 5453.266 ; gain = 215.988 ; free physical = 40961 ; free virtual = 82154

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f2d9d147

Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 5453.266 ; gain = 215.988 ; free physical = 40961 ; free virtual = 82154

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 2c041ecaf

Time (s): cpu = 00:03:29 ; elapsed = 00:01:19 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40771 ; free virtual = 81964
Phase 2 Global Placement | Checksum: 2c041ecaf

Time (s): cpu = 00:03:30 ; elapsed = 00:01:19 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40771 ; free virtual = 81964

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c041ecaf

Time (s): cpu = 00:03:44 ; elapsed = 00:01:23 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40771 ; free virtual = 81964

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28f85b374

Time (s): cpu = 00:03:45 ; elapsed = 00:01:24 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40770 ; free virtual = 81963

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e7ea7e2b

Time (s): cpu = 00:04:01 ; elapsed = 00:01:29 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40804 ; free virtual = 81997

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 23d98393d

Time (s): cpu = 00:04:02 ; elapsed = 00:01:30 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40804 ; free virtual = 81997
Phase 3.3.2 Slice Area Swap | Checksum: 23d98393d

Time (s): cpu = 00:04:02 ; elapsed = 00:01:30 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40804 ; free virtual = 81997
Phase 3.3 Small Shape DP | Checksum: 1c979e3eb

Time (s): cpu = 00:04:15 ; elapsed = 00:01:34 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40834 ; free virtual = 82027

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1553fce18

Time (s): cpu = 00:04:17 ; elapsed = 00:01:36 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40835 ; free virtual = 82028

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1553fce18

Time (s): cpu = 00:04:18 ; elapsed = 00:01:37 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40834 ; free virtual = 82027
Phase 3 Detail Placement | Checksum: 1553fce18

Time (s): cpu = 00:04:19 ; elapsed = 00:01:37 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40834 ; free virtual = 82027

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1553fce18

Time (s): cpu = 00:04:34 ; elapsed = 00:01:42 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40806 ; free virtual = 81999
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40805 ; free virtual = 81998

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11d9fb6b1

Time (s): cpu = 00:04:52 ; elapsed = 00:01:49 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40788 ; free virtual = 81981

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11d9fb6b1

Time (s): cpu = 00:04:52 ; elapsed = 00:01:50 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40788 ; free virtual = 81981
Phase 4.3 Placer Reporting | Checksum: 11d9fb6b1

Time (s): cpu = 00:04:53 ; elapsed = 00:01:50 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40788 ; free virtual = 81981

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40788 ; free virtual = 81981

Time (s): cpu = 00:04:53 ; elapsed = 00:01:50 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40788 ; free virtual = 81981
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f793b240

Time (s): cpu = 00:04:53 ; elapsed = 00:01:50 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40788 ; free virtual = 81981
Ending Placer Task | Checksum: 1f26f9ccc

Time (s): cpu = 00:04:53 ; elapsed = 00:01:51 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40788 ; free virtual = 81981
257 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:01 ; elapsed = 00:01:53 . Memory (MB): peak = 5658.297 ; gain = 421.020 ; free physical = 40788 ; free virtual = 81981
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40788 ; free virtual = 81982
INFO: [Vivado 12-24828] Executing command : report_io -file finn_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.41 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40812 ; free virtual = 82006
INFO: [Vivado 12-24828] Executing command : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40801 ; free virtual = 82004
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40752 ; free virtual = 82006
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40752 ; free virtual = 82006
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40751 ; free virtual = 82006
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40746 ; free virtual = 82006
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40743 ; free virtual = 82006
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5658.297 ; gain = 0.000 ; free physical = 40743 ; free virtual = 82006
INFO: [Common 17-1381] The checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 5674.316 ; gain = 16.020 ; free physical = 40797 ; free virtual = 82005
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'

Starting Initial Update Timing Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40792 ; free virtual = 82001
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.000 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 9 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40792 ; free virtual = 82001
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40782 ; free virtual = 82002
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40718 ; free virtual = 82006
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40718 ; free virtual = 82006
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40717 ; free virtual = 82006
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40712 ; free virtual = 82005
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40709 ; free virtual = 82005
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5674.316 ; gain = 0.000 ; free physical = 40709 ; free virtual = 82005
INFO: [Common 17-1381] The checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 439b1711 ConstDB: 0 ShapeSum: e9f52fa0 RouteDB: c4df561b
Nodegraph reading from file.  Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.71 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40759 ; free virtual = 81988
Post Restoration Checksum: NetGraph: d0d09d06 | NumContArr: 52fbf067 | Constraints: e3539963 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c9c9216d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40758 ; free virtual = 81987

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c9c9216d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40758 ; free virtual = 81987

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c9c9216d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40758 ; free virtual = 81987

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 28642ada6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40757 ; free virtual = 81987

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 28642ada6

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40756 ; free virtual = 81985

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 61226
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 56297
  Number of Partially Routed Nets     = 4929
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22a0be3cd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40756 ; free virtual = 81986

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22a0be3cd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40756 ; free virtual = 81986

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d0156691

Time (s): cpu = 00:00:58 ; elapsed = 00:00:15 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40757 ; free virtual = 81987
Phase 4 Initial Routing | Checksum: 2d0156691

Time (s): cpu = 00:00:58 ; elapsed = 00:00:15 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40757 ; free virtual = 81987

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2d0156691

Time (s): cpu = 00:01:01 ; elapsed = 00:00:18 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40757 ; free virtual = 81987
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 5.1 Global Iteration 0 | Checksum: 2d0156691

Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40757 ; free virtual = 81986

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 9782
 Number of Nodes with overlaps = 719
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
Phase 5.2 Global Iteration 1 | Checksum: 1925fda76

Time (s): cpu = 00:02:50 ; elapsed = 00:01:19 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81985

Phase 5.3 Additional Iteration for Hold
Phase 5.3 Additional Iteration for Hold | Checksum: 1925fda76

Time (s): cpu = 00:02:51 ; elapsed = 00:01:19 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81985
Phase 5 Rip-up And Reroute | Checksum: 1925fda76

Time (s): cpu = 00:02:51 ; elapsed = 00:01:19 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81985

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 17b79442c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:19 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81985

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 17b79442c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:19 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81985
Phase 6 Delay and Skew Optimization | Checksum: 17b79442c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:19 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81985

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 17b79442c

Time (s): cpu = 00:02:59 ; elapsed = 00:01:22 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81984
Phase 7 Post Hold Fix | Checksum: 17b79442c

Time (s): cpu = 00:02:59 ; elapsed = 00:01:22 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81984

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.96306 %
  Global Horizontal Routing Utilization  = 2.91148 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 17b79442c

Time (s): cpu = 00:03:00 ; elapsed = 00:01:22 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81984

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17b79442c

Time (s): cpu = 00:03:00 ; elapsed = 00:01:22 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40755 ; free virtual = 81984

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17b79442c

Time (s): cpu = 00:03:04 ; elapsed = 00:01:25 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40753 ; free virtual = 81983

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 17b79442c

Time (s): cpu = 00:03:05 ; elapsed = 00:01:25 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40753 ; free virtual = 81983

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 17b79442c

Time (s): cpu = 00:03:05 ; elapsed = 00:01:25 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40753 ; free virtual = 81983

Phase 13 Post Router Timing
Phase 13 Post Router Timing | Checksum: 17b79442c

Time (s): cpu = 00:03:05 ; elapsed = 00:01:25 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40753 ; free virtual = 81983
Total Elapsed time in route_design: 84.87 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 1259df6e0

Time (s): cpu = 00:03:06 ; elapsed = 00:01:25 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40753 ; free virtual = 81983
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1259df6e0

Time (s): cpu = 00:03:06 ; elapsed = 00:01:26 . Memory (MB): peak = 5682.320 ; gain = 0.000 ; free physical = 40753 ; free virtual = 81983

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
278 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:14 ; elapsed = 00:01:29 . Memory (MB): peak = 5682.320 ; gain = 8.004 ; free physical = 40753 ; free virtual = 81983
INFO: [Vivado 12-24828] Executing command : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:10 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40741 ; free virtual = 81971
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40737 ; free virtual = 81984
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
298 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40737 ; free virtual = 81993
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:56 ; elapsed = 00:00:33 . Memory (MB): peak = 5738.348 ; gain = 56.027 ; free physical = 40728 ; free virtual = 81984
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40721 ; free virtual = 81990
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40668 ; free virtual = 82004
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40668 ; free virtual = 82004
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40661 ; free virtual = 82008
Wrote Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40656 ; free virtual = 82009
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40653 ; free virtual = 82008
Write Physdb Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5738.348 ; gain = 0.000 ; free physical = 40653 ; free virtual = 82008
INFO: [Common 17-1381] The checkpoint '/home/phu/repos/PytorchModClassNew/RadioFINN/notebooks/Radio_27ML/output/example_output_radio_27ml_w8a8_tidy_ZCU104/stitched_ip/finn_vivado_stitch_proj.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 11:16:50 2024...
