Model {
  Name			  "FFCaracteristicBySize"
  Version		  7.5
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.64"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1251"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Thu May 10 21:45:28 2012"
  Creator		  "Bakhshiev"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Bakhshiev"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri May 11 23:03:18 2012"
  RTWModifiedTimeStamp	  258668230
  ModelVersionFormat	  "1.%<AutoIncrement:64>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "1"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		17
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 360, 135, 1240, 765 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Clock
      DisplayTime	      off
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      VectorParams1D	      on
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      TransportDelay
      DelayTime		      "1"
      InitialOutput	      "0"
      BufferSize	      "1024"
      FixedBuffer	      off
      TransDelayFeedthrough   off
      PadeOrder		      "0"
    }
  }
  System {
    Name		    "FFCaracteristicBySize"
    Location		    [52, 52, 1427, 865]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    369
    Block {
      BlockType		      Display
      Name		      "Display"
      SID		      1
      Ports		      [1]
      Position		      [795, 210, 885, 240]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display1"
      SID		      2
      Ports		      [1]
      Position		      [795, 280, 885, 310]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display2"
      SID		      3
      Ports		      [1]
      Position		      [795, 355, 885, 385]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display3"
      SID		      4
      Ports		      [1]
      Position		      [795, 415, 885, 445]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display4"
      SID		      309
      Ports		      [1]
      Position		      [1215, 210, 1305, 240]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display5"
      SID		      310
      Ports		      [1]
      Position		      [1215, 280, 1305, 310]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display6"
      SID		      311
      Ports		      [1]
      Position		      [1215, 355, 1305, 385]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display7"
      SID		      312
      Ports		      [1]
      Position		      [1215, 415, 1305, 445]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      Display
      Name		      "Display8"
      SID		      354
      Ports		      [1]
      Position		      [1115, 35, 1205, 65]
      Decimation	      "1"
      Lockdown		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter"
      SID		      5
      Ports		      [1, 1]
      Position		      [680, 212, 755, 238]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  6
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  7
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  8
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  9
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  10
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  11
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  12
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  13
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter1"
      SID		      14
      Ports		      [1, 1]
      Position		      [680, 282, 755, 308]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter1"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  15
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  16
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  17
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  18
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  19
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  20
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  21
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  22
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter2"
      SID		      23
      Ports		      [1, 1]
      Position		      [680, 357, 755, 383]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter2"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  24
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  25
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  26
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  27
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  28
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  29
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  30
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  31
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter3"
      SID		      32
      Ports		      [1, 1]
      Position		      [680, 417, 755, 443]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter3"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  33
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  34
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  35
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  36
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  37
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  38
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  39
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  40
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter4"
      SID		      313
      Ports		      [1, 1]
      Position		      [1100, 212, 1175, 238]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter4"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  314
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  315
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  316
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  317
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  318
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  319
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  320
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  321
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter5"
      SID		      322
      Ports		      [1, 1]
      Position		      [1100, 282, 1175, 308]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter5"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  323
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  324
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  325
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  326
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  327
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  328
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  329
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  330
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter6"
      SID		      331
      Ports		      [1, 1]
      Position		      [1100, 357, 1175, 383]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter6"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  332
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  333
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  334
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  335
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  336
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  337
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  338
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  339
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter7"
      SID		      340
      Ports		      [1, 1]
      Position		      [1100, 417, 1175, 443]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter7"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  341
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  342
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  343
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  344
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  345
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  346
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  347
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  348
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency \ncounter8"
      SID		      355
      Ports		      [1, 1]
      Position		      [1000, 37, 1075, 63]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency \ncounter8"
	Location		[684, 85, 1230, 309]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"105"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  356
	  Position		  [25, 113, 55, 127]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Add"
	  SID			  357
	  Ports			  [2, 1]
	  Position		  [330, 92, 360, 123]
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^-10"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  358
	  Position		  [175, 25, 205, 55]
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  SID			  359
	  Position		  [190, 155, 220, 185]
	  Value			  "0"
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Detect\nIncrease"
	  SID			  360
	  Ports			  [1, 1]
	  Position		  [90, 104, 150, 136]
	  LibraryVersion	  "1.216"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Detect\nIncrease"
	  SourceType		  "Detect Increase"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  vinit			  "0.0"
	}
	Block {
	  BlockType		  Memory
	  Name			  "Memory"
	  SID			  361
	  Position		  [400, 95, 430, 125]
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  362
	  Position		  [270, 95, 300, 125]
	  Criteria		  "u2 > Threshold"
	  InputSameDT		  off
	  OutDataType		  "fixdt(1, 16)"
	  OutScaling		  "2^0"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  363
	  Position		  [465, 88, 495, 102]
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "Detect\nIncrease"
	  SrcPort		  1
	  Points		  [80, 0; 0, -10]
	  DstBlock		  "Switch"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [15, 0; 0, -50]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  Points		  [5, 0; 0, 5]
	  DstBlock		  "Add"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Add"
	  SrcPort		  1
	  DstBlock		  "Memory"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Memory"
	  SrcPort		  1
	  Points		  [10, 0; 0, -15]
	  Branch {
	    Points		    [0, -10; -130, 0]
	    DstBlock		    "Add"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Detect\nIncrease"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Large 1"
      SID		      367
      Ports		      [8, 3]
      Position		      [315, 682, 470, 768]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.255"
      LinkData {
	BlockName		"Synapse"
	DialogParameters {
	  PSMode		  "1"
	}
      }
      SourceBlock	      "NeuroModelerLibrary/Sized Cells/Size2 Cell"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "Large 2"
      SID		      364
      Ports		      [8, 3]
      Position		      [315, 147, 470, 233]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.255"
      SourceBlock	      "NeuroModelerLibrary/Sized Cells/Size2 Cell"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      141
      Ports		      [5]
      Position		      [670, 43, 760, 177]
      Floating		      off
      Location		      [254, -891, 1362, -497]
      Open		      on
      NumInputPorts	      "5"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
      }
      YMin		      "0~-1~-1~0~0"
      YMax		      "1~1~1~1~1"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "50000"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      SID		      351
      Ports		      [5]
      Position		      [660, 573, 750, 707]
      Floating		      off
      Location		      [259, -419, 1367, -21]
      Open		      on
      NumInputPorts	      "5"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
	axes4			"%<SignalLabel>"
	axes5			"%<SignalLabel>"
      }
      YMin		      "-0.1~-0.1~-0.1~-0.1~-0.1"
      YMax		      "1.1~1.1~1.1~1.1~1.1"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "50000"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Size3 Cell"
      SID		      365
      Ports		      [8, 3]
      Position		      [315, 252, 470, 338]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.255"
      SourceBlock	      "NeuroModelerLibrary/Sized Cells/Size3 Cell"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "Size3 Cell1"
      SID		      368
      Ports		      [8, 3]
      Position		      [310, 782, 465, 868]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.255"
      LinkData {
	BlockName		"Synapse2"
	DialogParameters {
	  PSMode		  "1"
	}
      }
      SourceBlock	      "NeuroModelerLibrary/Sized Cells/Size3 Cell"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "Size4 Cell"
      SID		      366
      Ports		      [8, 3]
      Position		      [320, 367, 475, 453]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.255"
      SourceBlock	      "NeuroModelerLibrary/Sized Cells/Size4 Cell"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      Reference
      Name		      "Size4 Cell1"
      SID		      369
      Ports		      [8, 3]
      Position		      [315, 897, 470, 983]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.255"
      LinkData {
	BlockName		"Synapse"
	DialogParameters {
	  PSMode		  "1"
	}
      }
      SourceBlock	      "NeuroModelerLibrary/Sized Cells/Size4 Cell"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Small"
      SID		      305
      Ports		      [8, 3]
      Position		      [315, 37, 470, 123]
      NamePlacement	      "alternate"
      AncestorBlock	      "NeuroModelerLibrary/Dendrites Cells/Long Dendite Cell"
      LibraryVersion	      "1.255"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Small"
	Location		[2, 82, 1186, 578]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	780
	SIDPrevWatermark	764
	Block {
	  BlockType		  Inport
	  Name			  "Stimulate1"
	  SID			  38
	  Position		  [30, 200, 45, 230]
	  NamePlacement		  "alternate"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Stimulate2"
	  SID			  39
	  Position		  [30, 145, 45, 175]
	  NamePlacement		  "alternate"
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Stimulate3"
	  SID			  40
	  Position		  [30, 95, 45, 125]
	  NamePlacement		  "alternate"
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Stimulate4"
	  SID			  41
	  Position		  [30, 40, 45, 70]
	  NamePlacement		  "alternate"
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Arresting1"
	  SID			  42
	  Position		  [20, 425, 35, 455]
	  NamePlacement		  "alternate"
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Arresting2"
	  SID			  43
	  Position		  [20, 490, 35, 520]
	  NamePlacement		  "alternate"
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Arresting3"
	  SID			  44
	  Position		  [20, 550, 35, 580]
	  NamePlacement		  "alternate"
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Arresting4"
	  SID			  45
	  Position		  [20, 605, 35, 635]
	  NamePlacement		  "alternate"
	  Port			  "8"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "C1"
	  SID			  46
	  Position		  [920, 369, 950, 391]
	  NamePlacement		  "alternate"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "C2"
	  SID			  47
	  Position		  [70, 264, 100, 286]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "C3"
	  SID			  48
	  Position		  [70, 314, 100, 336]
	  Value			  "-1"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "LTZone"
	  SID			  49
	  Ports			  [2, 3]
	  Position		  [980, 287, 1065, 343]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/LTZone"
	  SourceType		  "Ion pump"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  NM			  "1"
	  FB			  "1.7"
	  IT			  "0.005"
	  T			  "0.001"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simple Membrane"
	  SID			  50
	  Ports			  [5, 2]
	  Position		  [755, 237, 920, 363]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Simple Membrane"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ACm			  "1e-9"
	  ARm			  "1e7"
	  ECm			  "1e-9"
	  ERm			  "1e7"
	  ARFm			  "1e8"
	  ERFm			  "1e8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simple Membrane1"
	  SID			  51
	  Ports			  [5, 2]
	  Position		  [535, 237, 700, 363]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Simple Membrane"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ACm			  "1e-9"
	  ARm			  "1e7"
	  ECm			  "1e-9"
	  ERm			  "1e7"
	  ARFm			  "1e8"
	  ERFm			  "1e8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simple Membrane2"
	  SID			  52
	  Ports			  [5, 2]
	  Position		  [350, 237, 515, 363]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Simple Membrane"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ACm			  "1e-9"
	  ARm			  "1e7"
	  ECm			  "1e-9"
	  ERm			  "1e7"
	  ARFm			  "1e8"
	  ERFm			  "1e8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Simple Membrane3"
	  SID			  53
	  Ports			  [5, 2]
	  Position		  [160, 237, 325, 363]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Simple Membrane"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ACm			  "1e-9"
	  ARm			  "1e7"
	  ECm			  "1e-9"
	  ERm			  "1e7"
	  ARFm			  "1e8"
	  ERFm			  "1e8"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum12"
	  SID			  54
	  Ports			  [2, 1]
	  Position		  [705, 290, 725, 310]
	  ShowName		  off
	  IconShape		  "round"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum7"
	  SID			  55
	  Ports			  [2, 1]
	  Position		  [940, 290, 960, 310]
	  ShowName		  off
	  IconShape		  "round"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Synapse"
	  SID			  56
	  Ports			  [1, 1]
	  Position		  [70, 204, 130, 226]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  MaskPromptString	  "Mediator Secretion|Mediator Decomposition|ksi|gamma|Presynaptic Mode"
	  MaskStyleString	  "edit,edit,edit,edit,edit"
	  MaskTunableValueString  "on,on,on,on,on"
	  MaskCallbackString	  "||||"
	  MaskEnableString	  "on,on,on,on,on"
	  MaskVisibilityString	  "on,on,on,on,on"
	  MaskToolTipString	  "on,on,on,on,on"
	  MaskVariables		  "SecretionTC=@1;DecompositionTC=@2;ksi=@3;gamma=@4;PSMode=@5;"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskPortRotate	  "default"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "0.001|0.01|2|1e8|0"
	  System {
	    Name		    "Synapse"
	    Location		    [344, 303, 1201, 742]
	    Open		    on
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      765
	      Position		      [40, 23, 70, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      SID		      766
	      Position		      [640, 120, 670, 150]
	      Value		      "0"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      SID		      767
	      Position		      [25, 170, 55, 200]
	      Value		      "DecompositionTC"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      SID		      768
	      Position		      [25, 100, 55, 130]
	      Value		      "SecretionTC"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn"
	      SID		      769
	      Position		      [345, 120, 405, 150]
	      Expr		      "u*u*ksi"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain"
	      SID		      770
	      Position		      [600, 65, 630, 95]
	      Gain		      "1./gamma"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain1"
	      SID		      771
	      Position		      [115, 15, 135, 45]
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Gain
	      Name		      "Gain2"
	      SID		      772
	      Position		      [450, 65, 475, 95]
	      Gain		      "4*ksi"
	      ParameterDataType	      "sfix(16)"
	      ParameterScaling	      "2^0"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inertial Link"
	      SID		      773
	      Ports		      [2, 1]
	      Position		      [175, 25, 255, 60]
	      LibraryVersion	      "1.255"
	      SourceBlock	      "NeuroModelerLibrary/Support/Inertial Link"
	      SourceType	      "SubSystem"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Presynaptic mode"
	      SID		      774
	      Position		      [460, 170, 490, 200]
	      Value		      "PSMode"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Scope"
	      SID		      775
	      Ports		      [2]
	      Position		      [580, 246, 610, 279]
	      Floating		      off
	      Location		      [178, 287, 1372, 800]
	      Open		      on
	      NumInputPorts	      "2"
	      List {
		ListType		AxesTitles
		axes1			"%<SignalLabel>"
		axes2			"%<SignalLabel>"
	      }
	      YMin		      "0~0"
	      YMax		      "0.65~0.45"
	      DataFormat	      "StructureWithTime"
	      SampleTime	      "0"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      776
	      Ports		      [2, 1]
	      Position		      [410, 70, 430, 90]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "+-"
	      InputSameDT	      off
	      OutDataTypeMode	      "Inherit via internal rule"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      OutDataTypeStr	      "Inherit: Inherit via internal rule"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      SID		      777
	      Position		      [695, 65, 725, 95]
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch2"
	      SID		      778
	      Position		      [105, 140, 135, 170]
	      Threshold		      "1"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch3"
	      SID		      779
	      Position		      [530, 65, 560, 95]
	      Criteria		      "u2 > Threshold"
	      InputSameDT	      off
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      780
	      Position		      [780, 73, 810, 87]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Gain2"
	      SrcPort		      1
	      Points		      [20, 0; 0, 10]
	      DstBlock		      "Switch3"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Presynaptic mode"
	      SrcPort		      1
	      Points		      [15, 0; 0, -105]
	      DstBlock		      "Switch3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Switch3"
	      SrcPort		      1
	      DstBlock		      "Gain"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Gain1"
	      SrcPort		      1
	      Points		      [15, 0; 0, 5]
	      DstBlock		      "Inertial Link"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -45]
	      DstBlock		      "Switch1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Gain"
	      SrcPort		      1
	      Points		      [35, 0]
	      Branch {
		Points			[0, -10]
		DstBlock		"Switch1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Switch1"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Switch2"
	      SrcPort		      1
	      Points		      [5, 0; 0, -105]
	      DstBlock		      "Inertial Link"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [20, 0; 0, 30]
	      DstBlock		      "Switch2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "Switch2"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Inertial Link"
	      SrcPort		      1
	      Points		      [45, 0]
	      Branch {
		Points			[0, 210]
		DstBlock		"Scope"
		DstPort			1
	      }
	      Branch {
		Points			[25, 0]
		Branch {
		  Points		  [0, -25; 185, 0]
		  DstBlock		  "Switch3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 0]
		  Branch {
		    Points		    [90, 0]
		    DstBlock		    "Sum"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Fcn"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      Points		      [0, 0]
	      Branch {
		Points			[0, 190]
		DstBlock		"Scope"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Gain2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Gain1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Switch2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Fcn"
	      SrcPort		      1
	      Points		      [10, 0]
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Synapse1"
	  SID			  57
	  Ports			  [1, 1]
	  Position		  [55, 429, 115, 451]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Synapse"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SecretionTC		  "0.001"
	  DecompositionTC	  "0.01"
	  ksi			  "2"
	  gamma			  "1e8"
	  PSMode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Synapse2"
	  SID			  58
	  Ports			  [1, 1]
	  Position		  [70, 149, 130, 171]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Synapse"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SecretionTC		  "0.001"
	  DecompositionTC	  "0.01"
	  ksi			  "2"
	  gamma			  "1e8"
	  PSMode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Synapse3"
	  SID			  59
	  Ports			  [1, 1]
	  Position		  [70, 99, 130, 121]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Synapse"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SecretionTC		  "0.001"
	  DecompositionTC	  "0.01"
	  ksi			  "2"
	  gamma			  "1e8"
	  PSMode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Synapse4"
	  SID			  60
	  Ports			  [1, 1]
	  Position		  [70, 44, 130, 66]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Synapse"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SecretionTC		  "0.001"
	  DecompositionTC	  "0.01"
	  ksi			  "2"
	  gamma			  "1e8"
	  PSMode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Synapse5"
	  SID			  61
	  Ports			  [1, 1]
	  Position		  [55, 494, 115, 516]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Synapse"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SecretionTC		  "0.001"
	  DecompositionTC	  "0.01"
	  ksi			  "2"
	  gamma			  "1e8"
	  PSMode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Synapse6"
	  SID			  62
	  Ports			  [1, 1]
	  Position		  [55, 554, 115, 576]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Synapse"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SecretionTC		  "0.001"
	  DecompositionTC	  "0.01"
	  ksi			  "2"
	  gamma			  "1e8"
	  PSMode		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Synapse7"
	  SID			  63
	  Ports			  [1, 1]
	  Position		  [55, 609, 115, 631]
	  LibraryVersion	  "1.255"
	  SourceBlock		  "NeuroModelerLibrary/Neuron Elements/Synapse"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  SecretionTC		  "0.001"
	  DecompositionTC	  "0.01"
	  ksi			  "2"
	  gamma			  "1e8"
	  PSMode		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  64
	  Position		  [1090, 320, 1105, 350]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Visual"
	  SID			  65
	  Position		  [1125, 300, 1140, 330]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Potential"
	  SID			  66
	  Position		  [1055, 380, 1070, 410]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Synapse7"
	  SrcPort		  1
	  Points		  [620, 0]
	  DstBlock		  "Simple Membrane"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Arresting4"
	  SrcPort		  1
	  DstBlock		  "Synapse7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Synapse6"
	  SrcPort		  1
	  Points		  [400, 0]
	  DstBlock		  "Simple Membrane1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Arresting3"
	  SrcPort		  1
	  DstBlock		  "Synapse6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Synapse5"
	  SrcPort		  1
	  Points		  [215, 0]
	  DstBlock		  "Simple Membrane2"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Arresting2"
	  SrcPort		  1
	  DstBlock		  "Synapse5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Stimulate4"
	  SrcPort		  1
	  DstBlock		  "Synapse4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Synapse4"
	  SrcPort		  1
	  Points		  [605, 0]
	  DstBlock		  "Simple Membrane"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Stimulate3"
	  SrcPort		  1
	  DstBlock		  "Synapse3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Synapse3"
	  SrcPort		  1
	  Points		  [385, 0]
	  DstBlock		  "Simple Membrane1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Stimulate2"
	  SrcPort		  1
	  DstBlock		  "Synapse2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Synapse2"
	  SrcPort		  1
	  Points		  [200, 0]
	  DstBlock		  "Simple Membrane2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Synapse"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Simple Membrane3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "C2"
	  SrcPort		  1
	  DstBlock		  "Simple Membrane3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "C3"
	  SrcPort		  1
	  DstBlock		  "Simple Membrane3"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Synapse1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -90]
	  DstBlock		  "Simple Membrane3"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Simple Membrane3"
	  SrcPort		  2
	  Points		  [0, -10]
	  DstBlock		  "Simple Membrane2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Simple Membrane3"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Simple Membrane2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Simple Membrane2"
	  SrcPort		  2
	  DstBlock		  "Simple Membrane1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Simple Membrane2"
	  SrcPort		  1
	  DstBlock		  "Simple Membrane1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "LTZone"
	  SrcPort		  2
	  DstBlock		  "Visual"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "LTZone"
	  SrcPort		  3
	  DstBlock		  "Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "C1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -50]
	  DstBlock		  "LTZone"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Stimulate1"
	  SrcPort		  1
	  DstBlock		  "Synapse"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Arresting1"
	  SrcPort		  1
	  DstBlock		  "Synapse1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simple Membrane1"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    Points		    [25, 0; 0, 5]
	    DstBlock		    "Simple Membrane"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 5]
	    DstBlock		    "Sum12"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Simple Membrane1"
	  SrcPort		  2
	  Points		  [0, -10]
	  Branch {
	    DstBlock		    "Simple Membrane"
	    DstPort		    4
	  }
	  Branch {
	    DstBlock		    "Sum12"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Sum7"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "LTZone"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "Potential"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "LTZone"
	  SrcPort		  1
	  Points		  [0, -75; -335, 0; 0, 80]
	  DstBlock		  "Simple Membrane"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Simple Membrane"
	  SrcPort		  1
	  Points		  [25, 0]
	  DstBlock		  "Sum7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simple Membrane"
	  SrcPort		  2
	  Points		  [25, 0]
	  DstBlock		  "Sum7"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Small2"
      SID		      352
      Ports		      [8, 3]
      Position		      [315, 562, 470, 648]
      NamePlacement	      "alternate"
      LibraryVersion	      "1.255"
      LinkData {
	BlockName		"Synapse"
	DialogParameters {
	  PSMode		  "1"
	}
      }
      SourceBlock	      "NeuroModelerLibrary/Dendrites Cells/Long Dendite Cell"
      SourceType	      "SubSystem"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Two-output\nPulse Generator"
      SID		      294
      Ports		      [0, 2]
      Position		      [55, 105, 125, 145]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Amplitude|Out1: Period (number of samples)|Out2: Period (number of samples)|Pulse Width "
      "(number of samples)|Sample Time|Out1 On (seconds)|Out1 Off (seconds)|Out2 On (seconds)|Out2 Off (seconds)"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on"
      MaskVariables	      "A=@1;P1=@2;P2=@3;PW=@4;ST=@5;OOn1=@6;OOff1=@7;OOn2=@8;OOff2=@9;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|2|2|1|0.001|0.00|0.5|0.0|1"
      System {
	Name			"Two-output\nPulse Generator"
	Location		[88, 412, 593, 698]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Clock
	  Name			  "Clock"
	  SID			  295
	  Position		  [130, 125, 150, 145]
	  Decimation		  "10"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  296
	  Position		  [30, 120, 50, 140]
	  Value			  "0"
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "Discrete Pulse\nGenerator"
	  SID			  297
	  Ports			  [0, 1]
	  Position		  [25, 55, 55, 85]
	  Amplitude		  "A"
	  Period		  "P1"
	  PulseWidth		  "PW"
	  PhaseDelay		  "0"
	  SampleTime		  "ST"
	}
	Block {
	  BlockType		  DiscretePulseGenerator
	  Name			  "Discrete Pulse\nGenerator1"
	  SID			  298
	  Ports			  [0, 1]
	  Position		  [25, 180, 55, 210]
	  Amplitude		  "A"
	  Period		  "P2"
	  PulseWidth		  "PW"
	  PhaseDelay		  "0"
	  SampleTime		  "ST"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  299
	  Position		  [395, 55, 425, 85]
	  Threshold		  "OOff1"
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch1"
	  SID			  300
	  Position		  [395, 170, 425, 200]
	  Threshold		  "OOff2"
	}
	Block {
	  BlockType		  TransportDelay
	  Name			  "Transport\nDelay"
	  SID			  301
	  Position		  [125, 55, 155, 85]
	  DelayTime		  "OOn1"
	}
	Block {
	  BlockType		  TransportDelay
	  Name			  "Transport\nDelay1"
	  SID			  302
	  Position		  [125, 180, 155, 210]
	  DelayTime		  "OOn2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  303
	  Position		  [450, 63, 480, 77]
	  IconDisplay		  "Port number"
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  304
	  Position		  [450, 178, 480, 192]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  InitialOutput		  "0"
	}
	Line {
	  SrcBlock		  "Discrete Pulse\nGenerator"
	  SrcPort		  1
	  DstBlock		  "Transport\nDelay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, -105; 295, 0]
	    DstBlock		    "Switch"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125; 295, 0]
	    DstBlock		    "Switch1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Discrete Pulse\nGenerator1"
	  SrcPort		  1
	  DstBlock		  "Transport\nDelay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Transport\nDelay1"
	  SrcPort		  1
	  DstBlock		  "Switch1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Transport\nDelay"
	  SrcPort		  1
	  Points		  [10, 0; 0, 10]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Clock"
	  SrcPort		  1
	  Points		  [215, 0]
	  Branch {
	    Points		    [0, -65]
	    DstBlock		    "Switch"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Switch1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch1"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Two-output\nPulse Generator"
      SrcPort		      1
      Points		      [55, 0; 0, 20]
      Branch {
	Points			[0, 50; 70, 0]
	Branch {
	  Points		  [0, -30]
	  Branch {
	    Points		    [0, -110]
	    DstBlock		    "Small"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Large 2"
	    DstPort		    1
	  }
	}
	Branch {
	  Points		  [0, 75]
	  Branch {
	    DstBlock		    "Size3 Cell"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 115]
	    DstBlock		    "Size4 Cell"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[0, -120; 460, 0; 0, 15]
	Branch {
	  Points		  [0, 30]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Branch {
	  Points		  [340, 0]
	  DstBlock		  "Frequency \ncounter8"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Small"
      SrcPort		      1
      Points		      [55, 0; 0, 35]
      Branch {
	Points			[0, 145; 135, 0]
	DstBlock		"Frequency \ncounter"
	DstPort			1
      }
      Branch {
	DstBlock		"Scope"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Large 2"
      SrcPort		      1
      Points		      [0, 10; 90, 0]
      Branch {
	Points			[0, 130; 100, 0]
	DstBlock		"Frequency \ncounter1"
	DstPort			1
      }
      Branch {
	Points			[0, -60]
	DstBlock		"Scope"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Size4 Cell"
      SrcPort		      1
      Points		      [0, -5; 155, 0]
      Branch {
	Points			[0, -215]
	DstBlock		"Scope"
	DstPort			5
      }
      Branch {
	Points			[30, 0]
	DstBlock		"Frequency \ncounter3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Frequency \ncounter"
      SrcPort		      1
      DstBlock		      "Display"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency \ncounter1"
      SrcPort		      1
      DstBlock		      "Display1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency \ncounter2"
      SrcPort		      1
      DstBlock		      "Display2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency \ncounter3"
      SrcPort		      1
      DstBlock		      "Display3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Two-output\nPulse Generator"
      SrcPort		      2
      Points		      [35, 0; 0, 525; 20, 0]
      Branch {
	Points			[0, 50; 70, 0]
	Branch {
	  Points		  [0, -20]
	  Branch {
	    Points		    [0, -120]
	    DstBlock		    "Small2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Large 1"
	    DstPort		    1
	  }
	}
	Branch {
	  Points		  [0, 90]
	  Branch {
	    Points		    [40, 0]
	    DstBlock		    "Size3 Cell1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 105]
	    DstBlock		    "Size4 Cell1"
	    DstPort		    1
	  }
	}
      }
      Branch {
	Points			[0, -120; 460, 0]
	DstBlock		"Scope1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Small2"
      SrcPort		      1
      Points		      [55, 0; 0, 35]
      Branch {
	Points			[435, 0; 0, -375; 120, 0]
	DstBlock		"Frequency \ncounter4"
	DstPort			1
      }
      Branch {
	Points			[115, 0]
	DstBlock		"Scope1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Large 1"
      SrcPort		      1
      Points		      [90, 0]
      Branch {
	Points			[430, 0; 0, -395; 90, 0]
	DstBlock		"Frequency \ncounter5"
	DstPort			1
      }
      Branch {
	Points			[0, -55]
	DstBlock		"Scope1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "Size4 Cell1"
      SrcPort		      1
      Points		      [0, -10; 160, 0]
      Branch {
	Points			[0, -210]
	DstBlock		"Scope1"
	DstPort			5
      }
      Branch {
	Points			[450, 0]
	DstBlock		"Frequency \ncounter7"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Size3 Cell1"
      SrcPort		      1
      Points		      [0, 5; 135, 0]
      Branch {
	Points			[0, -135]
	DstBlock		"Scope1"
	DstPort			4
      }
      Branch {
	Points			[400, 0; 0, -430]
	DstBlock		"Frequency \ncounter6"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Frequency \ncounter4"
      SrcPort		      1
      DstBlock		      "Display4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency \ncounter5"
      SrcPort		      1
      DstBlock		      "Display5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency \ncounter6"
      SrcPort		      1
      DstBlock		      "Display6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency \ncounter7"
      SrcPort		      1
      DstBlock		      "Display7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency \ncounter8"
      SrcPort		      1
      DstBlock		      "Display8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Size3 Cell"
      SrcPort		      1
      Points		      [110, 0]
      Branch {
	Points			[0, -130]
	DstBlock		"Scope"
	DstPort			4
      }
      Branch {
	Points			[0, 105]
	DstBlock		"Frequency \ncounter2"
	DstPort			1
      }
    }
  }
}
