---
title: "STM32 Bare Metal Programming"
date: 2020-05-30
categories:
  - mcu
tags:
  - mcu
  - stm32
  - embedded
---


# Hardware

* STM32 F0 Discovery board with STM32F051R8T6
  - frequency up to 48 MHz
  - Up to two I2C interfaces
  - Up to two USARTs
  - 4 to 32 MHz crystal oscillator
  - Internal 8 MHz RC with x6 PLL option


# Workspace


## Directory


```
stm32/
..f0/
....doc/
....proj/
....STM32CubeF0/
....STM32F0xx_Snippets_Package_V1.2.0/
....selib_stm32f0/
```

A project directory:

```
bin/
inc/
├── cmsis_compiler.h
├── cmsis_gcc.h
├── cmsis_version.h
├── core_cm0.h
├── stm32f051x8.h
├── stm32f0xx.h
└── system_stm32f0xx.h
linker/
└── STM32F051R8Tx_FLASH.ld
obj/
src/
├── main.c
├── startup_stm32f051x8.s
└── system_stm32f0xx.c
Makefile
```


## doc/

### reference manual

* Example: RM0091 Reference manual STM32F0x1/STM32F0x2/STM32F0x8 advanced ARM®-based 32-bit MCUs
* Peripherals, registers.

### datasheet

* Alternate functions table: AF numbers 
* Peripheral register boundary addresses 
* Clock tree
* PLL characteristics - input/output clock frequency


### board schematic

* MCU pin - Header connections


## How to work

Copy only the necessary library files from STM32CubeF0 into project folder.
A base project can be created by the script: ```create_stm32f0_project```


CMSIS
The Cortex Microcontroller Software Interface Standard (CMSIS) is a vendor-independent hardware abstraction layer for microcontrollers that are based on Arm Cortex processors.

https://arm-software.github.io/CMSIS_5/Core/html/index.html

Vendors, keeps the structure, standardized definitions of the registers, bit position naming etc.
And adds their device specific ...
STM stores them here:

```
git clone https://github.com/STMicroelectronics/STM32CubeF0
```


The minimum necessary files from ARM:

## cmsis_compiler.h

- #include <stdint.h>
- #include "cmsis_armcc.h"
- #define __ASM  __asm
- #define __INLINE  inline

## cmsis_gcc.h

## cmsis_version.h



## core_cm0.h
  - Cortex-M0 processor and core peripherals
  - NVIC
    - NVIC_Type
    - NVIC_EnableIRQ, NVIC_DisableIRQ, NVIC_SetPriority
  - CMSIS_SysTick
    - SysTick_Config(uint32_t ticks)

From ST:

## stm32f0xx.h

## stm32f051x8.h

- Peripheral registers:
  - ADC_TypeDef, FLASH_TypeDef, GPIO_TypeDef, RCC_TypeDef, TIM_TypeDef, I2C_TypeDef
  - Register addresses
  - Bit positions
- IRQ numbers: IRQn_Type

## system_stm32f0xx.h

- #include "stm32f051x8.h"

## system_stm32f0xx.c

- extern uint32_t SystemCoreClock; 

## startup_stm32f051x8.s

- g_pfnVectors: interrupt vector table
- Exception handlers: SysTick_Handler, TIM3_IRQHandler, EXTI0_1_IRQHandler

Source files:

- main.c


Reference documents:

- Reference manual
- Datasheet
- Schematic


The script is here:

```bash
STM32F0_PROJ_PATH="/home/serg/ws/stm32/f0/proj/"
CMSIS_INC_PATH="/home/serg/ws/stm32/f0/STM32CubeF0/Drivers/CMSIS/Core/Include/"
ST_DEV_PATH="/home/serg/ws/stm32/f0/STM32CubeF0/Drivers/CMSIS/Device/ST/STM32F0xx/"
SE_TOOL_PATH="/home/serg/ws/stm32/f0/setool/"

if [ -z "$1" ]; then
	echo "Project name is missing."
	exit
fi
 
mkdir -p $STM32F0_PROJ_PATH/$1
mkdir -p $STM32F0_PROJ_PATH/$1/bin
mkdir -p $STM32F0_PROJ_PATH/$1/inc
mkdir -p $STM32F0_PROJ_PATH/$1/linker
mkdir -p $STM32F0_PROJ_PATH/$1/src
mkdir -p $STM32F0_PROJ_PATH/$1/obj

cp $CMSIS_INC_PATH/cmsis_compiler.h $STM32F0_PROJ_PATH/$1/inc/
cp $CMSIS_INC_PATH/core_cm0.h $STM32F0_PROJ_PATH/$1/inc/
cp $CMSIS_INC_PATH/cmsis_gcc.h $STM32F0_PROJ_PATH/$1/inc/
cp $CMSIS_INC_PATH/cmsis_version.h $STM32F0_PROJ_PATH/$1/inc/

cp $ST_DEV_PATH/Include/stm32f0xx.h $STM32F0_PROJ_PATH/$1/inc/
cp $ST_DEV_PATH/Include/stm32f051x8.h $STM32F0_PROJ_PATH/$1/inc/
cp $ST_DEV_PATH/Include/system_stm32f0xx.h $STM32F0_PROJ_PATH/$1/inc/

cp $ST_DEV_PATH/Source/Templates/system_stm32f0xx.c $STM32F0_PROJ_PATH/$1/src/
cp $ST_DEV_PATH/Source/Templates/gcc/startup_stm32f051x8.s $STM32F0_PROJ_PATH/$1/src/

cp $SE_TOOL_PATH/main.c $STM32F0_PROJ_PATH/$1/src/
cp $SE_TOOL_PATH/Makefile $STM32F0_PROJ_PATH/$1/
cp $SE_TOOL_PATH/.gitignore $STM32F0_PROJ_PATH/$1/
cp $SE_TOOL_PATH/STM32F051R8Tx_FLASH.ld $STM32F0_PROJ_PATH/$1/

cd $STM32F0_PROJ_PATH/$1/
git init
```


# Makefile

```make
# ---------------------------------------- 
# Hardware
DEVICE       = STM32F051x8
MCU          = cortex-m0
ARCH         = armv6-m
FLASH_BASE   = 0x08000000
FLASH_OFFSET = 0
# ---------------------------------------- 
# Directories
SRC_DIR      = ./src
INC_DIR      = ./inc
LNK_DIR      = ./linker
BIN_DIR      = ./bin
OBJ_DIR      = ./obj
# ---------------------------------------- 
# Toolchain
CC           = arm-none-eabi-gcc
LD           = arm-none-eabi-ld
AR           = arm-none-eabi-ar
AS           = arm-none-eabi-as
CP           = arm-none-eabi-objcopy
OD           = arm-none-eabi-objdump
# ---------------------------------------- 
# Target files
TARGET       = main
BIN          = $(BIN_DIR)/$(TARGET).bin
EXECUTABLE   = $(BIN_DIR)/$(TARGET).elf
# ---------------------------------------- 
# Input files
LDSCRIPT     = linker/STM32F051R8Tx_FLASH.ld
SRC          = $(wildcard $(SRC_DIR)/*)
INC          = -I$(INC_DIR)
# ---------------------------------------- 
# Seperate C and asm files
CFILES       = $(filter %.c, $(SRC))
ASMFILES     = $(filter %.s, $(SRC))
# ---------------------------------------- 
# Object files
#COBJ         = $(CFILES:.c=.o)
COBJ         = $(patsubst $(SRC_DIR)/%.c, $(OBJ_DIR)/%.o, $(CFILES))
#SOBJ         = $(ASMFILES:.s=.o)
SOBJ         = $(patsubst $(SRC_DIR)/%.s, $(OBJ_DIR)/%.o, $(ASMFILES))
OBJ          = $(COBJ) $(SOBJ)
# ---------------------------------------- 
# Compiler flags
# ---------------------------------------- 
## Compiler flags
LDFLAGS      = -T$(LDSCRIPT),--gc-sections 
LDFLAGS     += -lm

MCFLAGS      = -mcpu=$(MCU) 
MCFLAGS     += -mthumb 
MCFLAGS     += -mlittle-endian 
MCFLAGS     += -mthumb-interwork
MCFLAGS     += -march=$(ARCH)

OPTIMIZE     = -O3 
OPTIMIZE    += -fdata-sections 
OPTIMIZE    += -ffunction-sections 
OPTIMIZE    += -fsingle-precision-constant

DEBUG        = -g3

CFLAGS       = $(MCFLAGS) $(DEBUG)  $(OPTIMIZE) -MP -MMD
ASFLAGS      = $(MCFLAGS) $(DEBUG)
# ---------------------------------------- 
# Defines to be passed to the compiler
DEFINES     = -D$(DEVICE) \
              -DVECT_TAB_OFFSET=$(FLASH_OFFSET)
# ---------------------------------------- 
all: $(BIN)

$(BIN): $(EXECUTABLE)
	$(CP) -O binary $^ $@

$(EXECUTABLE): $(OBJ) $(LDSCRIPT)
	$(CC) $(CFLAGS) $(sort $(OBJ)) -Wl,$(LDFLAGS) -o $@

$(OBJ_DIR)/%.o: $(SRC_DIR)/%.c
	mkdir -p $(OBJ_DIR)
	$(CC) -c $(DEFINES) $(INC) $(CFLAGS) $< -o $@

$(OBJ_DIR)/%.o: $(SRC_DIR)/%.s
	$(AS) -c $(ASFLAGS) $(INC) $< -o $@

clean:
	rm -f $(OBJ) $(BIN) $(EXECUTABLE)

flash:
	st-flash write $(BIN) $(FLASH_BASE)
```


# Debug

## openocd

```
openocd -f /usr/share/openocd/scripts/board/st_nucleo_f4.cfg
```

## gdb

```
arm-none-eabi-gdb -q ./main.elf

(gdb) target remote localhost:3333
```    

``` 
$ arm-none-eabi-gdb example.elf
(gdb) target remote localhost:3333
Remote debugging using localhost:3333
...
(gdb) monitor reset halt
...
(gdb) load
Loading section .vectors, size 0x100 lma 0x20000000
Loading section .text, size 0x5a0 lma 0x20000100
Loading section .data, size 0x18 lma 0x200006a0
Start address 0x2000061c, load size 1720
Transfer rate: 22 KB/sec, 573 bytes/write.
(gdb) continue

b 24

p/x RCC->CR

4 0000
```


# RCC

* RCC struct is defined in stm32f411xe.h:

```c
typedef struct
{
  __IO uint32_t CR;            /*!< RCC clock control register,                                  Address offset: 0x00 */
  __IO uint32_t PLLCFGR;       /*!< RCC PLL configuration register,                              Address offset: 0x04 */
  __IO uint32_t CFGR;          /*!< RCC clock configuration register,                            Address offset: 0x08 */
  __IO uint32_t CIR;           /*!< RCC clock interrupt register,                                Address offset: 0x0C */
  __IO uint32_t AHB1RSTR;      /*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 */
  __IO uint32_t AHB2RSTR;      /*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 */
  __IO uint32_t AHB3RSTR;      /*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 */
  uint32_t      RESERVED0;     /*!< Reserved, 0x1C                                                                    */
  __IO uint32_t APB1RSTR;      /*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 */
  __IO uint32_t APB2RSTR;      /*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 */
  uint32_t      RESERVED1[2];  /*!< Reserved, 0x28-0x2C                                                               */
  __IO uint32_t AHB1ENR;       /*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 */
  __IO uint32_t AHB2ENR;       /*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 */
  __IO uint32_t AHB3ENR;       /*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 */
  uint32_t      RESERVED2;     /*!< Reserved, 0x3C                                                                    */
  __IO uint32_t APB1ENR;       /*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 */
  __IO uint32_t APB2ENR;       /*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 */
  uint32_t      RESERVED3[2];  /*!< Reserved, 0x48-0x4C                                                               */
  __IO uint32_t AHB1LPENR;     /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
  __IO uint32_t AHB2LPENR;     /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
  __IO uint32_t AHB3LPENR;     /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
  uint32_t      RESERVED4;     /*!< Reserved, 0x5C                                                                    */
  __IO uint32_t APB1LPENR;     /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
  __IO uint32_t APB2LPENR;     /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
  uint32_t      RESERVED5[2];  /*!< Reserved, 0x68-0x6C                                                               */
  __IO uint32_t BDCR;          /*!< RCC Backup domain control register,                          Address offset: 0x70 */
  __IO uint32_t CSR;           /*!< RCC clock control & status register,                         Address offset: 0x74 */
  uint32_t      RESERVED6[2];  /*!< Reserved, 0x78-0x7C                                                               */
  __IO uint32_t SSCGR;         /*!< RCC spread spectrum clock generation register,               Address offset: 0x80 */
  __IO uint32_t PLLI2SCFGR;    /*!< RCC PLLI2S configuration register,                           Address offset: 0x84 */
  uint32_t      RESERVED7[1];  /*!< Reserved, 0x88                                                                    */
  __IO uint32_t DCKCFGR;       /*!< RCC Dedicated Clocks configuration register,                 Address offset: 0x8C */
} RCC_TypeDef;


```


* Address is here:

```c
#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800UL)
```


* Its registers are also defined in the same file.


# SYSTICK

* Main timer
* Coundown, 24-bit.

```c
#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
```


```c
typedef struct
{
  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
} SysTick_Type;
```


IRQ handler is defined in the startup file:

```asm
  .word  SysTick_Handler
```



# FLASH


# Nested Vector Interrupt Controller (NVIC)

* Supports up to 240 interrupt sources.
* 256 priority levels.


* NVIC is connected to the vector table at the beginning of the code region.
* Interrupt -> current state of the exec app is pushed to stack and ISR is executed.
* If one or more int's occurs while in an ISR, pull op is canceled and fetch the second ISR



NVIC type is defined in core_cm4.h:
```c
typedef struct
{
  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
        uint32_t RESERVED0[24U];
  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
        uint32_t RSERVED1[24U];
  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
        uint32_t RESERVED2[24U];
  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
        uint32_t RESERVED3[24U];
  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
        uint32_t RESERVED4[56U];
  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
        uint32_t RESERVED5[644U];
  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
}  NVIC_Type;
```

* NVIC addresses are defined in core_cm4.h:

```c

#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */

```

* NVIC functions

```c
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
```

```c
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __DSB();
    __ISB();
  }
}
```



```c
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
```



* IRQn's are defined in stm32f411xe.h:


```c

typedef enum
{
/******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/
  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
  MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M4 Memory Management Interrupt                           */
  BusFault_IRQn               = -11,    /*!< 5 Cortex-M4 Bus Fault Interrupt                                   */
  UsageFault_IRQn             = -10,    /*!< 6 Cortex-M4 Usage Fault Interrupt                                 */
  SVCall_IRQn                 = -5,     /*!< 11 Cortex-M4 SV Call Interrupt                                    */
  DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M4 Debug Monitor Interrupt                              */
  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M4 Pend SV Interrupt                                    */
  SysTick_IRQn                = -1,     /*!< 15 Cortex-M4 System Tick Interrupt                                */
/******  STM32 specific Interrupt Numbers **********************************************************************/
  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
  PVD_IRQn                    = 1,      /*!< PVD through EXTI Line detection Interrupt                         */
 
 ...
 
 
  TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                             */
  TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                             */
  ...
  
  } IRQn_Type;

```


* Handlers are located in the startup file:


```asm

g_pfnVectors:
  .word  _estack
  .word  Reset_Handler
  .word  NMI_Handler
  .word  HardFault_Handler

/* External Interrupts */
  .word     WWDG_IRQHandler                   /* Window WatchDog              */                                        
  .word     PVD_IRQHandler                    /* PVD through EXTI Line detection */                        
  ...
  .word     TIM2_IRQHandler                   /* TIM2 (pos 28)                        */                   
  .word     TIM3_IRQHandler                   /* TIM3 (pos 29)                        */                   
```



# GPIO


# DMA


# TIMER



# UART

PA0-AF1 USART2_CTS
PA1-AF1 USART2_RTS
PA2-AF1 USART2_TX
PA3-AF1 USART2_RX
PA4-AF1 USART2_CK

## C

## Python



# SPI


# I2C




