// Seed: 454935621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd36,
    parameter id_3  = 32'd76,
    parameter id_4  = 32'd84,
    parameter id_6  = 32'd71,
    parameter id_7  = 32'd9,
    parameter id_9  = 32'd38
) (
    input tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    input tri _id_3,
    input wire _id_4,
    output supply0 id_5,
    input tri _id_6,
    input wire _id_7,
    output tri0 id_8,
    input wor _id_9
);
  wire _id_11;
  wire [-1 : id_9  #  (
      .  id_11(  1 'b0 ),
      .  id_6 (  1 'b0 ),
      .  id_6 (  1  ),
      .  id_4 (  1  ==  -1  ),
      .  id_3 (  1  ),
      .  id_7 (  -1  ),
      .  id_7 (  1 'd0 +  -1  ),
      .  id_11(  -1  )
)] id_12;
  parameter id_13 = 1;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12
  );
  assign id_8 = -1 == id_9 / -1;
endmodule
