// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tiled_conv_tiled_conv,hls_ip_2020_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=1451589633,HLS_SYN_TPT=none,HLS_SYN_MEM=34,HLS_SYN_DSP=0,HLS_SYN_FF=6737,HLS_SYN_LUT=10347,HLS_VERSION=2020_2_2}" *)

module tiled_conv (
        ap_clk,
        ap_rst_n,
        m_axi_fm_AWVALID,
        m_axi_fm_AWREADY,
        m_axi_fm_AWADDR,
        m_axi_fm_AWID,
        m_axi_fm_AWLEN,
        m_axi_fm_AWSIZE,
        m_axi_fm_AWBURST,
        m_axi_fm_AWLOCK,
        m_axi_fm_AWCACHE,
        m_axi_fm_AWPROT,
        m_axi_fm_AWQOS,
        m_axi_fm_AWREGION,
        m_axi_fm_AWUSER,
        m_axi_fm_WVALID,
        m_axi_fm_WREADY,
        m_axi_fm_WDATA,
        m_axi_fm_WSTRB,
        m_axi_fm_WLAST,
        m_axi_fm_WID,
        m_axi_fm_WUSER,
        m_axi_fm_ARVALID,
        m_axi_fm_ARREADY,
        m_axi_fm_ARADDR,
        m_axi_fm_ARID,
        m_axi_fm_ARLEN,
        m_axi_fm_ARSIZE,
        m_axi_fm_ARBURST,
        m_axi_fm_ARLOCK,
        m_axi_fm_ARCACHE,
        m_axi_fm_ARPROT,
        m_axi_fm_ARQOS,
        m_axi_fm_ARREGION,
        m_axi_fm_ARUSER,
        m_axi_fm_RVALID,
        m_axi_fm_RREADY,
        m_axi_fm_RDATA,
        m_axi_fm_RLAST,
        m_axi_fm_RID,
        m_axi_fm_RUSER,
        m_axi_fm_RRESP,
        m_axi_fm_BVALID,
        m_axi_fm_BREADY,
        m_axi_fm_BRESP,
        m_axi_fm_BID,
        m_axi_fm_BUSER,
        m_axi_wt_AWVALID,
        m_axi_wt_AWREADY,
        m_axi_wt_AWADDR,
        m_axi_wt_AWID,
        m_axi_wt_AWLEN,
        m_axi_wt_AWSIZE,
        m_axi_wt_AWBURST,
        m_axi_wt_AWLOCK,
        m_axi_wt_AWCACHE,
        m_axi_wt_AWPROT,
        m_axi_wt_AWQOS,
        m_axi_wt_AWREGION,
        m_axi_wt_AWUSER,
        m_axi_wt_WVALID,
        m_axi_wt_WREADY,
        m_axi_wt_WDATA,
        m_axi_wt_WSTRB,
        m_axi_wt_WLAST,
        m_axi_wt_WID,
        m_axi_wt_WUSER,
        m_axi_wt_ARVALID,
        m_axi_wt_ARREADY,
        m_axi_wt_ARADDR,
        m_axi_wt_ARID,
        m_axi_wt_ARLEN,
        m_axi_wt_ARSIZE,
        m_axi_wt_ARBURST,
        m_axi_wt_ARLOCK,
        m_axi_wt_ARCACHE,
        m_axi_wt_ARPROT,
        m_axi_wt_ARQOS,
        m_axi_wt_ARREGION,
        m_axi_wt_ARUSER,
        m_axi_wt_RVALID,
        m_axi_wt_RREADY,
        m_axi_wt_RDATA,
        m_axi_wt_RLAST,
        m_axi_wt_RID,
        m_axi_wt_RUSER,
        m_axi_wt_RRESP,
        m_axi_wt_BVALID,
        m_axi_wt_BREADY,
        m_axi_wt_BRESP,
        m_axi_wt_BID,
        m_axi_wt_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_pp0_stage0 = 18'd8;
parameter    ap_ST_fsm_state16 = 18'd16;
parameter    ap_ST_fsm_state17 = 18'd32;
parameter    ap_ST_fsm_state18 = 18'd64;
parameter    ap_ST_fsm_state19 = 18'd128;
parameter    ap_ST_fsm_pp1_stage0 = 18'd256;
parameter    ap_ST_fsm_state42 = 18'd512;
parameter    ap_ST_fsm_state43 = 18'd1024;
parameter    ap_ST_fsm_state44 = 18'd2048;
parameter    ap_ST_fsm_state45 = 18'd4096;
parameter    ap_ST_fsm_pp2_stage0 = 18'd8192;
parameter    ap_ST_fsm_state68 = 18'd16384;
parameter    ap_ST_fsm_state69 = 18'd32768;
parameter    ap_ST_fsm_state70 = 18'd65536;
parameter    ap_ST_fsm_state71 = 18'd131072;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_ID_WIDTH = 1;
parameter    C_M_AXI_FM_ADDR_WIDTH = 64;
parameter    C_M_AXI_FM_DATA_WIDTH = 32;
parameter    C_M_AXI_FM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_FM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_FM_WUSER_WIDTH = 1;
parameter    C_M_AXI_FM_RUSER_WIDTH = 1;
parameter    C_M_AXI_FM_BUSER_WIDTH = 1;
parameter    C_M_AXI_FM_USER_VALUE = 0;
parameter    C_M_AXI_FM_PROT_VALUE = 0;
parameter    C_M_AXI_FM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_ID_WIDTH = 1;
parameter    C_M_AXI_WT_ADDR_WIDTH = 64;
parameter    C_M_AXI_WT_DATA_WIDTH = 32;
parameter    C_M_AXI_WT_AWUSER_WIDTH = 1;
parameter    C_M_AXI_WT_ARUSER_WIDTH = 1;
parameter    C_M_AXI_WT_WUSER_WIDTH = 1;
parameter    C_M_AXI_WT_RUSER_WIDTH = 1;
parameter    C_M_AXI_WT_BUSER_WIDTH = 1;
parameter    C_M_AXI_WT_USER_VALUE = 0;
parameter    C_M_AXI_WT_PROT_VALUE = 0;
parameter    C_M_AXI_WT_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_FM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WT_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_fm_AWVALID;
input   m_axi_fm_AWREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_AWADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_AWID;
output  [7:0] m_axi_fm_AWLEN;
output  [2:0] m_axi_fm_AWSIZE;
output  [1:0] m_axi_fm_AWBURST;
output  [1:0] m_axi_fm_AWLOCK;
output  [3:0] m_axi_fm_AWCACHE;
output  [2:0] m_axi_fm_AWPROT;
output  [3:0] m_axi_fm_AWQOS;
output  [3:0] m_axi_fm_AWREGION;
output  [C_M_AXI_FM_AWUSER_WIDTH - 1:0] m_axi_fm_AWUSER;
output   m_axi_fm_WVALID;
input   m_axi_fm_WREADY;
output  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_WDATA;
output  [C_M_AXI_FM_WSTRB_WIDTH - 1:0] m_axi_fm_WSTRB;
output   m_axi_fm_WLAST;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_WID;
output  [C_M_AXI_FM_WUSER_WIDTH - 1:0] m_axi_fm_WUSER;
output   m_axi_fm_ARVALID;
input   m_axi_fm_ARREADY;
output  [C_M_AXI_FM_ADDR_WIDTH - 1:0] m_axi_fm_ARADDR;
output  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_ARID;
output  [7:0] m_axi_fm_ARLEN;
output  [2:0] m_axi_fm_ARSIZE;
output  [1:0] m_axi_fm_ARBURST;
output  [1:0] m_axi_fm_ARLOCK;
output  [3:0] m_axi_fm_ARCACHE;
output  [2:0] m_axi_fm_ARPROT;
output  [3:0] m_axi_fm_ARQOS;
output  [3:0] m_axi_fm_ARREGION;
output  [C_M_AXI_FM_ARUSER_WIDTH - 1:0] m_axi_fm_ARUSER;
input   m_axi_fm_RVALID;
output   m_axi_fm_RREADY;
input  [C_M_AXI_FM_DATA_WIDTH - 1:0] m_axi_fm_RDATA;
input   m_axi_fm_RLAST;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_RID;
input  [C_M_AXI_FM_RUSER_WIDTH - 1:0] m_axi_fm_RUSER;
input  [1:0] m_axi_fm_RRESP;
input   m_axi_fm_BVALID;
output   m_axi_fm_BREADY;
input  [1:0] m_axi_fm_BRESP;
input  [C_M_AXI_FM_ID_WIDTH - 1:0] m_axi_fm_BID;
input  [C_M_AXI_FM_BUSER_WIDTH - 1:0] m_axi_fm_BUSER;
output   m_axi_wt_AWVALID;
input   m_axi_wt_AWREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_AWADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_AWID;
output  [7:0] m_axi_wt_AWLEN;
output  [2:0] m_axi_wt_AWSIZE;
output  [1:0] m_axi_wt_AWBURST;
output  [1:0] m_axi_wt_AWLOCK;
output  [3:0] m_axi_wt_AWCACHE;
output  [2:0] m_axi_wt_AWPROT;
output  [3:0] m_axi_wt_AWQOS;
output  [3:0] m_axi_wt_AWREGION;
output  [C_M_AXI_WT_AWUSER_WIDTH - 1:0] m_axi_wt_AWUSER;
output   m_axi_wt_WVALID;
input   m_axi_wt_WREADY;
output  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_WDATA;
output  [C_M_AXI_WT_WSTRB_WIDTH - 1:0] m_axi_wt_WSTRB;
output   m_axi_wt_WLAST;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_WID;
output  [C_M_AXI_WT_WUSER_WIDTH - 1:0] m_axi_wt_WUSER;
output   m_axi_wt_ARVALID;
input   m_axi_wt_ARREADY;
output  [C_M_AXI_WT_ADDR_WIDTH - 1:0] m_axi_wt_ARADDR;
output  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_ARID;
output  [7:0] m_axi_wt_ARLEN;
output  [2:0] m_axi_wt_ARSIZE;
output  [1:0] m_axi_wt_ARBURST;
output  [1:0] m_axi_wt_ARLOCK;
output  [3:0] m_axi_wt_ARCACHE;
output  [2:0] m_axi_wt_ARPROT;
output  [3:0] m_axi_wt_ARQOS;
output  [3:0] m_axi_wt_ARREGION;
output  [C_M_AXI_WT_ARUSER_WIDTH - 1:0] m_axi_wt_ARUSER;
input   m_axi_wt_RVALID;
output   m_axi_wt_RREADY;
input  [C_M_AXI_WT_DATA_WIDTH - 1:0] m_axi_wt_RDATA;
input   m_axi_wt_RLAST;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_RID;
input  [C_M_AXI_WT_RUSER_WIDTH - 1:0] m_axi_wt_RUSER;
input  [1:0] m_axi_wt_RRESP;
input   m_axi_wt_BVALID;
output   m_axi_wt_BREADY;
input  [1:0] m_axi_wt_BRESP;
input  [C_M_AXI_WT_ID_WIDTH - 1:0] m_axi_wt_BID;
input  [C_M_AXI_WT_BUSER_WIDTH - 1:0] m_axi_wt_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_feature_map;
wire   [63:0] layer_weights;
wire   [63:0] layer_bias;
wire   [63:0] output_feature_map;
reg    fm_blk_n_AR;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln34_reg_2717;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter2_reg;
reg   [0:0] or_ln46_reg_2775;
reg   [0:0] or_ln46_reg_2775_pp0_iter2_reg;
reg    fm_blk_n_R;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter9_reg;
reg   [0:0] or_ln46_reg_2775_pp0_iter9_reg;
reg    fm_blk_n_AW;
reg    ap_enable_reg_pp1_iter15;
wire    ap_block_pp1_stage0;
reg   [0:0] empty_38_reg_2976;
reg    fm_blk_n_W;
reg    ap_enable_reg_pp1_iter16;
reg   [0:0] icmp_ln119_1_reg_2848;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter15_reg;
reg    fm_blk_n_B;
reg    ap_enable_reg_pp1_iter21;
reg   [0:0] empty_40_reg_2985;
reg   [0:0] empty_40_reg_2985_pp1_iter20_reg;
reg    ap_enable_reg_pp2_iter15;
wire    ap_block_pp2_stage0;
reg   [0:0] empty_45_reg_3193;
reg    ap_enable_reg_pp2_iter16;
reg   [0:0] icmp_ln119_reg_3065;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter15_reg;
reg    ap_enable_reg_pp2_iter21;
reg   [0:0] empty_47_reg_3202;
reg   [0:0] empty_47_reg_3202_pp2_iter20_reg;
reg    fm_AWVALID;
wire    fm_AWREADY;
reg   [63:0] fm_AWADDR;
reg    fm_WVALID;
wire    fm_WREADY;
reg   [15:0] fm_WDATA;
reg    fm_ARVALID;
wire    fm_ARREADY;
wire    fm_RVALID;
reg    fm_RREADY;
wire   [15:0] fm_RDATA;
wire    fm_RLAST;
wire   [0:0] fm_RID;
wire   [0:0] fm_RUSER;
wire   [1:0] fm_RRESP;
wire    fm_BVALID;
reg    fm_BREADY;
wire   [1:0] fm_BRESP;
wire   [0:0] fm_BID;
wire   [0:0] fm_BUSER;
wire    wt_AWREADY;
wire    wt_WREADY;
reg    wt_ARVALID;
wire    wt_ARREADY;
wire    wt_RVALID;
reg    wt_RREADY;
wire   [15:0] wt_RDATA;
wire    wt_RLAST;
wire   [0:0] wt_RID;
wire   [0:0] wt_RUSER;
wire   [1:0] wt_RRESP;
wire    wt_BVALID;
wire   [1:0] wt_BRESP;
wire   [0:0] wt_BID;
wire   [0:0] wt_BUSER;
reg   [12:0] indvar_flatten41_reg_638;
reg   [1:0] c_reg_649;
reg   [11:0] indvar_flatten_reg_660;
reg   [5:0] i_reg_671;
reg   [5:0] j_reg_682;
reg   [10:0] indvar_flatten97_reg_751;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state20_pp1_stage0_iter0;
wire    ap_block_state21_pp1_stage0_iter1;
wire    ap_block_state22_pp1_stage0_iter2;
wire    ap_block_state23_pp1_stage0_iter3;
wire    ap_block_state24_pp1_stage0_iter4;
wire    ap_block_state25_pp1_stage0_iter5;
wire    ap_block_state26_pp1_stage0_iter6;
wire    ap_block_state27_pp1_stage0_iter7;
wire    ap_block_state28_pp1_stage0_iter8;
wire    ap_block_state29_pp1_stage0_iter9;
wire    ap_block_state30_pp1_stage0_iter10;
wire    ap_block_state31_pp1_stage0_iter11;
wire    ap_block_state32_pp1_stage0_iter12;
wire    ap_block_state33_pp1_stage0_iter13;
wire    ap_block_state34_pp1_stage0_iter14;
wire    ap_block_state35_pp1_stage0_iter15;
reg    ap_block_state35_io;
wire    ap_block_state36_pp1_stage0_iter16;
reg    ap_block_state36_io;
wire    ap_block_state37_pp1_stage0_iter17;
wire    ap_block_state38_pp1_stage0_iter18;
wire    ap_block_state39_pp1_stage0_iter19;
wire    ap_block_state40_pp1_stage0_iter20;
reg    ap_block_state41_pp1_stage0_iter21;
reg    ap_block_pp1_stage0_11001;
reg   [2:0] f_reg_763;
reg   [9:0] indvar_flatten52_reg_774;
reg   [4:0] i_1_reg_785;
reg   [4:0] j_2_reg_797;
reg   [10:0] indvar_flatten153_reg_808;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state46_pp2_stage0_iter0;
wire    ap_block_state47_pp2_stage0_iter1;
wire    ap_block_state48_pp2_stage0_iter2;
wire    ap_block_state49_pp2_stage0_iter3;
wire    ap_block_state50_pp2_stage0_iter4;
wire    ap_block_state51_pp2_stage0_iter5;
wire    ap_block_state52_pp2_stage0_iter6;
wire    ap_block_state53_pp2_stage0_iter7;
wire    ap_block_state54_pp2_stage0_iter8;
wire    ap_block_state55_pp2_stage0_iter9;
wire    ap_block_state56_pp2_stage0_iter10;
wire    ap_block_state57_pp2_stage0_iter11;
wire    ap_block_state58_pp2_stage0_iter12;
wire    ap_block_state59_pp2_stage0_iter13;
wire    ap_block_state60_pp2_stage0_iter14;
wire    ap_block_state61_pp2_stage0_iter15;
reg    ap_block_state61_io;
wire    ap_block_state62_pp2_stage0_iter16;
reg    ap_block_state62_io;
wire    ap_block_state63_pp2_stage0_iter17;
wire    ap_block_state64_pp2_stage0_iter18;
wire    ap_block_state65_pp2_stage0_iter19;
wire    ap_block_state66_pp2_stage0_iter20;
reg    ap_block_state67_pp2_stage0_iter21;
reg    ap_block_pp2_stage0_11001;
reg   [2:0] f_1_reg_820;
reg   [9:0] indvar_flatten108_reg_831;
reg   [4:0] i_2_reg_842;
reg   [4:0] j_1_reg_854;
reg   [63:0] output_feature_map_read_reg_2589;
reg   [63:0] layer_bias_read_reg_2597;
reg   [63:0] layer_weights_read_reg_2602;
reg   [63:0] input_feature_map_read_reg_2607;
wire   [13:0] add_ln62_1_fu_1042_p2;
reg   [13:0] add_ln62_1_reg_2612;
wire    ap_CS_fsm_state2;
wire   [10:0] empty_29_fu_1076_p2;
reg   [10:0] empty_29_reg_2617;
wire   [10:0] shl_ln130_6_fu_1092_p3;
reg   [10:0] shl_ln130_6_reg_2622;
wire   [0:0] icmp_ln65_fu_1112_p2;
reg   [0:0] icmp_ln65_reg_2630;
wire   [0:0] icmp_ln62_fu_1100_p2;
wire   [4:0] select_ln23_1_fu_1118_p3;
reg   [4:0] select_ln23_1_reg_2640;
reg   [8:0] trunc_ln39_2_mid2_reg_2646;
wire    ap_CS_fsm_state3;
wire   [10:0] add_ln23_fu_1152_p2;
reg   [10:0] add_ln23_reg_2658;
wire   [4:0] select_ln24_fu_1198_p3;
reg   [4:0] select_ln24_reg_2665;
wire   [11:0] zext_ln130_2_fu_1258_p1;
reg   [11:0] zext_ln130_2_reg_2673;
wire   [18:0] zext_ln65_fu_1278_p1;
reg   [18:0] zext_ln65_reg_2678;
wire   [5:0] select_ln65_fu_1282_p3;
reg   [5:0] select_ln65_reg_2688;
wire   [0:0] icmp_ln79_fu_1290_p2;
reg   [0:0] icmp_ln79_reg_2693;
wire   [0:0] p_mid129_fu_1296_p2;
reg   [0:0] p_mid129_reg_2697;
wire   [12:0] add_ln34_2_fu_1302_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
reg    ap_predicate_op235_readreq_state7;
reg    ap_block_state7_io;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_state9_pp0_stage0_iter5;
wire    ap_block_state10_pp0_stage0_iter6;
wire    ap_block_state11_pp0_stage0_iter7;
wire    ap_block_state12_pp0_stage0_iter8;
wire    ap_block_state13_pp0_stage0_iter9;
reg    ap_predicate_op246_read_state14;
reg    ap_block_state14_pp0_stage0_iter10;
wire    ap_block_state15_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
wire   [10:0] add_ln39_fu_1312_p2;
reg   [10:0] add_ln39_reg_2707;
wire   [0:0] empty_30_fu_1317_p2;
reg   [0:0] empty_30_reg_2712;
wire   [0:0] icmp_ln34_fu_1323_p2;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter1_reg;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter3_reg;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter4_reg;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter5_reg;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter6_reg;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter7_reg;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter8_reg;
reg   [0:0] icmp_ln34_reg_2717_pp0_iter10_reg;
wire   [0:0] icmp_ln37_fu_1335_p2;
reg   [0:0] icmp_ln37_reg_2721;
wire   [1:0] select_ln34_1_fu_1349_p3;
reg   [1:0] select_ln34_1_reg_2727;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter1_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter2_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter3_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter4_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter5_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter6_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter7_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter8_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter9_reg;
reg   [1:0] select_ln34_1_reg_2727_pp0_iter10_reg;
wire   [0:0] and_ln34_fu_1369_p2;
reg   [0:0] and_ln34_reg_2733;
wire   [5:0] add_ln37_fu_1375_p2;
reg   [5:0] add_ln37_reg_2739;
wire   [5:0] select_ln37_fu_1387_p3;
reg   [5:0] select_ln37_reg_2744;
reg   [5:0] select_ln37_reg_2744_pp0_iter1_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter2_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter3_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter4_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter5_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter6_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter7_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter8_reg;
reg   [5:0] select_ln37_reg_2744_pp0_iter9_reg;
wire   [5:0] select_ln37_1_fu_1395_p3;
reg   [5:0] select_ln37_1_reg_2749;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter1_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter2_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter3_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter4_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter5_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter6_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter7_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter8_reg;
reg   [5:0] select_ln37_1_reg_2749_pp0_iter9_reg;
wire   [6:0] add_ln46_1_fu_1407_p2;
reg   [6:0] add_ln46_1_reg_2755;
wire   [5:0] add_ln42_fu_1413_p2;
wire   [11:0] select_ln37_4_fu_1425_p3;
wire   [22:0] mul_ln34_fu_1436_p2;
reg   [22:0] mul_ln34_reg_2770;
wire   [0:0] or_ln46_fu_1518_p2;
reg   [0:0] or_ln46_reg_2775_pp0_iter3_reg;
reg   [0:0] or_ln46_reg_2775_pp0_iter4_reg;
reg   [0:0] or_ln46_reg_2775_pp0_iter5_reg;
reg   [0:0] or_ln46_reg_2775_pp0_iter6_reg;
reg   [0:0] or_ln46_reg_2775_pp0_iter7_reg;
reg   [0:0] or_ln46_reg_2775_pp0_iter8_reg;
reg   [0:0] or_ln46_reg_2775_pp0_iter10_reg;
wire   [22:0] add_ln49_1_fu_1542_p2;
reg   [22:0] add_ln49_1_reg_2779;
reg   [63:0] fm_addr_reg_2784;
wire   [11:0] grp_fu_2533_p3;
reg   [11:0] add_ln47_reg_2790;
reg   [15:0] fm_addr_read_reg_2795;
wire   [3:0] empty_32_fu_1597_p1;
reg   [3:0] empty_32_reg_2800;
wire    ap_CS_fsm_state17;
wire   [0:0] empty_33_fu_1600_p1;
reg   [0:0] empty_33_reg_2807;
reg   [15:0] conv_bias_buf_pong_V_0_1_load_reg_2811;
reg   [15:0] conv_bias_buf_pong_V_1_1_load_reg_2816;
reg   [15:0] conv_bias_buf_pong_V_2_1_load_reg_2821;
reg   [15:0] conv_bias_buf_pong_V_3_1_load_reg_2826;
wire   [5:0] shl_ln_fu_1603_p3;
reg   [5:0] shl_ln_reg_2831;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln130_4_fu_1639_p1;
reg   [63:0] zext_ln130_4_reg_2837;
wire   [10:0] add_ln119_3_fu_1643_p2;
reg   [10:0] add_ln119_3_reg_2842;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln119_1_fu_1649_p2;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter1_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter2_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter3_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter4_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter5_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter6_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter7_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter8_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter9_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter10_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter11_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter12_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter13_reg;
reg   [0:0] icmp_ln119_1_reg_2848_pp1_iter14_reg;
wire   [5:0] empty_34_fu_1670_p2;
reg   [5:0] empty_34_reg_2852;
wire   [0:0] icmp_ln122_1_fu_1681_p2;
reg   [0:0] icmp_ln122_1_reg_2857;
reg   [0:0] icmp_ln122_1_reg_2857_pp1_iter12_reg;
reg   [0:0] icmp_ln122_1_reg_2857_pp1_iter13_reg;
wire   [5:0] p_mid163_fu_1691_p2;
reg   [5:0] p_mid163_reg_2866;
wire   [2:0] select_ln119_5_fu_1696_p3;
reg   [2:0] select_ln119_5_reg_2871;
reg    ap_enable_reg_pp1_iter11;
wire   [1:0] trunc_ln119_1_fu_1704_p1;
reg   [1:0] trunc_ln119_1_reg_2876;
reg   [1:0] trunc_ln119_1_reg_2876_pp1_iter12_reg;
reg   [1:0] trunc_ln119_1_reg_2876_pp1_iter13_reg;
reg   [1:0] trunc_ln119_1_reg_2876_pp1_iter14_reg;
wire   [9:0] select_ln122_7_fu_1714_p3;
wire   [24:0] mul_ln130_fu_2541_p2;
reg   [24:0] mul_ln130_reg_2886;
wire   [24:0] mul_ln130_3_fu_2547_p2;
reg   [24:0] mul_ln130_3_reg_2891;
wire   [0:0] and_ln119_1_fu_1746_p2;
reg   [0:0] and_ln119_1_reg_2896;
reg   [0:0] and_ln119_1_reg_2896_pp1_iter13_reg;
wire   [4:0] add_ln122_fu_1752_p2;
reg   [4:0] add_ln122_reg_2901;
wire   [4:0] select_ln122_3_fu_1763_p3;
reg   [4:0] select_ln122_3_reg_2906;
wire   [4:0] select_ln122_4_fu_1771_p3;
reg   [4:0] select_ln122_4_reg_2911;
reg    ap_enable_reg_pp1_iter12;
wire   [4:0] add_ln125_fu_1779_p2;
wire   [63:0] add_ln130_8_fu_1788_p2;
reg   [63:0] add_ln130_8_reg_2923;
wire   [18:0] add_ln130_10_fu_1827_p2;
reg   [18:0] add_ln130_10_reg_2929;
wire   [63:0] add_ln130_17_fu_1836_p2;
reg   [63:0] add_ln130_17_reg_2934;
wire   [18:0] add_ln130_20_fu_1898_p2;
reg   [18:0] add_ln130_20_reg_2940;
wire   [8:0] add_ln1495_3_fu_1907_p2;
reg   [8:0] add_ln1495_3_reg_2945;
reg   [63:0] fm_addr_2_reg_2970;
wire   [0:0] empty_38_fu_2000_p2;
wire   [14:0] select_ln128_fu_2031_p3;
reg   [14:0] select_ln128_reg_2980;
wire   [0:0] empty_40_fu_2039_p2;
reg   [0:0] empty_40_reg_2985_pp1_iter16_reg;
reg   [0:0] empty_40_reg_2985_pp1_iter17_reg;
reg   [0:0] empty_40_reg_2985_pp1_iter18_reg;
reg   [0:0] empty_40_reg_2985_pp1_iter19_reg;
wire   [0:0] grp_fu_1032_p2;
reg   [0:0] icmp_ln114_reg_2989;
wire    ap_CS_fsm_state42;
wire   [3:0] grp_fu_1037_p2;
reg   [3:0] add_ln115_reg_2993;
reg   [15:0] conv_bias_buf_pong_V_0_1_load_1_reg_2998;
wire    ap_CS_fsm_state43;
reg   [15:0] conv_bias_buf_pong_V_1_1_load_1_reg_3003;
reg   [15:0] conv_bias_buf_pong_V_2_1_load_1_reg_3008;
reg   [15:0] conv_bias_buf_pong_V_3_1_load_1_reg_3013;
wire    ap_CS_fsm_state44;
reg   [0:0] icmp_ln141_reg_3206;
wire   [4:0] add_ln75_fu_2069_p2;
reg   [4:0] add_ln75_reg_3038;
wire   [10:0] select_ln65_1_fu_2080_p3;
reg   [10:0] select_ln65_1_reg_3043;
wire   [5:0] shl_ln114_1_fu_2087_p3;
reg   [5:0] shl_ln114_1_reg_3048;
wire    ap_CS_fsm_state45;
wire   [63:0] zext_ln130_3_fu_2123_p1;
reg   [63:0] zext_ln130_3_reg_3054;
wire   [10:0] add_ln119_2_fu_2127_p2;
reg   [10:0] add_ln119_2_reg_3059;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln119_fu_2133_p2;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter1_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter2_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter3_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter4_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter5_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter6_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter7_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter8_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter9_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter10_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter11_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter12_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter13_reg;
reg   [0:0] icmp_ln119_reg_3065_pp2_iter14_reg;
wire   [5:0] empty_41_fu_2154_p2;
reg   [5:0] empty_41_reg_3069;
wire   [0:0] icmp_ln122_fu_2165_p2;
reg   [0:0] icmp_ln122_reg_3074;
reg   [0:0] icmp_ln122_reg_3074_pp2_iter12_reg;
reg   [0:0] icmp_ln122_reg_3074_pp2_iter13_reg;
wire   [5:0] p_mid1119_fu_2175_p2;
reg   [5:0] p_mid1119_reg_3083;
wire   [2:0] select_ln119_1_fu_2180_p3;
reg   [2:0] select_ln119_1_reg_3088;
reg    ap_enable_reg_pp2_iter11;
wire   [1:0] trunc_ln119_fu_2188_p1;
reg   [1:0] trunc_ln119_reg_3093;
reg   [1:0] trunc_ln119_reg_3093_pp2_iter12_reg;
reg   [1:0] trunc_ln119_reg_3093_pp2_iter13_reg;
reg   [1:0] trunc_ln119_reg_3093_pp2_iter14_reg;
wire   [9:0] select_ln122_6_fu_2198_p3;
wire   [24:0] mul_ln130_1_fu_2553_p2;
reg   [24:0] mul_ln130_1_reg_3103;
wire   [24:0] mul_ln130_2_fu_2559_p2;
reg   [24:0] mul_ln130_2_reg_3108;
wire   [0:0] and_ln119_fu_2230_p2;
reg   [0:0] and_ln119_reg_3113;
reg   [0:0] and_ln119_reg_3113_pp2_iter13_reg;
wire   [4:0] add_ln122_1_fu_2236_p2;
reg   [4:0] add_ln122_1_reg_3118;
wire   [4:0] select_ln122_fu_2247_p3;
reg   [4:0] select_ln122_reg_3123;
wire   [4:0] select_ln122_1_fu_2255_p3;
reg   [4:0] select_ln122_1_reg_3128;
reg    ap_enable_reg_pp2_iter12;
wire   [4:0] add_ln125_1_fu_2263_p2;
wire   [63:0] add_ln130_4_fu_2272_p2;
reg   [63:0] add_ln130_4_reg_3140;
wire   [18:0] add_ln130_2_fu_2311_p2;
reg   [18:0] add_ln130_2_reg_3146;
wire   [63:0] add_ln130_12_fu_2320_p2;
reg   [63:0] add_ln130_12_reg_3151;
wire   [18:0] add_ln130_15_fu_2382_p2;
reg   [18:0] add_ln130_15_reg_3157;
wire   [8:0] add_ln1495_1_fu_2391_p2;
reg   [8:0] add_ln1495_1_reg_3162;
reg   [63:0] fm_addr_1_reg_3187;
wire   [0:0] empty_45_fu_2484_p2;
wire   [14:0] select_ln128_1_fu_2515_p3;
reg   [14:0] select_ln128_1_reg_3197;
wire   [0:0] empty_47_fu_2523_p2;
reg   [0:0] empty_47_reg_3202_pp2_iter16_reg;
reg   [0:0] empty_47_reg_3202_pp2_iter17_reg;
reg   [0:0] empty_47_reg_3202_pp2_iter18_reg;
reg   [0:0] empty_47_reg_3202_pp2_iter19_reg;
wire    ap_CS_fsm_state68;
reg   [3:0] add_ln142_reg_3210;
wire    ap_CS_fsm_state69;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter11;
wire    grp_conv_7x7_fu_937_ap_ready;
wire    grp_conv_7x7_fu_937_ap_done;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter7;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter14;
reg    ap_condition_pp1_exit_iter14_state34;
reg    ap_enable_reg_pp1_iter17;
reg    ap_enable_reg_pp1_iter18;
reg    ap_enable_reg_pp1_iter19;
reg    ap_enable_reg_pp1_iter20;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_flush_enable;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter7;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter14;
reg    ap_condition_pp2_exit_iter14_state60;
reg    ap_enable_reg_pp2_iter17;
reg    ap_enable_reg_pp2_iter18;
reg    ap_enable_reg_pp2_iter19;
reg    ap_enable_reg_pp2_iter20;
reg   [11:0] conv_in_buf_V_0_address0;
reg    conv_in_buf_V_0_ce0;
reg    conv_in_buf_V_0_we0;
wire   [15:0] conv_in_buf_V_0_q0;
reg    conv_in_buf_V_0_ce1;
wire   [15:0] conv_in_buf_V_0_q1;
reg   [11:0] conv_in_buf_V_1_address0;
reg    conv_in_buf_V_1_ce0;
reg    conv_in_buf_V_1_we0;
wire   [15:0] conv_in_buf_V_1_q0;
reg    conv_in_buf_V_1_ce1;
wire   [15:0] conv_in_buf_V_1_q1;
reg   [11:0] conv_in_buf_V_2_address0;
reg    conv_in_buf_V_2_ce0;
reg    conv_in_buf_V_2_we0;
wire   [15:0] conv_in_buf_V_2_q0;
reg    conv_in_buf_V_2_ce1;
wire   [15:0] conv_in_buf_V_2_q1;
reg   [6:0] conv_wt_buf_ping_V_0_address0;
reg    conv_wt_buf_ping_V_0_ce0;
reg    conv_wt_buf_ping_V_0_we0;
wire   [15:0] conv_wt_buf_ping_V_0_q0;
reg    conv_wt_buf_ping_V_0_ce1;
wire   [15:0] conv_wt_buf_ping_V_0_q1;
reg   [6:0] conv_wt_buf_ping_V_1_address0;
reg    conv_wt_buf_ping_V_1_ce0;
reg    conv_wt_buf_ping_V_1_we0;
wire   [15:0] conv_wt_buf_ping_V_1_q0;
reg    conv_wt_buf_ping_V_1_ce1;
wire   [15:0] conv_wt_buf_ping_V_1_q1;
reg   [6:0] conv_wt_buf_ping_V_2_address0;
reg    conv_wt_buf_ping_V_2_ce0;
reg    conv_wt_buf_ping_V_2_we0;
wire   [15:0] conv_wt_buf_ping_V_2_q0;
reg    conv_wt_buf_ping_V_2_ce1;
wire   [15:0] conv_wt_buf_ping_V_2_q1;
reg   [6:0] conv_wt_buf_ping_V_3_address0;
reg    conv_wt_buf_ping_V_3_ce0;
reg    conv_wt_buf_ping_V_3_we0;
wire   [15:0] conv_wt_buf_ping_V_3_q0;
reg    conv_wt_buf_ping_V_3_ce1;
wire   [15:0] conv_wt_buf_ping_V_3_q1;
reg   [6:0] conv_wt_buf_ping_V_4_address0;
reg    conv_wt_buf_ping_V_4_ce0;
reg    conv_wt_buf_ping_V_4_we0;
wire   [15:0] conv_wt_buf_ping_V_4_q0;
reg    conv_wt_buf_ping_V_4_ce1;
wire   [15:0] conv_wt_buf_ping_V_4_q1;
reg   [6:0] conv_wt_buf_ping_V_5_address0;
reg    conv_wt_buf_ping_V_5_ce0;
reg    conv_wt_buf_ping_V_5_we0;
wire   [15:0] conv_wt_buf_ping_V_5_q0;
reg    conv_wt_buf_ping_V_5_ce1;
wire   [15:0] conv_wt_buf_ping_V_5_q1;
reg   [6:0] conv_wt_buf_ping_V_6_address0;
reg    conv_wt_buf_ping_V_6_ce0;
reg    conv_wt_buf_ping_V_6_we0;
wire   [15:0] conv_wt_buf_ping_V_6_q0;
reg    conv_wt_buf_ping_V_6_ce1;
wire   [15:0] conv_wt_buf_ping_V_6_q1;
reg   [6:0] conv_wt_buf_pong_V_0_address0;
reg    conv_wt_buf_pong_V_0_ce0;
reg    conv_wt_buf_pong_V_0_we0;
wire   [15:0] conv_wt_buf_pong_V_0_q0;
reg    conv_wt_buf_pong_V_0_ce1;
wire   [15:0] conv_wt_buf_pong_V_0_q1;
reg   [6:0] conv_wt_buf_pong_V_1_address0;
reg    conv_wt_buf_pong_V_1_ce0;
reg    conv_wt_buf_pong_V_1_we0;
wire   [15:0] conv_wt_buf_pong_V_1_q0;
reg    conv_wt_buf_pong_V_1_ce1;
wire   [15:0] conv_wt_buf_pong_V_1_q1;
reg   [6:0] conv_wt_buf_pong_V_2_address0;
reg    conv_wt_buf_pong_V_2_ce0;
reg    conv_wt_buf_pong_V_2_we0;
wire   [15:0] conv_wt_buf_pong_V_2_q0;
reg    conv_wt_buf_pong_V_2_ce1;
wire   [15:0] conv_wt_buf_pong_V_2_q1;
reg   [6:0] conv_wt_buf_pong_V_3_address0;
reg    conv_wt_buf_pong_V_3_ce0;
reg    conv_wt_buf_pong_V_3_we0;
wire   [15:0] conv_wt_buf_pong_V_3_q0;
reg    conv_wt_buf_pong_V_3_ce1;
wire   [15:0] conv_wt_buf_pong_V_3_q1;
reg   [6:0] conv_wt_buf_pong_V_4_address0;
reg    conv_wt_buf_pong_V_4_ce0;
reg    conv_wt_buf_pong_V_4_we0;
wire   [15:0] conv_wt_buf_pong_V_4_q0;
reg    conv_wt_buf_pong_V_4_ce1;
wire   [15:0] conv_wt_buf_pong_V_4_q1;
reg   [6:0] conv_wt_buf_pong_V_5_address0;
reg    conv_wt_buf_pong_V_5_ce0;
reg    conv_wt_buf_pong_V_5_we0;
wire   [15:0] conv_wt_buf_pong_V_5_q0;
reg    conv_wt_buf_pong_V_5_ce1;
wire   [15:0] conv_wt_buf_pong_V_5_q1;
reg   [6:0] conv_wt_buf_pong_V_6_address0;
reg    conv_wt_buf_pong_V_6_ce0;
reg    conv_wt_buf_pong_V_6_we0;
wire   [15:0] conv_wt_buf_pong_V_6_q0;
reg    conv_wt_buf_pong_V_6_ce1;
wire   [15:0] conv_wt_buf_pong_V_6_q1;
reg   [8:0] conv_out_buf_0_V_address0;
reg    conv_out_buf_0_V_ce0;
reg    conv_out_buf_0_V_we0;
reg   [15:0] conv_out_buf_0_V_d0;
wire   [15:0] conv_out_buf_0_V_q0;
reg   [8:0] conv_out_buf_1_V_address0;
reg    conv_out_buf_1_V_ce0;
reg    conv_out_buf_1_V_we0;
wire   [15:0] conv_out_buf_1_V_q0;
reg   [8:0] conv_out_buf_2_V_address0;
reg    conv_out_buf_2_V_ce0;
reg    conv_out_buf_2_V_we0;
wire   [15:0] conv_out_buf_2_V_q0;
reg   [8:0] conv_out_buf_3_V_address0;
reg    conv_out_buf_3_V_ce0;
reg    conv_out_buf_3_V_we0;
wire   [15:0] conv_out_buf_3_V_q0;
wire    grp_conv_7x7_fu_937_ap_start;
wire    grp_conv_7x7_fu_937_ap_idle;
wire   [8:0] grp_conv_7x7_fu_937_Y_buf_address0;
wire    grp_conv_7x7_fu_937_Y_buf_ce0;
wire    grp_conv_7x7_fu_937_Y_buf_we0;
wire   [15:0] grp_conv_7x7_fu_937_Y_buf_d0;
wire   [8:0] grp_conv_7x7_fu_937_Y_buf1_address0;
wire    grp_conv_7x7_fu_937_Y_buf1_ce0;
wire    grp_conv_7x7_fu_937_Y_buf1_we0;
wire   [15:0] grp_conv_7x7_fu_937_Y_buf1_d0;
wire   [8:0] grp_conv_7x7_fu_937_Y_buf2_address0;
wire    grp_conv_7x7_fu_937_Y_buf2_ce0;
wire    grp_conv_7x7_fu_937_Y_buf2_we0;
wire   [15:0] grp_conv_7x7_fu_937_Y_buf2_d0;
wire   [8:0] grp_conv_7x7_fu_937_Y_buf3_address0;
wire    grp_conv_7x7_fu_937_Y_buf3_ce0;
wire    grp_conv_7x7_fu_937_Y_buf3_we0;
wire   [15:0] grp_conv_7x7_fu_937_Y_buf3_d0;
wire   [11:0] grp_conv_7x7_fu_937_X_buf_address0;
wire    grp_conv_7x7_fu_937_X_buf_ce0;
wire   [11:0] grp_conv_7x7_fu_937_X_buf_address1;
wire    grp_conv_7x7_fu_937_X_buf_ce1;
wire   [11:0] grp_conv_7x7_fu_937_X_buf4_address0;
wire    grp_conv_7x7_fu_937_X_buf4_ce0;
wire   [11:0] grp_conv_7x7_fu_937_X_buf4_address1;
wire    grp_conv_7x7_fu_937_X_buf4_ce1;
wire   [11:0] grp_conv_7x7_fu_937_X_buf5_address0;
wire    grp_conv_7x7_fu_937_X_buf5_ce0;
wire   [11:0] grp_conv_7x7_fu_937_X_buf5_address1;
wire    grp_conv_7x7_fu_937_X_buf5_ce1;
wire   [6:0] grp_conv_7x7_fu_937_W_buf_address0;
wire    grp_conv_7x7_fu_937_W_buf_ce0;
reg   [15:0] grp_conv_7x7_fu_937_W_buf_q0;
wire   [6:0] grp_conv_7x7_fu_937_W_buf_address1;
wire    grp_conv_7x7_fu_937_W_buf_ce1;
reg   [15:0] grp_conv_7x7_fu_937_W_buf_q1;
wire   [6:0] grp_conv_7x7_fu_937_W_buf6_address0;
wire    grp_conv_7x7_fu_937_W_buf6_ce0;
reg   [15:0] grp_conv_7x7_fu_937_W_buf6_q0;
wire   [6:0] grp_conv_7x7_fu_937_W_buf6_address1;
wire    grp_conv_7x7_fu_937_W_buf6_ce1;
reg   [15:0] grp_conv_7x7_fu_937_W_buf6_q1;
wire   [6:0] grp_conv_7x7_fu_937_W_buf7_address0;
wire    grp_conv_7x7_fu_937_W_buf7_ce0;
reg   [15:0] grp_conv_7x7_fu_937_W_buf7_q0;
wire   [6:0] grp_conv_7x7_fu_937_W_buf7_address1;
wire    grp_conv_7x7_fu_937_W_buf7_ce1;
reg   [15:0] grp_conv_7x7_fu_937_W_buf7_q1;
wire   [6:0] grp_conv_7x7_fu_937_W_buf8_address0;
wire    grp_conv_7x7_fu_937_W_buf8_ce0;
reg   [15:0] grp_conv_7x7_fu_937_W_buf8_q0;
wire   [6:0] grp_conv_7x7_fu_937_W_buf8_address1;
wire    grp_conv_7x7_fu_937_W_buf8_ce1;
reg   [15:0] grp_conv_7x7_fu_937_W_buf8_q1;
wire   [6:0] grp_conv_7x7_fu_937_W_buf9_address0;
wire    grp_conv_7x7_fu_937_W_buf9_ce0;
reg   [15:0] grp_conv_7x7_fu_937_W_buf9_q0;
wire   [6:0] grp_conv_7x7_fu_937_W_buf9_address1;
wire    grp_conv_7x7_fu_937_W_buf9_ce1;
reg   [15:0] grp_conv_7x7_fu_937_W_buf9_q1;
wire   [6:0] grp_conv_7x7_fu_937_W_buf10_address0;
wire    grp_conv_7x7_fu_937_W_buf10_ce0;
reg   [15:0] grp_conv_7x7_fu_937_W_buf10_q0;
wire   [6:0] grp_conv_7x7_fu_937_W_buf10_address1;
wire    grp_conv_7x7_fu_937_W_buf10_ce1;
reg   [15:0] grp_conv_7x7_fu_937_W_buf10_q1;
wire   [6:0] grp_conv_7x7_fu_937_W_buf11_address0;
wire    grp_conv_7x7_fu_937_W_buf11_ce0;
reg   [15:0] grp_conv_7x7_fu_937_W_buf11_q0;
wire   [6:0] grp_conv_7x7_fu_937_W_buf11_address1;
wire    grp_conv_7x7_fu_937_W_buf11_ce1;
reg   [15:0] grp_conv_7x7_fu_937_W_buf11_q1;
reg   [15:0] grp_conv_7x7_fu_937_p_read;
reg   [15:0] grp_conv_7x7_fu_937_p_read1;
reg   [15:0] grp_conv_7x7_fu_937_p_read2;
reg   [15:0] grp_conv_7x7_fu_937_p_read3;
wire    grp_load_layer_params_from_DRAM_fu_963_ap_start;
wire    grp_load_layer_params_from_DRAM_fu_963_ap_done;
wire    grp_load_layer_params_from_DRAM_fu_963_ap_idle;
wire    grp_load_layer_params_from_DRAM_fu_963_ap_ready;
wire    grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWID;
wire   [31:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWUSER;
wire    grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WVALID;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WDATA;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WSTRB;
wire    grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WLAST;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WID;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WUSER;
wire    grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARVALID;
wire   [63:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARADDR;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARID;
wire   [31:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARLEN;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARSIZE;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARBURST;
wire   [1:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARLOCK;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARCACHE;
wire   [2:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARPROT;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARQOS;
wire   [3:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARREGION;
wire   [0:0] grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARUSER;
wire    grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_RREADY;
wire    grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_BREADY;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf_address0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf_ce0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf1_address0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf1_ce0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf1_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf1_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf2_address0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf2_ce0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf2_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf2_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf3_address0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf3_ce0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf3_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf3_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf4_address0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf4_ce0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf4_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf4_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf5_address0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf5_ce0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf5_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf5_d0;
wire   [6:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf6_address0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf6_ce0;
wire    grp_load_layer_params_from_DRAM_fu_963_weight_buf6_we0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_weight_buf6_d0;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_963_p_read;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_963_p_read1;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_963_p_read2;
reg   [15:0] grp_load_layer_params_from_DRAM_fu_963_p_read3;
reg   [3:0] grp_load_layer_params_from_DRAM_fu_963_kernel_group;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_ap_return_0;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_ap_return_1;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_ap_return_2;
wire   [15:0] grp_load_layer_params_from_DRAM_fu_963_ap_return_3;
reg   [13:0] indvar_flatten251_reg_532;
wire    ap_CS_fsm_state71;
reg   [4:0] ti_reg_543;
reg   [10:0] indvar_flatten167_reg_554;
reg   [5:0] tj_reg_566;
reg   [15:0] conv_bias_buf_ping_V_3_216_reg_578;
reg   [15:0] conv_bias_buf_ping_V_2_214_reg_590;
reg   [15:0] conv_bias_buf_ping_V_1_212_reg_602;
reg   [15:0] conv_bias_buf_ping_V_0_210_reg_614;
reg   [4:0] tk_reg_626;
reg   [1:0] ap_phi_mux_c_phi_fu_653_p4;
reg   [5:0] ap_phi_mux_i_phi_fu_675_p4;
reg   [15:0] ap_phi_mux_storemerge_phi_fu_697_p4;
reg   [15:0] ap_phi_reg_pp0_iter11_storemerge_reg_693;
wire   [15:0] ap_phi_reg_pp0_iter0_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter1_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter2_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter3_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter4_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter5_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter6_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter7_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter8_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter9_storemerge_reg_693;
reg   [15:0] ap_phi_reg_pp0_iter10_storemerge_reg_693;
reg   [15:0] conv_bias_buf_ping_V_3_3_reg_707;
reg    ap_block_state17_on_subcall_done;
reg   [15:0] conv_bias_buf_ping_V_2_3_reg_718;
reg   [15:0] conv_bias_buf_ping_V_1_3_reg_729;
reg   [15:0] conv_bias_buf_ping_V_0_3_reg_740;
reg   [10:0] ap_phi_mux_indvar_flatten97_phi_fu_755_p4;
reg   [2:0] ap_phi_mux_f_phi_fu_767_p4;
reg   [4:0] ap_phi_mux_i_1_phi_fu_789_p4;
reg   [10:0] ap_phi_mux_indvar_flatten153_phi_fu_812_p4;
reg   [2:0] ap_phi_mux_f_1_phi_fu_824_p4;
reg   [4:0] ap_phi_mux_i_2_phi_fu_846_p4;
reg   [15:0] conv_bias_buf_ping_V_3_4_reg_865;
reg    ap_predicate_op439_call_state44;
reg    ap_predicate_op449_call_state44;
reg    ap_block_state44_on_subcall_done;
reg   [15:0] conv_bias_buf_ping_V_2_4_reg_883;
reg   [15:0] conv_bias_buf_ping_V_1_4_reg_901;
reg   [15:0] conv_bias_buf_ping_V_0_4_reg_919;
reg    grp_conv_7x7_fu_937_ap_start_reg;
wire    ap_CS_fsm_state18;
reg    grp_load_layer_params_from_DRAM_fu_963_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state70;
wire   [63:0] zext_ln47_2_fu_1591_p1;
wire   [63:0] zext_ln1495_9_fu_1987_p1;
wire   [63:0] zext_ln1495_6_fu_2471_p1;
wire  signed [63:0] sext_ln49_fu_1575_p1;
wire  signed [63:0] sext_ln122_1_fu_1983_p1;
wire  signed [63:0] sext_ln122_fu_2467_p1;
wire   [15:0] zext_ln130_12_fu_2045_p1;
reg    ap_block_pp1_stage0_01001;
wire   [15:0] zext_ln130_9_fu_2529_p1;
reg    ap_block_pp2_stage0_01001;
reg   [15:0] conv_bias_buf_pong_V_0_1_fu_242;
reg   [15:0] conv_bias_buf_pong_V_1_1_fu_246;
reg   [15:0] conv_bias_buf_pong_V_2_1_fu_250;
reg   [15:0] conv_bias_buf_pong_V_3_1_fu_254;
wire   [4:0] empty_fu_1048_p1;
wire   [9:0] p_shl_fu_1052_p3;
wire   [7:0] p_shl7_fu_1064_p3;
wire   [10:0] p_shl_cast_fu_1060_p1;
wire   [10:0] p_shl7_cast_fu_1072_p1;
wire   [9:0] trunc_ln_fu_1082_p4;
wire   [4:0] add_ln62_fu_1106_p2;
wire   [4:0] mul_ln23_fu_1136_p0;
wire   [6:0] mul_ln23_fu_1136_p1;
wire   [10:0] mul_ln23_fu_1136_p2;
wire   [0:0] icmp_ln75_fu_1175_p2;
wire   [0:0] xor_ln23_fu_1170_p2;
wire   [5:0] select_ln23_fu_1126_p3;
wire   [0:0] and_ln23_fu_1181_p2;
wire   [0:0] or_ln24_fu_1193_p2;
wire   [5:0] add_ln65_fu_1187_p2;
wire   [4:0] empty_49_fu_1206_p1;
wire   [9:0] p_shl_mid1_fu_1210_p3;
wire   [7:0] p_shl7_mid1_fu_1222_p3;
wire   [10:0] p_shl_cast_mid1_fu_1218_p1;
wire   [10:0] p_shl7_cast_mid1_fu_1230_p1;
wire   [10:0] p_mid1163_fu_1234_p2;
wire   [10:0] select_ln23_2_fu_1158_p3;
wire   [10:0] select_ln24_1_fu_1250_p3;
wire   [9:0] trunc_ln130_mid1_fu_1240_p4;
wire   [10:0] shl_ln130_6_mid1_fu_1262_p3;
wire   [10:0] select_ln23_3_fu_1164_p3;
wire   [10:0] select_ln24_2_fu_1270_p3;
wire   [10:0] zext_ln37_fu_1308_p1;
wire   [1:0] add_ln34_fu_1329_p2;
wire   [0:0] icmp_ln42_fu_1363_p2;
wire   [0:0] xor_ln34_fu_1357_p2;
wire   [5:0] select_ln34_fu_1341_p3;
wire   [0:0] or_ln37_fu_1381_p2;
wire   [6:0] zext_ln44_fu_1403_p1;
wire   [11:0] add_ln37_1_fu_1419_p2;
wire   [1:0] mul_ln34_fu_1436_p0;
wire   [21:0] mul_ln34_fu_1436_p1;
wire   [10:0] zext_ln37_1_fu_1452_p1;
wire   [10:0] add_ln39_1_fu_1455_p2;
wire   [0:0] p_mid16_fu_1460_p2;
wire   [0:0] select_ln34_2_fu_1442_p3;
wire   [10:0] select_ln34_3_fu_1447_p3;
wire   [10:0] select_ln37_3_fu_1473_p3;
wire   [21:0] sext_ln49_1_mid2_v_fu_1480_p3;
wire   [19:0] sext_ln42_mid2_v_fu_1492_p3;
wire  signed [11:0] sext_ln46_fu_1504_p1;
wire   [11:0] add_ln46_fu_1507_p2;
wire   [0:0] icmp_ln46_fu_1512_p2;
wire   [0:0] select_ln37_2_fu_1466_p3;
wire   [12:0] tmp_8_fu_1524_p3;
wire  signed [22:0] sext_ln37_fu_1488_p1;
wire   [22:0] zext_ln49_fu_1532_p1;
wire   [22:0] add_ln49_fu_1536_p2;
wire  signed [22:0] sext_ln42_mid2_v_cast_fu_1500_p1;
wire   [63:0] zext_ln34_1_fu_1548_p1;
wire  signed [63:0] sext_ln49_1_fu_1556_p1;
wire   [63:0] add_ln34_1_fu_1551_p2;
wire   [63:0] add_ln49_2_fu_1559_p2;
wire   [62:0] trunc_ln1_fu_1565_p4;
wire   [16:0] shl_ln130_3_mid_fu_1617_p3;
wire   [18:0] shl_ln130_2_mid_fu_1610_p3;
wire   [18:0] add_ln130_6_fu_1628_p2;
wire   [18:0] zext_ln125_3_fu_1624_p1;
wire   [18:0] add_ln130_7_fu_1633_p2;
wire   [5:0] grp_fu_1655_p1;
wire   [5:0] grp_fu_1661_p1;
wire   [5:0] zext_ln119_1_fu_1666_p1;
wire   [2:0] add_ln119_fu_1675_p2;
wire   [5:0] zext_ln119_3_fu_1687_p1;
wire   [9:0] add_ln122_3_fu_1708_p2;
wire   [0:0] icmp_ln125_1_fu_1740_p2;
wire   [0:0] xor_ln119_1_fu_1735_p2;
wire   [4:0] select_ln119_4_fu_1725_p3;
wire   [0:0] or_ln122_1_fu_1758_p2;
wire   [63:0] zext_ln1495_1_fu_1785_p1;
wire   [8:0] zext_ln122_1_fu_1793_p1;
wire   [8:0] empty_35_fu_1797_p2;
wire   [16:0] shl_ln130_3_fu_1810_p3;
wire   [18:0] shl_ln130_2_fu_1802_p3;
wire   [18:0] add_ln130_9_fu_1822_p2;
wire   [18:0] zext_ln125_1_fu_1818_p1;
wire   [63:0] zext_ln1495_3_fu_1833_p1;
wire   [6:0] tmp_6_fu_1848_p3;
wire   [8:0] p_shl3_cast_fu_1841_p3;
wire   [8:0] zext_ln1495_7_fu_1855_p1;
wire   [8:0] zext_ln122_3_fu_1865_p1;
wire   [8:0] p_mid150_fu_1868_p2;
wire   [16:0] shl_ln130_3_mid1_fu_1881_p3;
wire   [18:0] shl_ln130_2_mid1_fu_1873_p3;
wire   [18:0] add_ln130_19_fu_1893_p2;
wire   [18:0] zext_ln125_5_fu_1889_p1;
wire   [8:0] add_ln1495_2_fu_1859_p2;
wire   [8:0] zext_ln1495_8_fu_1904_p1;
wire   [63:0] zext_ln130_6_fu_1913_p1;
wire   [63:0] zext_ln130_11_fu_1930_p1;
wire   [63:0] select_ln119_6_fu_1921_p3;
wire   [63:0] add_ln130_21_fu_1933_p2;
wire   [63:0] add_ln130_18_fu_1926_p2;
wire   [63:0] add_ln130_11_fu_1916_p2;
wire   [62:0] tmp_9_fu_1949_p4;
wire   [62:0] tmp_10_fu_1959_p4;
wire   [62:0] tmp_7_fu_1939_p4;
wire   [62:0] select_ln119_7_fu_1969_p3;
wire   [62:0] select_ln122_5_fu_1976_p3;
wire   [10:0] grp_fu_1655_p2;
wire   [15:0] tmp_1_fu_2006_p6;
wire   [0:0] tmp_11_fu_2023_p3;
wire   [14:0] trunc_ln1495_1_fu_2019_p1;
wire   [10:0] grp_fu_1661_p2;
wire   [10:0] add_ln65_1_fu_2074_p2;
wire   [16:0] shl_ln130_5_mid_fu_2101_p3;
wire   [18:0] shl_ln130_4_mid_fu_2094_p3;
wire   [18:0] add_ln130_fu_2112_p2;
wire   [18:0] zext_ln125_2_fu_2108_p1;
wire   [18:0] add_ln130_3_fu_2117_p2;
wire   [5:0] grp_fu_2139_p1;
wire   [5:0] grp_fu_2145_p1;
wire   [5:0] zext_ln119_fu_2150_p1;
wire   [2:0] add_ln119_1_fu_2159_p2;
wire   [5:0] zext_ln119_2_fu_2171_p1;
wire   [9:0] add_ln122_2_fu_2192_p2;
wire   [0:0] icmp_ln125_fu_2224_p2;
wire   [0:0] xor_ln119_fu_2219_p2;
wire   [4:0] select_ln119_fu_2209_p3;
wire   [0:0] or_ln122_fu_2242_p2;
wire   [63:0] zext_ln1495_fu_2269_p1;
wire   [8:0] zext_ln122_fu_2277_p1;
wire   [8:0] empty_42_fu_2281_p2;
wire   [16:0] shl_ln130_5_fu_2294_p3;
wire   [18:0] shl_ln130_4_fu_2286_p3;
wire   [18:0] add_ln130_1_fu_2306_p2;
wire   [18:0] zext_ln125_fu_2302_p1;
wire   [63:0] zext_ln1495_2_fu_2317_p1;
wire   [6:0] tmp_2_fu_2332_p3;
wire   [8:0] p_shl1_cast_fu_2325_p3;
wire   [8:0] zext_ln1495_4_fu_2339_p1;
wire   [8:0] zext_ln122_2_fu_2349_p1;
wire   [8:0] p_mid1106_fu_2352_p2;
wire   [16:0] shl_ln130_5_mid1_fu_2365_p3;
wire   [18:0] shl_ln130_4_mid1_fu_2357_p3;
wire   [18:0] add_ln130_14_fu_2377_p2;
wire   [18:0] zext_ln125_4_fu_2373_p1;
wire   [8:0] add_ln1495_fu_2343_p2;
wire   [8:0] zext_ln1495_5_fu_2388_p1;
wire   [63:0] zext_ln130_5_fu_2397_p1;
wire   [63:0] zext_ln130_8_fu_2414_p1;
wire   [63:0] select_ln119_2_fu_2405_p3;
wire   [63:0] add_ln130_16_fu_2417_p2;
wire   [63:0] add_ln130_13_fu_2410_p2;
wire   [63:0] add_ln130_5_fu_2400_p2;
wire   [62:0] tmp_3_fu_2433_p4;
wire   [62:0] tmp_4_fu_2443_p4;
wire   [62:0] tmp_s_fu_2423_p4;
wire   [62:0] select_ln119_3_fu_2453_p3;
wire   [62:0] select_ln122_2_fu_2460_p3;
wire   [10:0] grp_fu_2139_p2;
wire   [15:0] tmp_fu_2490_p6;
wire   [0:0] tmp_5_fu_2507_p3;
wire   [14:0] trunc_ln1495_fu_2503_p1;
wire   [10:0] grp_fu_2145_p2;
wire   [5:0] grp_fu_2533_p0;
wire   [6:0] grp_fu_2533_p1;
wire   [5:0] grp_fu_2533_p2;
wire   [5:0] mul_ln130_fu_2541_p0;
wire   [19:0] mul_ln130_fu_2541_p1;
wire   [5:0] mul_ln130_3_fu_2547_p0;
wire   [19:0] mul_ln130_3_fu_2547_p1;
wire   [5:0] mul_ln130_1_fu_2553_p0;
wire   [19:0] mul_ln130_1_fu_2553_p1;
wire   [5:0] mul_ln130_2_fu_2559_p0;
wire   [19:0] mul_ln130_2_fu_2559_p1;
reg    grp_fu_1655_ce;
reg    grp_fu_1661_ce;
reg    grp_fu_2139_ce;
reg    grp_fu_2145_ce;
reg   [17:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire   [11:0] grp_fu_2533_p00;
wire   [11:0] grp_fu_2533_p20;
wire   [24:0] mul_ln130_1_fu_2553_p00;
wire   [24:0] mul_ln130_2_fu_2559_p00;
wire   [24:0] mul_ln130_3_fu_2547_p00;
wire   [24:0] mul_ln130_fu_2541_p00;
wire   [10:0] mul_ln23_fu_1136_p00;
wire   [22:0] mul_ln34_fu_1436_p00;
reg    ap_condition_1756;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp1_iter16 = 1'b0;
#0 ap_enable_reg_pp1_iter21 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter16 = 1'b0;
#0 ap_enable_reg_pp2_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter17 = 1'b0;
#0 ap_enable_reg_pp1_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter20 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp2_iter17 = 1'b0;
#0 ap_enable_reg_pp2_iter18 = 1'b0;
#0 ap_enable_reg_pp2_iter19 = 1'b0;
#0 ap_enable_reg_pp2_iter20 = 1'b0;
#0 grp_conv_7x7_fu_937_ap_start_reg = 1'b0;
#0 grp_load_layer_params_from_DRAM_fu_963_ap_start_reg = 1'b0;
end

tiled_conv_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_feature_map(input_feature_map),
    .layer_weights(layer_weights),
    .layer_bias(layer_bias),
    .output_feature_map(output_feature_map),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

tiled_conv_fm_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_FM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_FM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_FM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_FM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_FM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_FM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_FM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_FM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_FM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_FM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_FM_CACHE_VALUE ))
fm_m_axi_U(
    .AWVALID(m_axi_fm_AWVALID),
    .AWREADY(m_axi_fm_AWREADY),
    .AWADDR(m_axi_fm_AWADDR),
    .AWID(m_axi_fm_AWID),
    .AWLEN(m_axi_fm_AWLEN),
    .AWSIZE(m_axi_fm_AWSIZE),
    .AWBURST(m_axi_fm_AWBURST),
    .AWLOCK(m_axi_fm_AWLOCK),
    .AWCACHE(m_axi_fm_AWCACHE),
    .AWPROT(m_axi_fm_AWPROT),
    .AWQOS(m_axi_fm_AWQOS),
    .AWREGION(m_axi_fm_AWREGION),
    .AWUSER(m_axi_fm_AWUSER),
    .WVALID(m_axi_fm_WVALID),
    .WREADY(m_axi_fm_WREADY),
    .WDATA(m_axi_fm_WDATA),
    .WSTRB(m_axi_fm_WSTRB),
    .WLAST(m_axi_fm_WLAST),
    .WID(m_axi_fm_WID),
    .WUSER(m_axi_fm_WUSER),
    .ARVALID(m_axi_fm_ARVALID),
    .ARREADY(m_axi_fm_ARREADY),
    .ARADDR(m_axi_fm_ARADDR),
    .ARID(m_axi_fm_ARID),
    .ARLEN(m_axi_fm_ARLEN),
    .ARSIZE(m_axi_fm_ARSIZE),
    .ARBURST(m_axi_fm_ARBURST),
    .ARLOCK(m_axi_fm_ARLOCK),
    .ARCACHE(m_axi_fm_ARCACHE),
    .ARPROT(m_axi_fm_ARPROT),
    .ARQOS(m_axi_fm_ARQOS),
    .ARREGION(m_axi_fm_ARREGION),
    .ARUSER(m_axi_fm_ARUSER),
    .RVALID(m_axi_fm_RVALID),
    .RREADY(m_axi_fm_RREADY),
    .RDATA(m_axi_fm_RDATA),
    .RLAST(m_axi_fm_RLAST),
    .RID(m_axi_fm_RID),
    .RUSER(m_axi_fm_RUSER),
    .RRESP(m_axi_fm_RRESP),
    .BVALID(m_axi_fm_BVALID),
    .BREADY(m_axi_fm_BREADY),
    .BRESP(m_axi_fm_BRESP),
    .BID(m_axi_fm_BID),
    .BUSER(m_axi_fm_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(fm_ARVALID),
    .I_ARREADY(fm_ARREADY),
    .I_ARADDR(fm_addr_reg_2784),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(fm_RVALID),
    .I_RREADY(fm_RREADY),
    .I_RDATA(fm_RDATA),
    .I_RID(fm_RID),
    .I_RUSER(fm_RUSER),
    .I_RRESP(fm_RRESP),
    .I_RLAST(fm_RLAST),
    .I_AWVALID(fm_AWVALID),
    .I_AWREADY(fm_AWREADY),
    .I_AWADDR(fm_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd20),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(fm_WVALID),
    .I_WREADY(fm_WREADY),
    .I_WDATA(fm_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd3),
    .I_BVALID(fm_BVALID),
    .I_BREADY(fm_BREADY),
    .I_BRESP(fm_BRESP),
    .I_BID(fm_BID),
    .I_BUSER(fm_BUSER)
);

tiled_conv_wt_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_WT_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_WT_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_WT_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_WT_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_WT_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_WT_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_WT_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_WT_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_WT_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_WT_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_WT_CACHE_VALUE ))
wt_m_axi_U(
    .AWVALID(m_axi_wt_AWVALID),
    .AWREADY(m_axi_wt_AWREADY),
    .AWADDR(m_axi_wt_AWADDR),
    .AWID(m_axi_wt_AWID),
    .AWLEN(m_axi_wt_AWLEN),
    .AWSIZE(m_axi_wt_AWSIZE),
    .AWBURST(m_axi_wt_AWBURST),
    .AWLOCK(m_axi_wt_AWLOCK),
    .AWCACHE(m_axi_wt_AWCACHE),
    .AWPROT(m_axi_wt_AWPROT),
    .AWQOS(m_axi_wt_AWQOS),
    .AWREGION(m_axi_wt_AWREGION),
    .AWUSER(m_axi_wt_AWUSER),
    .WVALID(m_axi_wt_WVALID),
    .WREADY(m_axi_wt_WREADY),
    .WDATA(m_axi_wt_WDATA),
    .WSTRB(m_axi_wt_WSTRB),
    .WLAST(m_axi_wt_WLAST),
    .WID(m_axi_wt_WID),
    .WUSER(m_axi_wt_WUSER),
    .ARVALID(m_axi_wt_ARVALID),
    .ARREADY(m_axi_wt_ARREADY),
    .ARADDR(m_axi_wt_ARADDR),
    .ARID(m_axi_wt_ARID),
    .ARLEN(m_axi_wt_ARLEN),
    .ARSIZE(m_axi_wt_ARSIZE),
    .ARBURST(m_axi_wt_ARBURST),
    .ARLOCK(m_axi_wt_ARLOCK),
    .ARCACHE(m_axi_wt_ARCACHE),
    .ARPROT(m_axi_wt_ARPROT),
    .ARQOS(m_axi_wt_ARQOS),
    .ARREGION(m_axi_wt_ARREGION),
    .ARUSER(m_axi_wt_ARUSER),
    .RVALID(m_axi_wt_RVALID),
    .RREADY(m_axi_wt_RREADY),
    .RDATA(m_axi_wt_RDATA),
    .RLAST(m_axi_wt_RLAST),
    .RID(m_axi_wt_RID),
    .RUSER(m_axi_wt_RUSER),
    .RRESP(m_axi_wt_RRESP),
    .BVALID(m_axi_wt_BVALID),
    .BREADY(m_axi_wt_BREADY),
    .BRESP(m_axi_wt_BRESP),
    .BID(m_axi_wt_BID),
    .BUSER(m_axi_wt_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(wt_ARVALID),
    .I_ARREADY(wt_ARREADY),
    .I_ARADDR(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARADDR),
    .I_ARID(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARID),
    .I_ARLEN(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARLEN),
    .I_ARSIZE(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARSIZE),
    .I_ARLOCK(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARLOCK),
    .I_ARCACHE(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARCACHE),
    .I_ARQOS(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARQOS),
    .I_ARPROT(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARPROT),
    .I_ARUSER(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARUSER),
    .I_ARBURST(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARBURST),
    .I_ARREGION(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARREGION),
    .I_RVALID(wt_RVALID),
    .I_RREADY(wt_RREADY),
    .I_RDATA(wt_RDATA),
    .I_RID(wt_RID),
    .I_RUSER(wt_RUSER),
    .I_RRESP(wt_RRESP),
    .I_RLAST(wt_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(wt_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(wt_WREADY),
    .I_WDATA(16'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd0),
    .I_BVALID(wt_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(wt_BRESP),
    .I_BID(wt_BID),
    .I_BUSER(wt_BUSER)
);

tiled_conv_conv_in_buf_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 2392 ),
    .AddressWidth( 12 ))
conv_in_buf_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_0_address0),
    .ce0(conv_in_buf_V_0_ce0),
    .we0(conv_in_buf_V_0_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_697_p4),
    .q0(conv_in_buf_V_0_q0),
    .address1(grp_conv_7x7_fu_937_X_buf_address1),
    .ce1(conv_in_buf_V_0_ce1),
    .q1(conv_in_buf_V_0_q1)
);

tiled_conv_conv_in_buf_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 2392 ),
    .AddressWidth( 12 ))
conv_in_buf_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_1_address0),
    .ce0(conv_in_buf_V_1_ce0),
    .we0(conv_in_buf_V_1_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_697_p4),
    .q0(conv_in_buf_V_1_q0),
    .address1(grp_conv_7x7_fu_937_X_buf4_address1),
    .ce1(conv_in_buf_V_1_ce1),
    .q1(conv_in_buf_V_1_q1)
);

tiled_conv_conv_in_buf_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 2392 ),
    .AddressWidth( 12 ))
conv_in_buf_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_in_buf_V_2_address0),
    .ce0(conv_in_buf_V_2_ce0),
    .we0(conv_in_buf_V_2_we0),
    .d0(ap_phi_mux_storemerge_phi_fu_697_p4),
    .q0(conv_in_buf_V_2_q0),
    .address1(grp_conv_7x7_fu_937_X_buf5_address1),
    .ce1(conv_in_buf_V_2_ce1),
    .q1(conv_in_buf_V_2_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_0_address0),
    .ce0(conv_wt_buf_ping_V_0_ce0),
    .we0(conv_wt_buf_ping_V_0_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf_d0),
    .q0(conv_wt_buf_ping_V_0_q0),
    .address1(grp_conv_7x7_fu_937_W_buf_address1),
    .ce1(conv_wt_buf_ping_V_0_ce1),
    .q1(conv_wt_buf_ping_V_0_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_1_address0),
    .ce0(conv_wt_buf_ping_V_1_ce0),
    .we0(conv_wt_buf_ping_V_1_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf1_d0),
    .q0(conv_wt_buf_ping_V_1_q0),
    .address1(grp_conv_7x7_fu_937_W_buf6_address1),
    .ce1(conv_wt_buf_ping_V_1_ce1),
    .q1(conv_wt_buf_ping_V_1_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_2_address0),
    .ce0(conv_wt_buf_ping_V_2_ce0),
    .we0(conv_wt_buf_ping_V_2_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf2_d0),
    .q0(conv_wt_buf_ping_V_2_q0),
    .address1(grp_conv_7x7_fu_937_W_buf7_address1),
    .ce1(conv_wt_buf_ping_V_2_ce1),
    .q1(conv_wt_buf_ping_V_2_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_3_address0),
    .ce0(conv_wt_buf_ping_V_3_ce0),
    .we0(conv_wt_buf_ping_V_3_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf3_d0),
    .q0(conv_wt_buf_ping_V_3_q0),
    .address1(grp_conv_7x7_fu_937_W_buf8_address1),
    .ce1(conv_wt_buf_ping_V_3_ce1),
    .q1(conv_wt_buf_ping_V_3_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_4_address0),
    .ce0(conv_wt_buf_ping_V_4_ce0),
    .we0(conv_wt_buf_ping_V_4_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf4_d0),
    .q0(conv_wt_buf_ping_V_4_q0),
    .address1(grp_conv_7x7_fu_937_W_buf9_address1),
    .ce1(conv_wt_buf_ping_V_4_ce1),
    .q1(conv_wt_buf_ping_V_4_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_5_address0),
    .ce0(conv_wt_buf_ping_V_5_ce0),
    .we0(conv_wt_buf_ping_V_5_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf5_d0),
    .q0(conv_wt_buf_ping_V_5_q0),
    .address1(grp_conv_7x7_fu_937_W_buf10_address1),
    .ce1(conv_wt_buf_ping_V_5_ce1),
    .q1(conv_wt_buf_ping_V_5_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_ping_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_ping_V_6_address0),
    .ce0(conv_wt_buf_ping_V_6_ce0),
    .we0(conv_wt_buf_ping_V_6_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf6_d0),
    .q0(conv_wt_buf_ping_V_6_q0),
    .address1(grp_conv_7x7_fu_937_W_buf11_address1),
    .ce1(conv_wt_buf_ping_V_6_ce1),
    .q1(conv_wt_buf_ping_V_6_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_0_address0),
    .ce0(conv_wt_buf_pong_V_0_ce0),
    .we0(conv_wt_buf_pong_V_0_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf_d0),
    .q0(conv_wt_buf_pong_V_0_q0),
    .address1(grp_conv_7x7_fu_937_W_buf_address1),
    .ce1(conv_wt_buf_pong_V_0_ce1),
    .q1(conv_wt_buf_pong_V_0_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_1_address0),
    .ce0(conv_wt_buf_pong_V_1_ce0),
    .we0(conv_wt_buf_pong_V_1_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf1_d0),
    .q0(conv_wt_buf_pong_V_1_q0),
    .address1(grp_conv_7x7_fu_937_W_buf6_address1),
    .ce1(conv_wt_buf_pong_V_1_ce1),
    .q1(conv_wt_buf_pong_V_1_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_2_address0),
    .ce0(conv_wt_buf_pong_V_2_ce0),
    .we0(conv_wt_buf_pong_V_2_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf2_d0),
    .q0(conv_wt_buf_pong_V_2_q0),
    .address1(grp_conv_7x7_fu_937_W_buf7_address1),
    .ce1(conv_wt_buf_pong_V_2_ce1),
    .q1(conv_wt_buf_pong_V_2_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_3_address0),
    .ce0(conv_wt_buf_pong_V_3_ce0),
    .we0(conv_wt_buf_pong_V_3_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf3_d0),
    .q0(conv_wt_buf_pong_V_3_q0),
    .address1(grp_conv_7x7_fu_937_W_buf8_address1),
    .ce1(conv_wt_buf_pong_V_3_ce1),
    .q1(conv_wt_buf_pong_V_3_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_4_address0),
    .ce0(conv_wt_buf_pong_V_4_ce0),
    .we0(conv_wt_buf_pong_V_4_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf4_d0),
    .q0(conv_wt_buf_pong_V_4_q0),
    .address1(grp_conv_7x7_fu_937_W_buf9_address1),
    .ce1(conv_wt_buf_pong_V_4_ce1),
    .q1(conv_wt_buf_pong_V_4_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_5_address0),
    .ce0(conv_wt_buf_pong_V_5_ce0),
    .we0(conv_wt_buf_pong_V_5_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf5_d0),
    .q0(conv_wt_buf_pong_V_5_q0),
    .address1(grp_conv_7x7_fu_937_W_buf10_address1),
    .ce1(conv_wt_buf_pong_V_5_ce1),
    .q1(conv_wt_buf_pong_V_5_q1)
);

tiled_conv_conv_wt_buf_ping_V_0 #(
    .DataWidth( 16 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
conv_wt_buf_pong_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_wt_buf_pong_V_6_address0),
    .ce0(conv_wt_buf_pong_V_6_ce0),
    .we0(conv_wt_buf_pong_V_6_we0),
    .d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf6_d0),
    .q0(conv_wt_buf_pong_V_6_q0),
    .address1(grp_conv_7x7_fu_937_W_buf11_address1),
    .ce1(conv_wt_buf_pong_V_6_ce1),
    .q1(conv_wt_buf_pong_V_6_q1)
);

tiled_conv_conv_out_buf_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_0_V_address0),
    .ce0(conv_out_buf_0_V_ce0),
    .we0(conv_out_buf_0_V_we0),
    .d0(conv_out_buf_0_V_d0),
    .q0(conv_out_buf_0_V_q0)
);

tiled_conv_conv_out_buf_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_1_V_address0),
    .ce0(conv_out_buf_1_V_ce0),
    .we0(conv_out_buf_1_V_we0),
    .d0(grp_conv_7x7_fu_937_Y_buf1_d0),
    .q0(conv_out_buf_1_V_q0)
);

tiled_conv_conv_out_buf_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_2_V_address0),
    .ce0(conv_out_buf_2_V_ce0),
    .we0(conv_out_buf_2_V_we0),
    .d0(grp_conv_7x7_fu_937_Y_buf2_d0),
    .q0(conv_out_buf_2_V_q0)
);

tiled_conv_conv_out_buf_0_V #(
    .DataWidth( 16 ),
    .AddressRange( 460 ),
    .AddressWidth( 9 ))
conv_out_buf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_out_buf_3_V_address0),
    .ce0(conv_out_buf_3_V_ce0),
    .we0(conv_out_buf_3_V_we0),
    .d0(grp_conv_7x7_fu_937_Y_buf3_d0),
    .q0(conv_out_buf_3_V_q0)
);

tiled_conv_conv_7x7 grp_conv_7x7_fu_937(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_7x7_fu_937_ap_start),
    .ap_done(grp_conv_7x7_fu_937_ap_done),
    .ap_idle(grp_conv_7x7_fu_937_ap_idle),
    .ap_ready(grp_conv_7x7_fu_937_ap_ready),
    .Y_buf_address0(grp_conv_7x7_fu_937_Y_buf_address0),
    .Y_buf_ce0(grp_conv_7x7_fu_937_Y_buf_ce0),
    .Y_buf_we0(grp_conv_7x7_fu_937_Y_buf_we0),
    .Y_buf_d0(grp_conv_7x7_fu_937_Y_buf_d0),
    .Y_buf1_address0(grp_conv_7x7_fu_937_Y_buf1_address0),
    .Y_buf1_ce0(grp_conv_7x7_fu_937_Y_buf1_ce0),
    .Y_buf1_we0(grp_conv_7x7_fu_937_Y_buf1_we0),
    .Y_buf1_d0(grp_conv_7x7_fu_937_Y_buf1_d0),
    .Y_buf2_address0(grp_conv_7x7_fu_937_Y_buf2_address0),
    .Y_buf2_ce0(grp_conv_7x7_fu_937_Y_buf2_ce0),
    .Y_buf2_we0(grp_conv_7x7_fu_937_Y_buf2_we0),
    .Y_buf2_d0(grp_conv_7x7_fu_937_Y_buf2_d0),
    .Y_buf3_address0(grp_conv_7x7_fu_937_Y_buf3_address0),
    .Y_buf3_ce0(grp_conv_7x7_fu_937_Y_buf3_ce0),
    .Y_buf3_we0(grp_conv_7x7_fu_937_Y_buf3_we0),
    .Y_buf3_d0(grp_conv_7x7_fu_937_Y_buf3_d0),
    .X_buf_address0(grp_conv_7x7_fu_937_X_buf_address0),
    .X_buf_ce0(grp_conv_7x7_fu_937_X_buf_ce0),
    .X_buf_q0(conv_in_buf_V_0_q0),
    .X_buf_address1(grp_conv_7x7_fu_937_X_buf_address1),
    .X_buf_ce1(grp_conv_7x7_fu_937_X_buf_ce1),
    .X_buf_q1(conv_in_buf_V_0_q1),
    .X_buf4_address0(grp_conv_7x7_fu_937_X_buf4_address0),
    .X_buf4_ce0(grp_conv_7x7_fu_937_X_buf4_ce0),
    .X_buf4_q0(conv_in_buf_V_1_q0),
    .X_buf4_address1(grp_conv_7x7_fu_937_X_buf4_address1),
    .X_buf4_ce1(grp_conv_7x7_fu_937_X_buf4_ce1),
    .X_buf4_q1(conv_in_buf_V_1_q1),
    .X_buf5_address0(grp_conv_7x7_fu_937_X_buf5_address0),
    .X_buf5_ce0(grp_conv_7x7_fu_937_X_buf5_ce0),
    .X_buf5_q0(conv_in_buf_V_2_q0),
    .X_buf5_address1(grp_conv_7x7_fu_937_X_buf5_address1),
    .X_buf5_ce1(grp_conv_7x7_fu_937_X_buf5_ce1),
    .X_buf5_q1(conv_in_buf_V_2_q1),
    .W_buf_address0(grp_conv_7x7_fu_937_W_buf_address0),
    .W_buf_ce0(grp_conv_7x7_fu_937_W_buf_ce0),
    .W_buf_q0(grp_conv_7x7_fu_937_W_buf_q0),
    .W_buf_address1(grp_conv_7x7_fu_937_W_buf_address1),
    .W_buf_ce1(grp_conv_7x7_fu_937_W_buf_ce1),
    .W_buf_q1(grp_conv_7x7_fu_937_W_buf_q1),
    .W_buf6_address0(grp_conv_7x7_fu_937_W_buf6_address0),
    .W_buf6_ce0(grp_conv_7x7_fu_937_W_buf6_ce0),
    .W_buf6_q0(grp_conv_7x7_fu_937_W_buf6_q0),
    .W_buf6_address1(grp_conv_7x7_fu_937_W_buf6_address1),
    .W_buf6_ce1(grp_conv_7x7_fu_937_W_buf6_ce1),
    .W_buf6_q1(grp_conv_7x7_fu_937_W_buf6_q1),
    .W_buf7_address0(grp_conv_7x7_fu_937_W_buf7_address0),
    .W_buf7_ce0(grp_conv_7x7_fu_937_W_buf7_ce0),
    .W_buf7_q0(grp_conv_7x7_fu_937_W_buf7_q0),
    .W_buf7_address1(grp_conv_7x7_fu_937_W_buf7_address1),
    .W_buf7_ce1(grp_conv_7x7_fu_937_W_buf7_ce1),
    .W_buf7_q1(grp_conv_7x7_fu_937_W_buf7_q1),
    .W_buf8_address0(grp_conv_7x7_fu_937_W_buf8_address0),
    .W_buf8_ce0(grp_conv_7x7_fu_937_W_buf8_ce0),
    .W_buf8_q0(grp_conv_7x7_fu_937_W_buf8_q0),
    .W_buf8_address1(grp_conv_7x7_fu_937_W_buf8_address1),
    .W_buf8_ce1(grp_conv_7x7_fu_937_W_buf8_ce1),
    .W_buf8_q1(grp_conv_7x7_fu_937_W_buf8_q1),
    .W_buf9_address0(grp_conv_7x7_fu_937_W_buf9_address0),
    .W_buf9_ce0(grp_conv_7x7_fu_937_W_buf9_ce0),
    .W_buf9_q0(grp_conv_7x7_fu_937_W_buf9_q0),
    .W_buf9_address1(grp_conv_7x7_fu_937_W_buf9_address1),
    .W_buf9_ce1(grp_conv_7x7_fu_937_W_buf9_ce1),
    .W_buf9_q1(grp_conv_7x7_fu_937_W_buf9_q1),
    .W_buf10_address0(grp_conv_7x7_fu_937_W_buf10_address0),
    .W_buf10_ce0(grp_conv_7x7_fu_937_W_buf10_ce0),
    .W_buf10_q0(grp_conv_7x7_fu_937_W_buf10_q0),
    .W_buf10_address1(grp_conv_7x7_fu_937_W_buf10_address1),
    .W_buf10_ce1(grp_conv_7x7_fu_937_W_buf10_ce1),
    .W_buf10_q1(grp_conv_7x7_fu_937_W_buf10_q1),
    .W_buf11_address0(grp_conv_7x7_fu_937_W_buf11_address0),
    .W_buf11_ce0(grp_conv_7x7_fu_937_W_buf11_ce0),
    .W_buf11_q0(grp_conv_7x7_fu_937_W_buf11_q0),
    .W_buf11_address1(grp_conv_7x7_fu_937_W_buf11_address1),
    .W_buf11_ce1(grp_conv_7x7_fu_937_W_buf11_ce1),
    .W_buf11_q1(grp_conv_7x7_fu_937_W_buf11_q1),
    .p_read(grp_conv_7x7_fu_937_p_read),
    .p_read1(grp_conv_7x7_fu_937_p_read1),
    .p_read2(grp_conv_7x7_fu_937_p_read2),
    .p_read3(grp_conv_7x7_fu_937_p_read3)
);

tiled_conv_load_layer_params_from_DRAM grp_load_layer_params_from_DRAM_fu_963(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_load_layer_params_from_DRAM_fu_963_ap_start),
    .ap_done(grp_load_layer_params_from_DRAM_fu_963_ap_done),
    .ap_idle(grp_load_layer_params_from_DRAM_fu_963_ap_idle),
    .ap_ready(grp_load_layer_params_from_DRAM_fu_963_ap_ready),
    .m_axi_wt_AWVALID(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWVALID),
    .m_axi_wt_AWREADY(1'b0),
    .m_axi_wt_AWADDR(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWADDR),
    .m_axi_wt_AWID(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWID),
    .m_axi_wt_AWLEN(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWLEN),
    .m_axi_wt_AWSIZE(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWSIZE),
    .m_axi_wt_AWBURST(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWBURST),
    .m_axi_wt_AWLOCK(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWLOCK),
    .m_axi_wt_AWCACHE(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWCACHE),
    .m_axi_wt_AWPROT(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWPROT),
    .m_axi_wt_AWQOS(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWQOS),
    .m_axi_wt_AWREGION(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWREGION),
    .m_axi_wt_AWUSER(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_AWUSER),
    .m_axi_wt_WVALID(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WVALID),
    .m_axi_wt_WREADY(1'b0),
    .m_axi_wt_WDATA(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WDATA),
    .m_axi_wt_WSTRB(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WSTRB),
    .m_axi_wt_WLAST(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WLAST),
    .m_axi_wt_WID(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WID),
    .m_axi_wt_WUSER(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_WUSER),
    .m_axi_wt_ARVALID(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARVALID),
    .m_axi_wt_ARREADY(wt_ARREADY),
    .m_axi_wt_ARADDR(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARADDR),
    .m_axi_wt_ARID(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARID),
    .m_axi_wt_ARLEN(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARLEN),
    .m_axi_wt_ARSIZE(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARSIZE),
    .m_axi_wt_ARBURST(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARBURST),
    .m_axi_wt_ARLOCK(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARLOCK),
    .m_axi_wt_ARCACHE(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARCACHE),
    .m_axi_wt_ARPROT(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARPROT),
    .m_axi_wt_ARQOS(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARQOS),
    .m_axi_wt_ARREGION(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARREGION),
    .m_axi_wt_ARUSER(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARUSER),
    .m_axi_wt_RVALID(wt_RVALID),
    .m_axi_wt_RREADY(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_RREADY),
    .m_axi_wt_RDATA(wt_RDATA),
    .m_axi_wt_RLAST(wt_RLAST),
    .m_axi_wt_RID(wt_RID),
    .m_axi_wt_RUSER(wt_RUSER),
    .m_axi_wt_RRESP(wt_RRESP),
    .m_axi_wt_BVALID(1'b0),
    .m_axi_wt_BREADY(grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_BREADY),
    .m_axi_wt_BRESP(2'd0),
    .m_axi_wt_BID(1'd0),
    .m_axi_wt_BUSER(1'd0),
    .weight_buf_address0(grp_load_layer_params_from_DRAM_fu_963_weight_buf_address0),
    .weight_buf_ce0(grp_load_layer_params_from_DRAM_fu_963_weight_buf_ce0),
    .weight_buf_we0(grp_load_layer_params_from_DRAM_fu_963_weight_buf_we0),
    .weight_buf_d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf_d0),
    .weight_buf1_address0(grp_load_layer_params_from_DRAM_fu_963_weight_buf1_address0),
    .weight_buf1_ce0(grp_load_layer_params_from_DRAM_fu_963_weight_buf1_ce0),
    .weight_buf1_we0(grp_load_layer_params_from_DRAM_fu_963_weight_buf1_we0),
    .weight_buf1_d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf1_d0),
    .weight_buf2_address0(grp_load_layer_params_from_DRAM_fu_963_weight_buf2_address0),
    .weight_buf2_ce0(grp_load_layer_params_from_DRAM_fu_963_weight_buf2_ce0),
    .weight_buf2_we0(grp_load_layer_params_from_DRAM_fu_963_weight_buf2_we0),
    .weight_buf2_d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf2_d0),
    .weight_buf3_address0(grp_load_layer_params_from_DRAM_fu_963_weight_buf3_address0),
    .weight_buf3_ce0(grp_load_layer_params_from_DRAM_fu_963_weight_buf3_ce0),
    .weight_buf3_we0(grp_load_layer_params_from_DRAM_fu_963_weight_buf3_we0),
    .weight_buf3_d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf3_d0),
    .weight_buf4_address0(grp_load_layer_params_from_DRAM_fu_963_weight_buf4_address0),
    .weight_buf4_ce0(grp_load_layer_params_from_DRAM_fu_963_weight_buf4_ce0),
    .weight_buf4_we0(grp_load_layer_params_from_DRAM_fu_963_weight_buf4_we0),
    .weight_buf4_d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf4_d0),
    .weight_buf5_address0(grp_load_layer_params_from_DRAM_fu_963_weight_buf5_address0),
    .weight_buf5_ce0(grp_load_layer_params_from_DRAM_fu_963_weight_buf5_ce0),
    .weight_buf5_we0(grp_load_layer_params_from_DRAM_fu_963_weight_buf5_we0),
    .weight_buf5_d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf5_d0),
    .weight_buf6_address0(grp_load_layer_params_from_DRAM_fu_963_weight_buf6_address0),
    .weight_buf6_ce0(grp_load_layer_params_from_DRAM_fu_963_weight_buf6_ce0),
    .weight_buf6_we0(grp_load_layer_params_from_DRAM_fu_963_weight_buf6_we0),
    .weight_buf6_d0(grp_load_layer_params_from_DRAM_fu_963_weight_buf6_d0),
    .p_read(grp_load_layer_params_from_DRAM_fu_963_p_read),
    .p_read1(grp_load_layer_params_from_DRAM_fu_963_p_read1),
    .p_read2(grp_load_layer_params_from_DRAM_fu_963_p_read2),
    .p_read3(grp_load_layer_params_from_DRAM_fu_963_p_read3),
    .weights(layer_weights_read_reg_2602),
    .bias(layer_bias_read_reg_2597),
    .kernel_group(grp_load_layer_params_from_DRAM_fu_963_kernel_group),
    .ap_return_0(grp_load_layer_params_from_DRAM_fu_963_ap_return_0),
    .ap_return_1(grp_load_layer_params_from_DRAM_fu_963_ap_return_1),
    .ap_return_2(grp_load_layer_params_from_DRAM_fu_963_ap_return_2),
    .ap_return_3(grp_load_layer_params_from_DRAM_fu_963_ap_return_3)
);

tiled_conv_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U54(
    .din0(mul_ln23_fu_1136_p0),
    .din1(mul_ln23_fu_1136_p1),
    .dout(mul_ln23_fu_1136_p2)
);

tiled_conv_mul_2ns_22ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mul_2ns_22ns_23_1_1_U55(
    .din0(mul_ln34_fu_1436_p0),
    .din1(mul_ln34_fu_1436_p1),
    .dout(mul_ln34_fu_1436_p2)
);

tiled_conv_urem_11ns_6ns_11_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
urem_11ns_6ns_11_15_1_U56(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_indvar_flatten97_phi_fu_755_p4),
    .din1(grp_fu_1655_p1),
    .ce(grp_fu_1655_ce),
    .dout(grp_fu_1655_p2)
);

tiled_conv_urem_11ns_6ns_11_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
urem_11ns_6ns_11_15_1_U57(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln119_3_reg_2842),
    .din1(grp_fu_1661_p1),
    .ce(grp_fu_1661_ce),
    .dout(grp_fu_1661_p2)
);

tiled_conv_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U58(
    .din0(conv_out_buf_0_V_q0),
    .din1(conv_out_buf_1_V_q0),
    .din2(conv_out_buf_2_V_q0),
    .din3(conv_out_buf_3_V_q0),
    .din4(trunc_ln119_1_reg_2876_pp1_iter14_reg),
    .dout(tmp_1_fu_2006_p6)
);

tiled_conv_urem_11ns_6ns_11_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
urem_11ns_6ns_11_15_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(ap_phi_mux_indvar_flatten153_phi_fu_812_p4),
    .din1(grp_fu_2139_p1),
    .ce(grp_fu_2139_ce),
    .dout(grp_fu_2139_p2)
);

tiled_conv_urem_11ns_6ns_11_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
urem_11ns_6ns_11_15_1_U60(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln119_2_reg_3059),
    .din1(grp_fu_2145_p1),
    .ce(grp_fu_2145_ce),
    .dout(grp_fu_2145_p2)
);

tiled_conv_mux_42_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_42_16_1_1_U61(
    .din0(conv_out_buf_0_V_q0),
    .din1(conv_out_buf_1_V_q0),
    .din2(conv_out_buf_2_V_q0),
    .din3(conv_out_buf_3_V_q0),
    .din4(trunc_ln119_reg_3093_pp2_iter14_reg),
    .dout(tmp_fu_2490_p6)
);

tiled_conv_mac_muladd_6ns_7ns_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mac_muladd_6ns_7ns_6ns_12_1_1_U62(
    .din0(grp_fu_2533_p0),
    .din1(grp_fu_2533_p1),
    .din2(grp_fu_2533_p2),
    .dout(grp_fu_2533_p3)
);

tiled_conv_mul_mul_6ns_20ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
mul_mul_6ns_20ns_25_1_1_U63(
    .din0(mul_ln130_fu_2541_p0),
    .din1(mul_ln130_fu_2541_p1),
    .dout(mul_ln130_fu_2541_p2)
);

tiled_conv_mul_mul_6ns_20ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
mul_mul_6ns_20ns_25_1_1_U64(
    .din0(mul_ln130_3_fu_2547_p0),
    .din1(mul_ln130_3_fu_2547_p1),
    .dout(mul_ln130_3_fu_2547_p2)
);

tiled_conv_mul_mul_6ns_20ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
mul_mul_6ns_20ns_25_1_1_U65(
    .din0(mul_ln130_1_fu_2553_p0),
    .din1(mul_ln130_1_fu_2553_p1),
    .dout(mul_ln130_1_fu_2553_p2)
);

tiled_conv_mul_mul_6ns_20ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
mul_mul_6ns_20ns_25_1_1_U66(
    .din0(mul_ln130_2_fu_2559_p0),
    .din1(mul_ln130_2_fu_2559_p1),
    .dout(mul_ln130_2_fu_2559_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state4)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter14_state34)) begin
                ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter13;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter16 <= ap_enable_reg_pp1_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter17 <= ap_enable_reg_pp1_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter18 <= ap_enable_reg_pp1_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter19 <= ap_enable_reg_pp1_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter20 <= ap_enable_reg_pp1_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter21 <= ap_enable_reg_pp1_iter20;
        end else if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
            ap_enable_reg_pp1_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp2_flush_enable)) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter14_state60)) begin
                ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter13;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter16 <= ap_enable_reg_pp2_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter17 <= ap_enable_reg_pp2_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter18 <= ap_enable_reg_pp2_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter19 <= ap_enable_reg_pp2_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter20 <= ap_enable_reg_pp2_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter21 <= ap_enable_reg_pp2_iter20;
        end else if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
            ap_enable_reg_pp2_iter21 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_7x7_fu_937_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state18) | ((empty_33_fu_1600_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done)))) begin
            grp_conv_7x7_fu_937_ap_start_reg <= 1'b1;
        end else if ((grp_conv_7x7_fu_937_ap_ready == 1'b1)) begin
            grp_conv_7x7_fu_937_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_load_layer_params_from_DRAM_fu_963_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state16))) begin
            grp_load_layer_params_from_DRAM_fu_963_ap_start_reg <= 1'b1;
        end else if ((grp_load_layer_params_from_DRAM_fu_963_ap_ready == 1'b1)) begin
            grp_load_layer_params_from_DRAM_fu_963_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1756)) begin
        if (((or_ln46_fu_1518_p2 == 1'd1) & (icmp_ln34_reg_2717 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_693 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_693 <= ap_phi_reg_pp0_iter1_storemerge_reg_693;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c_reg_649 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln34_reg_2717 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        c_reg_649 <= select_ln34_1_reg_2727;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        conv_bias_buf_ping_V_0_3_reg_740 <= conv_bias_buf_ping_V_0_210_reg_614;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
        conv_bias_buf_ping_V_0_3_reg_740 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln141_reg_3206 == 1'd1) & (empty_33_reg_2807 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        conv_bias_buf_ping_V_0_4_reg_919 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_0;
    end else if ((((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42)) | ((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68)) | ((icmp_ln114_reg_2989 == 1'd1) & (empty_33_reg_2807 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done)))) begin
        conv_bias_buf_ping_V_0_4_reg_919 <= conv_bias_buf_ping_V_0_3_reg_740;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        conv_bias_buf_ping_V_1_3_reg_729 <= conv_bias_buf_ping_V_1_212_reg_602;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
        conv_bias_buf_ping_V_1_3_reg_729 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln141_reg_3206 == 1'd1) & (empty_33_reg_2807 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        conv_bias_buf_ping_V_1_4_reg_901 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_1;
    end else if ((((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42)) | ((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68)) | ((icmp_ln114_reg_2989 == 1'd1) & (empty_33_reg_2807 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done)))) begin
        conv_bias_buf_ping_V_1_4_reg_901 <= conv_bias_buf_ping_V_1_3_reg_729;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        conv_bias_buf_ping_V_2_3_reg_718 <= conv_bias_buf_ping_V_2_214_reg_590;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
        conv_bias_buf_ping_V_2_3_reg_718 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln141_reg_3206 == 1'd1) & (empty_33_reg_2807 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        conv_bias_buf_ping_V_2_4_reg_883 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_2;
    end else if ((((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42)) | ((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68)) | ((icmp_ln114_reg_2989 == 1'd1) & (empty_33_reg_2807 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done)))) begin
        conv_bias_buf_ping_V_2_4_reg_883 <= conv_bias_buf_ping_V_2_3_reg_718;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        conv_bias_buf_ping_V_3_3_reg_707 <= conv_bias_buf_ping_V_3_216_reg_578;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
        conv_bias_buf_ping_V_3_3_reg_707 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln141_reg_3206 == 1'd1) & (empty_33_reg_2807 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        conv_bias_buf_ping_V_3_4_reg_865 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_3;
    end else if ((((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42)) | ((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state68)) | ((icmp_ln114_reg_2989 == 1'd1) & (empty_33_reg_2807 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done)))) begin
        conv_bias_buf_ping_V_3_4_reg_865 <= conv_bias_buf_ping_V_3_3_reg_707;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter11_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        f_1_reg_820 <= select_ln119_1_reg_3088;
    end else if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        f_1_reg_820 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln119_1_reg_2848_pp1_iter11_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        f_reg_763 <= select_ln119_5_reg_2871;
    end else if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        f_reg_763 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter12_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        i_1_reg_785 <= select_ln122_4_reg_2911;
    end else if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        i_1_reg_785 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter12_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter13 == 1'b1))) begin
        i_2_reg_842 <= select_ln122_1_reg_3128;
    end else if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        i_2_reg_842 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_reg_671 <= 6'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln34_reg_2717 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        i_reg_671 <= select_ln37_1_reg_2749;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter10_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter11 == 1'b1))) begin
        indvar_flatten108_reg_831 <= select_ln122_6_fu_2198_p3;
    end else if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        indvar_flatten108_reg_831 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        indvar_flatten153_reg_808 <= add_ln119_2_reg_3059;
    end else if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        indvar_flatten153_reg_808 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        indvar_flatten167_reg_554 <= select_ln65_1_reg_3043;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten167_reg_554 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        indvar_flatten251_reg_532 <= add_ln62_1_reg_2612;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten251_reg_532 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten41_reg_638 <= 13'd0;
    end else if (((icmp_ln34_fu_1323_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten41_reg_638 <= add_ln34_2_fu_1302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (icmp_ln119_1_reg_2848_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten52_reg_774 <= select_ln122_7_fu_1714_p3;
    end else if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        indvar_flatten52_reg_774 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln119_1_reg_2848 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        indvar_flatten97_reg_751 <= add_ln119_3_reg_2842;
    end else if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        indvar_flatten97_reg_751 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        indvar_flatten_reg_660 <= 12'd0;
    end else if (((icmp_ln34_fu_1323_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_660 <= select_ln37_4_fu_1425_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter11_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        j_1_reg_854 <= add_ln125_1_fu_2263_p2;
    end else if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        j_1_reg_854 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln119_1_reg_2848_pp1_iter11_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        j_2_reg_797 <= add_ln125_fu_1779_p2;
    end else if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
        j_2_reg_797 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        j_reg_682 <= 6'd0;
    end else if (((icmp_ln34_fu_1323_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_reg_682 <= add_ln42_fu_1413_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        ti_reg_543 <= select_ln23_1_reg_2640;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ti_reg_543 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        tj_reg_566 <= select_ln65_reg_2688;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tj_reg_566 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        tk_reg_626 <= add_ln75_reg_3038;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tk_reg_626 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        add_ln115_reg_2993 <= grp_fu_1037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln119_2_reg_3059 <= add_ln119_2_fu_2127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln119_3_reg_2842 <= add_ln119_3_fu_1643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter11_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln122_1_reg_3118 <= add_ln122_1_fu_2236_p2;
        and_ln119_reg_3113 <= and_ln119_fu_2230_p2;
        mul_ln130_2_reg_3108 <= mul_ln130_2_fu_2559_p2;
        select_ln122_reg_3123 <= select_ln122_fu_2247_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter11_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln122_reg_2901 <= add_ln122_fu_1752_p2;
        and_ln119_1_reg_2896 <= and_ln119_1_fu_1746_p2;
        mul_ln130_3_reg_2891 <= mul_ln130_3_fu_2547_p2;
        select_ln122_3_reg_2906 <= select_ln122_3_fu_1763_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_1_reg_2857_pp1_iter12_reg == 1'd0) & (1'd0 == and_ln119_1_reg_2896) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln130_10_reg_2929[18 : 3] <= add_ln130_10_fu_1827_p2[18 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter12_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln130_12_reg_3151 <= add_ln130_12_fu_2320_p2;
        add_ln1495_1_reg_3162 <= add_ln1495_1_fu_2391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter12_reg == 1'd0) & (1'd1 == and_ln119_reg_3113) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln130_15_reg_3157[18 : 3] <= add_ln130_15_fu_2382_p2[18 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter12_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln130_17_reg_2934 <= add_ln130_17_fu_1836_p2;
        add_ln1495_3_reg_2945 <= add_ln1495_3_fu_1907_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter12_reg == 1'd0) & (1'd1 == and_ln119_1_reg_2896) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln130_20_reg_2940[18 : 3] <= add_ln130_20_fu_1898_p2[18 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln119_reg_3113) & (1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln122_reg_3074_pp2_iter12_reg == 1'd0))) begin
        add_ln130_2_reg_3146[18 : 3] <= add_ln130_2_fu_2311_p2[18 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        add_ln130_4_reg_3140 <= add_ln130_4_fu_2272_p2;
        and_ln119_reg_3113_pp2_iter13_reg <= and_ln119_reg_3113;
        empty_41_reg_3069 <= empty_41_fu_2154_p2;
        empty_47_reg_3202_pp2_iter16_reg <= empty_47_reg_3202;
        empty_47_reg_3202_pp2_iter17_reg <= empty_47_reg_3202_pp2_iter16_reg;
        empty_47_reg_3202_pp2_iter18_reg <= empty_47_reg_3202_pp2_iter17_reg;
        empty_47_reg_3202_pp2_iter19_reg <= empty_47_reg_3202_pp2_iter18_reg;
        empty_47_reg_3202_pp2_iter20_reg <= empty_47_reg_3202_pp2_iter19_reg;
        icmp_ln119_reg_3065_pp2_iter10_reg <= icmp_ln119_reg_3065_pp2_iter9_reg;
        icmp_ln119_reg_3065_pp2_iter11_reg <= icmp_ln119_reg_3065_pp2_iter10_reg;
        icmp_ln119_reg_3065_pp2_iter12_reg <= icmp_ln119_reg_3065_pp2_iter11_reg;
        icmp_ln119_reg_3065_pp2_iter13_reg <= icmp_ln119_reg_3065_pp2_iter12_reg;
        icmp_ln119_reg_3065_pp2_iter14_reg <= icmp_ln119_reg_3065_pp2_iter13_reg;
        icmp_ln119_reg_3065_pp2_iter15_reg <= icmp_ln119_reg_3065_pp2_iter14_reg;
        icmp_ln119_reg_3065_pp2_iter2_reg <= icmp_ln119_reg_3065_pp2_iter1_reg;
        icmp_ln119_reg_3065_pp2_iter3_reg <= icmp_ln119_reg_3065_pp2_iter2_reg;
        icmp_ln119_reg_3065_pp2_iter4_reg <= icmp_ln119_reg_3065_pp2_iter3_reg;
        icmp_ln119_reg_3065_pp2_iter5_reg <= icmp_ln119_reg_3065_pp2_iter4_reg;
        icmp_ln119_reg_3065_pp2_iter6_reg <= icmp_ln119_reg_3065_pp2_iter5_reg;
        icmp_ln119_reg_3065_pp2_iter7_reg <= icmp_ln119_reg_3065_pp2_iter6_reg;
        icmp_ln119_reg_3065_pp2_iter8_reg <= icmp_ln119_reg_3065_pp2_iter7_reg;
        icmp_ln119_reg_3065_pp2_iter9_reg <= icmp_ln119_reg_3065_pp2_iter8_reg;
        icmp_ln122_reg_3074_pp2_iter12_reg <= icmp_ln122_reg_3074;
        icmp_ln122_reg_3074_pp2_iter13_reg <= icmp_ln122_reg_3074_pp2_iter12_reg;
        mul_ln130_1_reg_3103 <= mul_ln130_1_fu_2553_p2;
        trunc_ln119_reg_3093_pp2_iter12_reg <= trunc_ln119_reg_3093;
        trunc_ln119_reg_3093_pp2_iter13_reg <= trunc_ln119_reg_3093_pp2_iter12_reg;
        trunc_ln119_reg_3093_pp2_iter14_reg <= trunc_ln119_reg_3093_pp2_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        add_ln130_8_reg_2923 <= add_ln130_8_fu_1788_p2;
        and_ln119_1_reg_2896_pp1_iter13_reg <= and_ln119_1_reg_2896;
        empty_34_reg_2852 <= empty_34_fu_1670_p2;
        empty_40_reg_2985_pp1_iter16_reg <= empty_40_reg_2985;
        empty_40_reg_2985_pp1_iter17_reg <= empty_40_reg_2985_pp1_iter16_reg;
        empty_40_reg_2985_pp1_iter18_reg <= empty_40_reg_2985_pp1_iter17_reg;
        empty_40_reg_2985_pp1_iter19_reg <= empty_40_reg_2985_pp1_iter18_reg;
        empty_40_reg_2985_pp1_iter20_reg <= empty_40_reg_2985_pp1_iter19_reg;
        icmp_ln119_1_reg_2848_pp1_iter10_reg <= icmp_ln119_1_reg_2848_pp1_iter9_reg;
        icmp_ln119_1_reg_2848_pp1_iter11_reg <= icmp_ln119_1_reg_2848_pp1_iter10_reg;
        icmp_ln119_1_reg_2848_pp1_iter12_reg <= icmp_ln119_1_reg_2848_pp1_iter11_reg;
        icmp_ln119_1_reg_2848_pp1_iter13_reg <= icmp_ln119_1_reg_2848_pp1_iter12_reg;
        icmp_ln119_1_reg_2848_pp1_iter14_reg <= icmp_ln119_1_reg_2848_pp1_iter13_reg;
        icmp_ln119_1_reg_2848_pp1_iter15_reg <= icmp_ln119_1_reg_2848_pp1_iter14_reg;
        icmp_ln119_1_reg_2848_pp1_iter2_reg <= icmp_ln119_1_reg_2848_pp1_iter1_reg;
        icmp_ln119_1_reg_2848_pp1_iter3_reg <= icmp_ln119_1_reg_2848_pp1_iter2_reg;
        icmp_ln119_1_reg_2848_pp1_iter4_reg <= icmp_ln119_1_reg_2848_pp1_iter3_reg;
        icmp_ln119_1_reg_2848_pp1_iter5_reg <= icmp_ln119_1_reg_2848_pp1_iter4_reg;
        icmp_ln119_1_reg_2848_pp1_iter6_reg <= icmp_ln119_1_reg_2848_pp1_iter5_reg;
        icmp_ln119_1_reg_2848_pp1_iter7_reg <= icmp_ln119_1_reg_2848_pp1_iter6_reg;
        icmp_ln119_1_reg_2848_pp1_iter8_reg <= icmp_ln119_1_reg_2848_pp1_iter7_reg;
        icmp_ln119_1_reg_2848_pp1_iter9_reg <= icmp_ln119_1_reg_2848_pp1_iter8_reg;
        icmp_ln122_1_reg_2857_pp1_iter12_reg <= icmp_ln122_1_reg_2857;
        icmp_ln122_1_reg_2857_pp1_iter13_reg <= icmp_ln122_1_reg_2857_pp1_iter12_reg;
        mul_ln130_reg_2886 <= mul_ln130_fu_2541_p2;
        trunc_ln119_1_reg_2876_pp1_iter12_reg <= trunc_ln119_1_reg_2876;
        trunc_ln119_1_reg_2876_pp1_iter13_reg <= trunc_ln119_1_reg_2876_pp1_iter12_reg;
        trunc_ln119_1_reg_2876_pp1_iter14_reg <= trunc_ln119_1_reg_2876_pp1_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        add_ln142_reg_3210 <= grp_fu_1037_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln23_reg_2658 <= add_ln23_fu_1152_p2;
        icmp_ln79_reg_2693 <= icmp_ln79_fu_1290_p2;
        select_ln24_reg_2665 <= select_ln24_fu_1198_p3;
        select_ln65_reg_2688 <= select_ln65_fu_1282_p3;
        trunc_ln39_2_mid2_reg_2646 <= {{mul_ln23_fu_1136_p2[9:1]}};
        zext_ln130_2_reg_2673[10 : 3] <= zext_ln130_2_fu_1258_p1[10 : 3];
        zext_ln65_reg_2678[10 : 3] <= zext_ln65_fu_1278_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_1323_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln37_reg_2739 <= add_ln37_fu_1375_p2;
        add_ln46_1_reg_2755 <= add_ln46_1_fu_1407_p2;
        and_ln34_reg_2733 <= and_ln34_fu_1369_p2;
        icmp_ln37_reg_2721 <= icmp_ln37_fu_1335_p2;
        select_ln37_reg_2744 <= select_ln37_fu_1387_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln39_reg_2707 <= add_ln39_fu_1312_p2;
        empty_30_reg_2712 <= empty_30_fu_1317_p2;
        icmp_ln34_reg_2717 <= icmp_ln34_fu_1323_p2;
        icmp_ln34_reg_2717_pp0_iter1_reg <= icmp_ln34_reg_2717;
        select_ln34_1_reg_2727_pp0_iter1_reg <= select_ln34_1_reg_2727;
        select_ln37_1_reg_2749_pp0_iter1_reg <= select_ln37_1_reg_2749;
        select_ln37_reg_2744_pp0_iter1_reg <= select_ln37_reg_2744;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2717_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln47_reg_2790 <= grp_fu_2533_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln46_fu_1518_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln34_reg_2717 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln49_1_reg_2779[22 : 1] <= add_ln49_1_fu_1542_p2[22 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln62_1_reg_2612 <= add_ln62_1_fu_1042_p2;
        empty_29_reg_2617[10 : 3] <= empty_29_fu_1076_p2[10 : 3];
        shl_ln130_6_reg_2622[10 : 3] <= shl_ln130_6_fu_1092_p3[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        add_ln75_reg_3038 <= add_ln75_fu_2069_p2;
        select_ln65_1_reg_3043 <= select_ln65_1_fu_2080_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_storemerge_reg_693 <= ap_phi_reg_pp0_iter9_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_storemerge_reg_693 <= ap_phi_reg_pp0_iter10_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_693 <= ap_phi_reg_pp0_iter0_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_storemerge_reg_693 <= ap_phi_reg_pp0_iter2_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_storemerge_reg_693 <= ap_phi_reg_pp0_iter3_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_storemerge_reg_693 <= ap_phi_reg_pp0_iter4_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_storemerge_reg_693 <= ap_phi_reg_pp0_iter5_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_storemerge_reg_693 <= ap_phi_reg_pp0_iter6_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_storemerge_reg_693 <= ap_phi_reg_pp0_iter7_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_storemerge_reg_693 <= ap_phi_reg_pp0_iter8_storemerge_reg_693;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        conv_bias_buf_ping_V_0_210_reg_614 <= conv_bias_buf_ping_V_0_4_reg_919;
        conv_bias_buf_ping_V_1_212_reg_602 <= conv_bias_buf_ping_V_1_4_reg_901;
        conv_bias_buf_ping_V_2_214_reg_590 <= conv_bias_buf_ping_V_2_4_reg_883;
        conv_bias_buf_ping_V_3_216_reg_578 <= conv_bias_buf_ping_V_3_4_reg_865;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_2989 == 1'd1) & (empty_33_reg_2807 == 1'd0) & (1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
        conv_bias_buf_pong_V_0_1_fu_242 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_0;
        conv_bias_buf_pong_V_1_1_fu_246 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_1;
        conv_bias_buf_pong_V_2_1_fu_250 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_2;
        conv_bias_buf_pong_V_3_1_fu_254 <= grp_load_layer_params_from_DRAM_fu_963_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        conv_bias_buf_pong_V_0_1_load_1_reg_2998 <= conv_bias_buf_pong_V_0_1_fu_242;
        conv_bias_buf_pong_V_1_1_load_1_reg_3003 <= conv_bias_buf_pong_V_1_1_fu_246;
        conv_bias_buf_pong_V_2_1_load_1_reg_3008 <= conv_bias_buf_pong_V_2_1_fu_250;
        conv_bias_buf_pong_V_3_1_load_1_reg_3013 <= conv_bias_buf_pong_V_3_1_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_33_fu_1600_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        conv_bias_buf_pong_V_0_1_load_reg_2811 <= conv_bias_buf_pong_V_0_1_fu_242;
        conv_bias_buf_pong_V_1_1_load_reg_2816 <= conv_bias_buf_pong_V_1_1_fu_246;
        conv_bias_buf_pong_V_2_1_load_reg_2821 <= conv_bias_buf_pong_V_2_1_fu_250;
        conv_bias_buf_pong_V_3_1_load_reg_2826 <= conv_bias_buf_pong_V_3_1_fu_254;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        empty_32_reg_2800 <= empty_32_fu_1597_p1;
        empty_33_reg_2807 <= empty_33_fu_1600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter13_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        empty_38_reg_2976 <= empty_38_fu_2000_p2;
        fm_addr_2_reg_2970 <= sext_ln122_1_fu_1983_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter14_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        empty_40_reg_2985 <= empty_40_fu_2039_p2;
        select_ln128_reg_2980 <= select_ln128_fu_2031_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter13_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        empty_45_reg_3193 <= empty_45_fu_2484_p2;
        fm_addr_1_reg_3187 <= sext_ln122_fu_2467_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (icmp_ln119_reg_3065_pp2_iter14_reg == 1'd0))) begin
        empty_47_reg_3202 <= empty_47_fu_2523_p2;
        select_ln128_1_reg_3197 <= select_ln128_1_fu_2515_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op246_read_state14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fm_addr_read_reg_2795 <= fm_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_reg_2717_pp0_iter1_reg == 1'd0) & (or_ln46_reg_2775 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fm_addr_reg_2784 <= sext_ln49_fu_1575_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        icmp_ln114_reg_2989 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln119_1_reg_2848 <= icmp_ln119_1_fu_1649_p2;
        icmp_ln119_1_reg_2848_pp1_iter1_reg <= icmp_ln119_1_reg_2848;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln119_reg_3065 <= icmp_ln119_fu_2133_p2;
        icmp_ln119_reg_3065_pp2_iter1_reg <= icmp_ln119_reg_3065;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln122_1_reg_2857 <= icmp_ln122_1_fu_1681_p2;
        p_mid163_reg_2866 <= p_mid163_fu_1691_p2;
        trunc_ln119_1_reg_2876 <= trunc_ln119_1_fu_1704_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter10_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln122_reg_3074 <= icmp_ln122_fu_2165_p2;
        p_mid1119_reg_3083 <= p_mid1119_fu_2175_p2;
        trunc_ln119_reg_3093 <= trunc_ln119_fu_2188_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        icmp_ln141_reg_3206 <= grp_fu_1032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln34_reg_2717_pp0_iter10_reg <= icmp_ln34_reg_2717_pp0_iter9_reg;
        icmp_ln34_reg_2717_pp0_iter2_reg <= icmp_ln34_reg_2717_pp0_iter1_reg;
        icmp_ln34_reg_2717_pp0_iter3_reg <= icmp_ln34_reg_2717_pp0_iter2_reg;
        icmp_ln34_reg_2717_pp0_iter4_reg <= icmp_ln34_reg_2717_pp0_iter3_reg;
        icmp_ln34_reg_2717_pp0_iter5_reg <= icmp_ln34_reg_2717_pp0_iter4_reg;
        icmp_ln34_reg_2717_pp0_iter6_reg <= icmp_ln34_reg_2717_pp0_iter5_reg;
        icmp_ln34_reg_2717_pp0_iter7_reg <= icmp_ln34_reg_2717_pp0_iter6_reg;
        icmp_ln34_reg_2717_pp0_iter8_reg <= icmp_ln34_reg_2717_pp0_iter7_reg;
        icmp_ln34_reg_2717_pp0_iter9_reg <= icmp_ln34_reg_2717_pp0_iter8_reg;
        or_ln46_reg_2775_pp0_iter10_reg <= or_ln46_reg_2775_pp0_iter9_reg;
        or_ln46_reg_2775_pp0_iter2_reg <= or_ln46_reg_2775;
        or_ln46_reg_2775_pp0_iter3_reg <= or_ln46_reg_2775_pp0_iter2_reg;
        or_ln46_reg_2775_pp0_iter4_reg <= or_ln46_reg_2775_pp0_iter3_reg;
        or_ln46_reg_2775_pp0_iter5_reg <= or_ln46_reg_2775_pp0_iter4_reg;
        or_ln46_reg_2775_pp0_iter6_reg <= or_ln46_reg_2775_pp0_iter5_reg;
        or_ln46_reg_2775_pp0_iter7_reg <= or_ln46_reg_2775_pp0_iter6_reg;
        or_ln46_reg_2775_pp0_iter8_reg <= or_ln46_reg_2775_pp0_iter7_reg;
        or_ln46_reg_2775_pp0_iter9_reg <= or_ln46_reg_2775_pp0_iter8_reg;
        select_ln34_1_reg_2727_pp0_iter10_reg <= select_ln34_1_reg_2727_pp0_iter9_reg;
        select_ln34_1_reg_2727_pp0_iter2_reg <= select_ln34_1_reg_2727_pp0_iter1_reg;
        select_ln34_1_reg_2727_pp0_iter3_reg <= select_ln34_1_reg_2727_pp0_iter2_reg;
        select_ln34_1_reg_2727_pp0_iter4_reg <= select_ln34_1_reg_2727_pp0_iter3_reg;
        select_ln34_1_reg_2727_pp0_iter5_reg <= select_ln34_1_reg_2727_pp0_iter4_reg;
        select_ln34_1_reg_2727_pp0_iter6_reg <= select_ln34_1_reg_2727_pp0_iter5_reg;
        select_ln34_1_reg_2727_pp0_iter7_reg <= select_ln34_1_reg_2727_pp0_iter6_reg;
        select_ln34_1_reg_2727_pp0_iter8_reg <= select_ln34_1_reg_2727_pp0_iter7_reg;
        select_ln34_1_reg_2727_pp0_iter9_reg <= select_ln34_1_reg_2727_pp0_iter8_reg;
        select_ln37_1_reg_2749_pp0_iter2_reg <= select_ln37_1_reg_2749_pp0_iter1_reg;
        select_ln37_1_reg_2749_pp0_iter3_reg <= select_ln37_1_reg_2749_pp0_iter2_reg;
        select_ln37_1_reg_2749_pp0_iter4_reg <= select_ln37_1_reg_2749_pp0_iter3_reg;
        select_ln37_1_reg_2749_pp0_iter5_reg <= select_ln37_1_reg_2749_pp0_iter4_reg;
        select_ln37_1_reg_2749_pp0_iter6_reg <= select_ln37_1_reg_2749_pp0_iter5_reg;
        select_ln37_1_reg_2749_pp0_iter7_reg <= select_ln37_1_reg_2749_pp0_iter6_reg;
        select_ln37_1_reg_2749_pp0_iter8_reg <= select_ln37_1_reg_2749_pp0_iter7_reg;
        select_ln37_1_reg_2749_pp0_iter9_reg <= select_ln37_1_reg_2749_pp0_iter8_reg;
        select_ln37_reg_2744_pp0_iter2_reg <= select_ln37_reg_2744_pp0_iter1_reg;
        select_ln37_reg_2744_pp0_iter3_reg <= select_ln37_reg_2744_pp0_iter2_reg;
        select_ln37_reg_2744_pp0_iter4_reg <= select_ln37_reg_2744_pp0_iter3_reg;
        select_ln37_reg_2744_pp0_iter5_reg <= select_ln37_reg_2744_pp0_iter4_reg;
        select_ln37_reg_2744_pp0_iter6_reg <= select_ln37_reg_2744_pp0_iter5_reg;
        select_ln37_reg_2744_pp0_iter7_reg <= select_ln37_reg_2744_pp0_iter6_reg;
        select_ln37_reg_2744_pp0_iter8_reg <= select_ln37_reg_2744_pp0_iter7_reg;
        select_ln37_reg_2744_pp0_iter9_reg <= select_ln37_reg_2744_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln62_fu_1100_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln65_reg_2630 <= icmp_ln65_fu_1112_p2;
        select_ln23_1_reg_2640 <= select_ln23_1_fu_1118_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        input_feature_map_read_reg_2607 <= input_feature_map;
        layer_bias_read_reg_2597 <= layer_bias;
        layer_weights_read_reg_2602 <= layer_weights;
        output_feature_map_read_reg_2589 <= output_feature_map;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln34_reg_2717 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln34_reg_2770 <= mul_ln34_fu_1436_p2;
        or_ln46_reg_2775 <= or_ln46_fu_1518_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_mid129_reg_2697 <= p_mid129_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter10_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter11 == 1'b1))) begin
        select_ln119_1_reg_3088 <= select_ln119_1_fu_2180_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter11 == 1'b1) & (icmp_ln119_1_reg_2848_pp1_iter10_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln119_5_reg_2871 <= select_ln119_5_fu_1696_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln119_reg_3065_pp2_iter11_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        select_ln122_1_reg_3128 <= select_ln122_1_fu_2255_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln119_1_reg_2848_pp1_iter11_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln122_4_reg_2911 <= select_ln122_4_fu_1771_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_fu_1323_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln34_1_reg_2727 <= select_ln34_1_fu_1349_p3;
        select_ln37_1_reg_2749 <= select_ln37_1_fu_1395_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        shl_ln114_1_reg_3048[5 : 2] <= shl_ln114_1_fu_2087_p3[5 : 2];
        zext_ln130_3_reg_3054[18 : 3] <= zext_ln130_3_fu_2123_p1[18 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        shl_ln_reg_2831[5 : 2] <= shl_ln_fu_1603_p3[5 : 2];
        zext_ln130_4_reg_2837[18 : 3] <= zext_ln130_4_fu_1639_p1[18 : 3];
    end
end

always @ (*) begin
    if ((icmp_ln34_fu_1323_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (ap_enable_reg_pp1_iter13 == 1'b0))) begin
        ap_condition_pp1_exit_iter14_state34 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter14_state34 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_1_fu_1649_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter14 == 1'b1) & (ap_enable_reg_pp2_iter13 == 1'b0))) begin
        ap_condition_pp2_exit_iter14_state60 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter14_state60 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_fu_2133_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
        ap_condition_pp2_flush_enable = 1'b1;
    end else begin
        ap_condition_pp2_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1100_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter21 == 1'b0) & (ap_enable_reg_pp1_iter16 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter20 == 1'b0) & (ap_enable_reg_pp1_iter19 == 1'b0) & (ap_enable_reg_pp1_iter18 == 1'b0) & (ap_enable_reg_pp1_iter17 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter21 == 1'b0) & (ap_enable_reg_pp2_iter16 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter20 == 1'b0) & (ap_enable_reg_pp2_iter19 == 1'b0) & (ap_enable_reg_pp2_iter18 == 1'b0) & (ap_enable_reg_pp2_iter17 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln34_reg_2717 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_c_phi_fu_653_p4 = select_ln34_1_reg_2727;
    end else begin
        ap_phi_mux_c_phi_fu_653_p4 = c_reg_649;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_3065_pp2_iter11_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        ap_phi_mux_f_1_phi_fu_824_p4 = select_ln119_1_reg_3088;
    end else begin
        ap_phi_mux_f_1_phi_fu_824_p4 = f_1_reg_820;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter12 == 1'b1) & (icmp_ln119_1_reg_2848_pp1_iter11_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0))) begin
        ap_phi_mux_f_phi_fu_767_p4 = select_ln119_5_reg_2871;
    end else begin
        ap_phi_mux_f_phi_fu_767_p4 = f_reg_763;
    end
end

always @ (*) begin
    if (((icmp_ln119_1_reg_2848_pp1_iter12_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        ap_phi_mux_i_1_phi_fu_789_p4 = select_ln122_4_reg_2911;
    end else begin
        ap_phi_mux_i_1_phi_fu_789_p4 = i_1_reg_785;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_3065_pp2_iter12_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter13 == 1'b1))) begin
        ap_phi_mux_i_2_phi_fu_846_p4 = select_ln122_1_reg_3128;
    end else begin
        ap_phi_mux_i_2_phi_fu_846_p4 = i_2_reg_842;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln34_reg_2717 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_675_p4 = select_ln37_1_reg_2749;
    end else begin
        ap_phi_mux_i_phi_fu_675_p4 = i_reg_671;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_3065 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten153_phi_fu_812_p4 = add_ln119_2_reg_3059;
    end else begin
        ap_phi_mux_indvar_flatten153_phi_fu_812_p4 = indvar_flatten153_reg_808;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln119_1_reg_2848 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten97_phi_fu_755_p4 = add_ln119_3_reg_2842;
    end else begin
        ap_phi_mux_indvar_flatten97_phi_fu_755_p4 = indvar_flatten97_reg_751;
    end
end

always @ (*) begin
    if (((or_ln46_reg_2775_pp0_iter10_reg == 1'd0) & (icmp_ln34_reg_2717_pp0_iter10_reg == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_697_p4 = fm_addr_read_reg_2795;
    end else begin
        ap_phi_mux_storemerge_phi_fu_697_p4 = ap_phi_reg_pp0_iter11_storemerge_reg_693;
    end
end

always @ (*) begin
    if (((icmp_ln62_fu_1100_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_0_address0 = zext_ln47_2_fu_1591_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_0_address0 = grp_conv_7x7_fu_937_X_buf_address0;
    end else begin
        conv_in_buf_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_0_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_0_ce0 = grp_conv_7x7_fu_937_X_buf_ce0;
    end else begin
        conv_in_buf_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_0_ce1 = grp_conv_7x7_fu_937_X_buf_ce1;
    end else begin
        conv_in_buf_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln34_1_reg_2727_pp0_iter10_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_0_we0 = 1'b1;
    end else begin
        conv_in_buf_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_1_address0 = zext_ln47_2_fu_1591_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_1_address0 = grp_conv_7x7_fu_937_X_buf4_address0;
    end else begin
        conv_in_buf_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_1_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_1_ce0 = grp_conv_7x7_fu_937_X_buf4_ce0;
    end else begin
        conv_in_buf_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_1_ce1 = grp_conv_7x7_fu_937_X_buf4_ce1;
    end else begin
        conv_in_buf_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln34_1_reg_2727_pp0_iter10_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_1_we0 = 1'b1;
    end else begin
        conv_in_buf_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_2_address0 = zext_ln47_2_fu_1591_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_2_address0 = grp_conv_7x7_fu_937_X_buf5_address0;
    end else begin
        conv_in_buf_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_2_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_2_ce0 = grp_conv_7x7_fu_937_X_buf5_ce0;
    end else begin
        conv_in_buf_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_in_buf_V_2_ce1 = grp_conv_7x7_fu_937_X_buf5_ce1;
    end else begin
        conv_in_buf_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln34_1_reg_2727_pp0_iter10_reg == 2'd0) & ~(select_ln34_1_reg_2727_pp0_iter10_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        conv_in_buf_V_2_we0 = 1'b1;
    end else begin
        conv_in_buf_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter14 == 1'b1))) begin
        conv_out_buf_0_V_address0 = zext_ln1495_6_fu_2471_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        conv_out_buf_0_V_address0 = zext_ln1495_9_fu_1987_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_0_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_0_V_address0 = grp_conv_7x7_fu_937_Y_buf_address0;
    end else begin
        conv_out_buf_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        conv_out_buf_0_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_0_V_ce0 = grp_conv_7x7_fu_937_Y_buf_ce0;
    end else begin
        conv_out_buf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv_out_buf_0_V_d0 = 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_0_V_d0 = grp_conv_7x7_fu_937_Y_buf_d0;
    end else begin
        conv_out_buf_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        conv_out_buf_0_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_0_V_we0 = grp_conv_7x7_fu_937_Y_buf_we0;
    end else begin
        conv_out_buf_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter14 == 1'b1))) begin
        conv_out_buf_1_V_address0 = zext_ln1495_6_fu_2471_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        conv_out_buf_1_V_address0 = zext_ln1495_9_fu_1987_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_1_V_address0 = grp_conv_7x7_fu_937_Y_buf1_address0;
    end else begin
        conv_out_buf_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter14 == 1'b1)))) begin
        conv_out_buf_1_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_1_V_ce0 = grp_conv_7x7_fu_937_Y_buf1_ce0;
    end else begin
        conv_out_buf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_1_V_we0 = grp_conv_7x7_fu_937_Y_buf1_we0;
    end else begin
        conv_out_buf_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter14 == 1'b1))) begin
        conv_out_buf_2_V_address0 = zext_ln1495_6_fu_2471_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        conv_out_buf_2_V_address0 = zext_ln1495_9_fu_1987_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_2_V_address0 = grp_conv_7x7_fu_937_Y_buf2_address0;
    end else begin
        conv_out_buf_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter14 == 1'b1)))) begin
        conv_out_buf_2_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_2_V_ce0 = grp_conv_7x7_fu_937_Y_buf2_ce0;
    end else begin
        conv_out_buf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_2_V_we0 = grp_conv_7x7_fu_937_Y_buf2_we0;
    end else begin
        conv_out_buf_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter14 == 1'b1))) begin
        conv_out_buf_3_V_address0 = zext_ln1495_6_fu_2471_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter14 == 1'b1))) begin
        conv_out_buf_3_V_address0 = zext_ln1495_9_fu_1987_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_3_V_address0 = grp_conv_7x7_fu_937_Y_buf3_address0;
    end else begin
        conv_out_buf_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter14 == 1'b1)))) begin
        conv_out_buf_3_V_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_3_V_ce0 = grp_conv_7x7_fu_937_Y_buf3_ce0;
    end else begin
        conv_out_buf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state19))) begin
        conv_out_buf_3_V_we0 = grp_conv_7x7_fu_937_Y_buf3_we0;
    end else begin
        conv_out_buf_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_0_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_0_address0 = grp_conv_7x7_fu_937_W_buf_address0;
    end else begin
        conv_wt_buf_ping_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_0_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_0_ce0 = grp_conv_7x7_fu_937_W_buf_ce0;
    end else begin
        conv_wt_buf_ping_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_0_ce1 = grp_conv_7x7_fu_937_W_buf_ce1;
    end else begin
        conv_wt_buf_ping_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_0_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf_we0;
    end else begin
        conv_wt_buf_ping_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_1_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf1_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_1_address0 = grp_conv_7x7_fu_937_W_buf6_address0;
    end else begin
        conv_wt_buf_ping_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_1_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_1_ce0 = grp_conv_7x7_fu_937_W_buf6_ce0;
    end else begin
        conv_wt_buf_ping_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_1_ce1 = grp_conv_7x7_fu_937_W_buf6_ce1;
    end else begin
        conv_wt_buf_ping_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_1_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf1_we0;
    end else begin
        conv_wt_buf_ping_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_2_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf2_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_2_address0 = grp_conv_7x7_fu_937_W_buf7_address0;
    end else begin
        conv_wt_buf_ping_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_2_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_2_ce0 = grp_conv_7x7_fu_937_W_buf7_ce0;
    end else begin
        conv_wt_buf_ping_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_2_ce1 = grp_conv_7x7_fu_937_W_buf7_ce1;
    end else begin
        conv_wt_buf_ping_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_2_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf2_we0;
    end else begin
        conv_wt_buf_ping_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_3_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf3_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_3_address0 = grp_conv_7x7_fu_937_W_buf8_address0;
    end else begin
        conv_wt_buf_ping_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_3_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_3_ce0 = grp_conv_7x7_fu_937_W_buf8_ce0;
    end else begin
        conv_wt_buf_ping_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_3_ce1 = grp_conv_7x7_fu_937_W_buf8_ce1;
    end else begin
        conv_wt_buf_ping_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_3_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf3_we0;
    end else begin
        conv_wt_buf_ping_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_4_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf4_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_4_address0 = grp_conv_7x7_fu_937_W_buf9_address0;
    end else begin
        conv_wt_buf_ping_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_4_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_4_ce0 = grp_conv_7x7_fu_937_W_buf9_ce0;
    end else begin
        conv_wt_buf_ping_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_4_ce1 = grp_conv_7x7_fu_937_W_buf9_ce1;
    end else begin
        conv_wt_buf_ping_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_4_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf4_we0;
    end else begin
        conv_wt_buf_ping_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_5_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf5_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_5_address0 = grp_conv_7x7_fu_937_W_buf10_address0;
    end else begin
        conv_wt_buf_ping_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_5_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_5_ce0 = grp_conv_7x7_fu_937_W_buf10_ce0;
    end else begin
        conv_wt_buf_ping_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_5_ce1 = grp_conv_7x7_fu_937_W_buf10_ce1;
    end else begin
        conv_wt_buf_ping_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_5_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf5_we0;
    end else begin
        conv_wt_buf_ping_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_6_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf6_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_6_address0 = grp_conv_7x7_fu_937_W_buf11_address0;
    end else begin
        conv_wt_buf_ping_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_6_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_6_ce0 = grp_conv_7x7_fu_937_W_buf11_ce0;
    end else begin
        conv_wt_buf_ping_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        conv_wt_buf_ping_V_6_ce1 = grp_conv_7x7_fu_937_W_buf11_ce1;
    end else begin
        conv_wt_buf_ping_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        conv_wt_buf_ping_V_6_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf6_we0;
    end else begin
        conv_wt_buf_ping_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_0_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_0_address0 = grp_conv_7x7_fu_937_W_buf_address0;
    end else begin
        conv_wt_buf_pong_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_0_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_0_ce0 = grp_conv_7x7_fu_937_W_buf_ce0;
    end else begin
        conv_wt_buf_pong_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_0_ce1 = grp_conv_7x7_fu_937_W_buf_ce1;
    end else begin
        conv_wt_buf_pong_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_0_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf_we0;
    end else begin
        conv_wt_buf_pong_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_1_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf1_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_1_address0 = grp_conv_7x7_fu_937_W_buf6_address0;
    end else begin
        conv_wt_buf_pong_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_1_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_1_ce0 = grp_conv_7x7_fu_937_W_buf6_ce0;
    end else begin
        conv_wt_buf_pong_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_1_ce1 = grp_conv_7x7_fu_937_W_buf6_ce1;
    end else begin
        conv_wt_buf_pong_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_1_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf1_we0;
    end else begin
        conv_wt_buf_pong_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_2_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf2_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_2_address0 = grp_conv_7x7_fu_937_W_buf7_address0;
    end else begin
        conv_wt_buf_pong_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_2_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_2_ce0 = grp_conv_7x7_fu_937_W_buf7_ce0;
    end else begin
        conv_wt_buf_pong_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_2_ce1 = grp_conv_7x7_fu_937_W_buf7_ce1;
    end else begin
        conv_wt_buf_pong_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_2_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf2_we0;
    end else begin
        conv_wt_buf_pong_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_3_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf3_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_3_address0 = grp_conv_7x7_fu_937_W_buf8_address0;
    end else begin
        conv_wt_buf_pong_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_3_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_3_ce0 = grp_conv_7x7_fu_937_W_buf8_ce0;
    end else begin
        conv_wt_buf_pong_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_3_ce1 = grp_conv_7x7_fu_937_W_buf8_ce1;
    end else begin
        conv_wt_buf_pong_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_3_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf3_we0;
    end else begin
        conv_wt_buf_pong_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_4_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf4_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_4_address0 = grp_conv_7x7_fu_937_W_buf9_address0;
    end else begin
        conv_wt_buf_pong_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_4_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_4_ce0 = grp_conv_7x7_fu_937_W_buf9_ce0;
    end else begin
        conv_wt_buf_pong_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_4_ce1 = grp_conv_7x7_fu_937_W_buf9_ce1;
    end else begin
        conv_wt_buf_pong_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_4_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf4_we0;
    end else begin
        conv_wt_buf_pong_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_5_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf5_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_5_address0 = grp_conv_7x7_fu_937_W_buf10_address0;
    end else begin
        conv_wt_buf_pong_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_5_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_5_ce0 = grp_conv_7x7_fu_937_W_buf10_ce0;
    end else begin
        conv_wt_buf_pong_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_5_ce1 = grp_conv_7x7_fu_937_W_buf10_ce1;
    end else begin
        conv_wt_buf_pong_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_5_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf5_we0;
    end else begin
        conv_wt_buf_pong_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_6_address0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf6_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_6_address0 = grp_conv_7x7_fu_937_W_buf11_address0;
    end else begin
        conv_wt_buf_pong_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_6_ce0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_6_ce0 = grp_conv_7x7_fu_937_W_buf11_ce0;
    end else begin
        conv_wt_buf_pong_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        conv_wt_buf_pong_V_6_ce1 = grp_conv_7x7_fu_937_W_buf11_ce1;
    end else begin
        conv_wt_buf_pong_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        conv_wt_buf_pong_V_6_we0 = grp_load_layer_params_from_DRAM_fu_963_weight_buf6_we0;
    end else begin
        conv_wt_buf_pong_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op235_readreq_state7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fm_ARVALID = 1'b1;
    end else begin
        fm_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((empty_45_reg_3193 == 1'd1) & (ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        fm_AWADDR = fm_addr_1_reg_3187;
    end else if (((empty_38_reg_2976 == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        fm_AWADDR = fm_addr_2_reg_2970;
    end else begin
        fm_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((empty_45_reg_3193 == 1'd1) & (ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((empty_38_reg_2976 == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        fm_AWVALID = 1'b1;
    end else begin
        fm_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((empty_47_reg_3202_pp2_iter20_reg == 1'd1) & (ap_enable_reg_pp2_iter21 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((empty_40_reg_2985_pp1_iter20_reg == 1'd1) & (ap_enable_reg_pp1_iter21 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        fm_BREADY = 1'b1;
    end else begin
        fm_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op246_read_state14 == 1'b1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fm_RREADY = 1'b1;
    end else begin
        fm_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln119_reg_3065_pp2_iter15_reg == 1'd0) & (ap_enable_reg_pp2_iter16 == 1'b1) & (1'b0 == ap_block_pp2_stage0_01001))) begin
        fm_WDATA = zext_ln130_9_fu_2529_p1;
    end else if (((icmp_ln119_1_reg_2848_pp1_iter15_reg == 1'd0) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001))) begin
        fm_WDATA = zext_ln130_12_fu_2045_p1;
    end else begin
        fm_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln119_reg_3065_pp2_iter15_reg == 1'd0) & (ap_enable_reg_pp2_iter16 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001)) | ((icmp_ln119_1_reg_2848_pp1_iter15_reg == 1'd0) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)))) begin
        fm_WVALID = 1'b1;
    end else begin
        fm_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln46_reg_2775_pp0_iter2_reg == 1'd0) & (icmp_ln34_reg_2717_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        fm_blk_n_AR = m_axi_fm_ARREADY;
    end else begin
        fm_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((empty_45_reg_3193 == 1'd1) & (ap_enable_reg_pp2_iter15 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((empty_38_reg_2976 == 1'd1) & (ap_enable_reg_pp1_iter15 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        fm_blk_n_AW = m_axi_fm_AWREADY;
    end else begin
        fm_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((((empty_47_reg_3202_pp2_iter20_reg == 1'd1) & (ap_enable_reg_pp2_iter21 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((empty_40_reg_2985_pp1_iter20_reg == 1'd1) & (ap_enable_reg_pp1_iter21 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        fm_blk_n_B = m_axi_fm_BVALID;
    end else begin
        fm_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln46_reg_2775_pp0_iter9_reg == 1'd0) & (icmp_ln34_reg_2717_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fm_blk_n_R = m_axi_fm_RVALID;
    end else begin
        fm_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln119_reg_3065_pp2_iter15_reg == 1'd0) & (ap_enable_reg_pp2_iter16 == 1'b1) & (1'b0 == ap_block_pp2_stage0)) | ((icmp_ln119_1_reg_2848_pp1_iter15_reg == 1'd0) & (ap_enable_reg_pp1_iter16 == 1'b1) & (1'b0 == ap_block_pp1_stage0)))) begin
        fm_blk_n_W = m_axi_fm_WREADY;
    end else begin
        fm_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf10_q0 = conv_wt_buf_ping_V_5_q0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf10_q0 = conv_wt_buf_pong_V_5_q0;
    end else begin
        grp_conv_7x7_fu_937_W_buf10_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf10_q1 = conv_wt_buf_ping_V_5_q1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf10_q1 = conv_wt_buf_pong_V_5_q1;
    end else begin
        grp_conv_7x7_fu_937_W_buf10_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf11_q0 = conv_wt_buf_ping_V_6_q0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf11_q0 = conv_wt_buf_pong_V_6_q0;
    end else begin
        grp_conv_7x7_fu_937_W_buf11_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf11_q1 = conv_wt_buf_ping_V_6_q1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf11_q1 = conv_wt_buf_pong_V_6_q1;
    end else begin
        grp_conv_7x7_fu_937_W_buf11_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf6_q0 = conv_wt_buf_ping_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf6_q0 = conv_wt_buf_pong_V_1_q0;
    end else begin
        grp_conv_7x7_fu_937_W_buf6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf6_q1 = conv_wt_buf_ping_V_1_q1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf6_q1 = conv_wt_buf_pong_V_1_q1;
    end else begin
        grp_conv_7x7_fu_937_W_buf6_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf7_q0 = conv_wt_buf_ping_V_2_q0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf7_q0 = conv_wt_buf_pong_V_2_q0;
    end else begin
        grp_conv_7x7_fu_937_W_buf7_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf7_q1 = conv_wt_buf_ping_V_2_q1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf7_q1 = conv_wt_buf_pong_V_2_q1;
    end else begin
        grp_conv_7x7_fu_937_W_buf7_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf8_q0 = conv_wt_buf_ping_V_3_q0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf8_q0 = conv_wt_buf_pong_V_3_q0;
    end else begin
        grp_conv_7x7_fu_937_W_buf8_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf8_q1 = conv_wt_buf_ping_V_3_q1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf8_q1 = conv_wt_buf_pong_V_3_q1;
    end else begin
        grp_conv_7x7_fu_937_W_buf8_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf9_q0 = conv_wt_buf_ping_V_4_q0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf9_q0 = conv_wt_buf_pong_V_4_q0;
    end else begin
        grp_conv_7x7_fu_937_W_buf9_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf9_q1 = conv_wt_buf_ping_V_4_q1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf9_q1 = conv_wt_buf_pong_V_4_q1;
    end else begin
        grp_conv_7x7_fu_937_W_buf9_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf_q0 = conv_wt_buf_ping_V_0_q0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf_q0 = conv_wt_buf_pong_V_0_q0;
    end else begin
        grp_conv_7x7_fu_937_W_buf_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_W_buf_q1 = conv_wt_buf_ping_V_0_q1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_W_buf_q1 = conv_wt_buf_pong_V_0_q1;
    end else begin
        grp_conv_7x7_fu_937_W_buf_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_p_read = conv_bias_buf_ping_V_0_3_reg_740;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_p_read = conv_bias_buf_pong_V_0_1_load_reg_2811;
    end else begin
        grp_conv_7x7_fu_937_p_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_p_read1 = conv_bias_buf_ping_V_1_3_reg_729;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_p_read1 = conv_bias_buf_pong_V_1_1_load_reg_2816;
    end else begin
        grp_conv_7x7_fu_937_p_read1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_p_read2 = conv_bias_buf_ping_V_2_3_reg_718;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_p_read2 = conv_bias_buf_pong_V_2_1_load_reg_2821;
    end else begin
        grp_conv_7x7_fu_937_p_read2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_conv_7x7_fu_937_p_read3 = conv_bias_buf_ping_V_3_3_reg_707;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        grp_conv_7x7_fu_937_p_read3 = conv_bias_buf_pong_V_3_1_load_reg_2826;
    end else begin
        grp_conv_7x7_fu_937_p_read3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_1655_ce = 1'b1;
    end else begin
        grp_fu_1655_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_1661_ce = 1'b1;
    end else begin
        grp_fu_1661_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        grp_fu_2139_ce = 1'b1;
    end else begin
        grp_fu_2139_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        grp_fu_2145_ce = 1'b1;
    end else begin
        grp_fu_2145_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_kernel_group = add_ln142_reg_3210;
    end else if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_kernel_group = add_ln115_reg_2993;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        grp_load_layer_params_from_DRAM_fu_963_kernel_group = 4'd0;
    end else begin
        grp_load_layer_params_from_DRAM_fu_963_kernel_group = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read = conv_bias_buf_ping_V_0_3_reg_740;
    end else if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read = conv_bias_buf_pong_V_0_1_load_1_reg_2998;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read = conv_bias_buf_ping_V_0_210_reg_614;
    end else begin
        grp_load_layer_params_from_DRAM_fu_963_p_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read1 = conv_bias_buf_ping_V_1_3_reg_729;
    end else if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read1 = conv_bias_buf_pong_V_1_1_load_1_reg_3003;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read1 = conv_bias_buf_ping_V_1_212_reg_602;
    end else begin
        grp_load_layer_params_from_DRAM_fu_963_p_read1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read2 = conv_bias_buf_ping_V_2_3_reg_718;
    end else if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read2 = conv_bias_buf_pong_V_2_1_load_1_reg_3008;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read2 = conv_bias_buf_ping_V_2_214_reg_590;
    end else begin
        grp_load_layer_params_from_DRAM_fu_963_p_read2 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read3 = conv_bias_buf_ping_V_3_3_reg_707;
    end else if (((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read3 = conv_bias_buf_pong_V_3_1_load_1_reg_3013;
    end else if (((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        grp_load_layer_params_from_DRAM_fu_963_p_read3 = conv_bias_buf_ping_V_3_216_reg_578;
    end else begin
        grp_load_layer_params_from_DRAM_fu_963_p_read3 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        wt_ARVALID = grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_ARVALID;
    end else begin
        wt_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op449_call_state44 == 1'b1)) | ((1'b1 == ap_CS_fsm_state44) & (ap_predicate_op439_call_state44 == 1'b1)) | ((icmp_ln79_reg_2693 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        wt_RREADY = grp_load_layer_params_from_DRAM_fu_963_m_axi_wt_RREADY;
    end else begin
        wt_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln62_fu_1100_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln79_fu_1290_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln34_fu_1323_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter10 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter11 == 1'b1)) | ((icmp_ln34_fu_1323_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((empty_33_fu_1600_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if (((empty_33_fu_1600_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state17) & (1'b0 == ap_block_state17_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter15 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter14 == 1'b1) & (ap_enable_reg_pp1_iter13 == 1'b0)) & ~((ap_enable_reg_pp1_iter21 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter20 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter21 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter20 == 1'b0)) | ((ap_enable_reg_pp1_iter15 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter14 == 1'b1) & (ap_enable_reg_pp1_iter13 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((grp_fu_1032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (1'b0 == ap_block_state44_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (grp_conv_7x7_fu_937_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((ap_enable_reg_pp2_iter15 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter14 == 1'b1) & (ap_enable_reg_pp2_iter13 == 1'b0)) & ~((ap_enable_reg_pp2_iter21 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter20 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter21 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter20 == 1'b0)) | ((ap_enable_reg_pp2_iter15 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter14 == 1'b1) & (ap_enable_reg_pp2_iter13 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((grp_fu_1032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln119_1_fu_2159_p2 = (ap_phi_mux_f_1_phi_fu_824_p4 + 3'd1);

assign add_ln119_2_fu_2127_p2 = (ap_phi_mux_indvar_flatten153_phi_fu_812_p4 + 11'd1);

assign add_ln119_3_fu_1643_p2 = (ap_phi_mux_indvar_flatten97_phi_fu_755_p4 + 11'd1);

assign add_ln119_fu_1675_p2 = (ap_phi_mux_f_phi_fu_767_p4 + 3'd1);

assign add_ln122_1_fu_2236_p2 = (select_ln119_fu_2209_p3 + 5'd1);

assign add_ln122_2_fu_2192_p2 = (indvar_flatten108_reg_831 + 10'd1);

assign add_ln122_3_fu_1708_p2 = (indvar_flatten52_reg_774 + 10'd1);

assign add_ln122_fu_1752_p2 = (select_ln119_4_fu_1725_p3 + 5'd1);

assign add_ln125_1_fu_2263_p2 = (select_ln122_fu_2247_p3 + 5'd1);

assign add_ln125_fu_1779_p2 = (select_ln122_3_fu_1763_p3 + 5'd1);

assign add_ln130_10_fu_1827_p2 = (add_ln130_9_fu_1822_p2 + zext_ln125_1_fu_1818_p1);

assign add_ln130_11_fu_1916_p2 = (zext_ln130_6_fu_1913_p1 + add_ln130_8_reg_2923);

assign add_ln130_12_fu_2320_p2 = (zext_ln1495_2_fu_2317_p1 + output_feature_map_read_reg_2589);

assign add_ln130_13_fu_2410_p2 = (zext_ln130_3_reg_3054 + add_ln130_12_reg_3151);

assign add_ln130_14_fu_2377_p2 = (shl_ln130_4_mid1_fu_2357_p3 + zext_ln65_reg_2678);

assign add_ln130_15_fu_2382_p2 = (add_ln130_14_fu_2377_p2 + zext_ln125_4_fu_2373_p1);

assign add_ln130_16_fu_2417_p2 = (zext_ln130_8_fu_2414_p1 + select_ln119_2_fu_2405_p3);

assign add_ln130_17_fu_1836_p2 = (zext_ln1495_3_fu_1833_p1 + output_feature_map_read_reg_2589);

assign add_ln130_18_fu_1926_p2 = (zext_ln130_4_reg_2837 + add_ln130_17_reg_2934);

assign add_ln130_19_fu_1893_p2 = (shl_ln130_2_mid1_fu_1873_p3 + zext_ln65_reg_2678);

assign add_ln130_1_fu_2306_p2 = (shl_ln130_4_fu_2286_p3 + zext_ln65_reg_2678);

assign add_ln130_20_fu_1898_p2 = (add_ln130_19_fu_1893_p2 + zext_ln125_5_fu_1889_p1);

assign add_ln130_21_fu_1933_p2 = (zext_ln130_11_fu_1930_p1 + select_ln119_6_fu_1921_p3);

assign add_ln130_2_fu_2311_p2 = (add_ln130_1_fu_2306_p2 + zext_ln125_fu_2302_p1);

assign add_ln130_3_fu_2117_p2 = (add_ln130_fu_2112_p2 + zext_ln125_2_fu_2108_p1);

assign add_ln130_4_fu_2272_p2 = (zext_ln1495_fu_2269_p1 + output_feature_map_read_reg_2589);

assign add_ln130_5_fu_2400_p2 = (zext_ln130_5_fu_2397_p1 + add_ln130_4_reg_3140);

assign add_ln130_6_fu_1628_p2 = (shl_ln130_2_mid_fu_1610_p3 + zext_ln65_reg_2678);

assign add_ln130_7_fu_1633_p2 = (add_ln130_6_fu_1628_p2 + zext_ln125_3_fu_1624_p1);

assign add_ln130_8_fu_1788_p2 = (zext_ln1495_1_fu_1785_p1 + output_feature_map_read_reg_2589);

assign add_ln130_9_fu_1822_p2 = (shl_ln130_2_fu_1802_p3 + zext_ln65_reg_2678);

assign add_ln130_fu_2112_p2 = (shl_ln130_4_mid_fu_2094_p3 + zext_ln65_reg_2678);

assign add_ln1495_1_fu_2391_p2 = (add_ln1495_fu_2343_p2 + zext_ln1495_5_fu_2388_p1);

assign add_ln1495_2_fu_1859_p2 = (p_shl3_cast_fu_1841_p3 + zext_ln1495_7_fu_1855_p1);

assign add_ln1495_3_fu_1907_p2 = (add_ln1495_2_fu_1859_p2 + zext_ln1495_8_fu_1904_p1);

assign add_ln1495_fu_2343_p2 = (p_shl1_cast_fu_2325_p3 + zext_ln1495_4_fu_2339_p1);

assign add_ln23_fu_1152_p2 = ($signed(mul_ln23_fu_1136_p2) + $signed(11'd2045));

assign add_ln34_1_fu_1551_p2 = (zext_ln34_1_fu_1548_p1 + input_feature_map_read_reg_2607);

assign add_ln34_2_fu_1302_p2 = (indvar_flatten41_reg_638 + 13'd1);

assign add_ln34_fu_1329_p2 = (ap_phi_mux_c_phi_fu_653_p4 + 2'd1);

assign add_ln37_1_fu_1419_p2 = (indvar_flatten_reg_660 + 12'd1);

assign add_ln37_fu_1375_p2 = (select_ln34_fu_1341_p3 + 6'd1);

assign add_ln39_1_fu_1455_p2 = (add_ln23_reg_2658 + zext_ln37_1_fu_1452_p1);

assign add_ln39_fu_1312_p2 = (add_ln23_reg_2658 + zext_ln37_fu_1308_p1);

assign add_ln42_fu_1413_p2 = (select_ln37_fu_1387_p3 + 6'd1);

assign add_ln46_1_fu_1407_p2 = ($signed(zext_ln44_fu_1403_p1) + $signed(7'd125));

assign add_ln46_fu_1507_p2 = ($signed(sext_ln46_fu_1504_p1) + $signed(zext_ln130_2_reg_2673));

assign add_ln49_1_fu_1542_p2 = ($signed(add_ln49_fu_1536_p2) + $signed(sext_ln42_mid2_v_cast_fu_1500_p1));

assign add_ln49_2_fu_1559_p2 = ($signed(sext_ln49_1_fu_1556_p1) + $signed(add_ln34_1_fu_1551_p2));

assign add_ln49_fu_1536_p2 = ($signed(sext_ln37_fu_1488_p1) + $signed(zext_ln49_fu_1532_p1));

assign add_ln62_1_fu_1042_p2 = (indvar_flatten251_reg_532 + 14'd1);

assign add_ln62_fu_1106_p2 = (ti_reg_543 + 5'd1);

assign add_ln65_1_fu_2074_p2 = (indvar_flatten167_reg_554 + 11'd1);

assign add_ln65_fu_1187_p2 = (select_ln23_fu_1126_p3 + 6'd1);

assign add_ln75_fu_2069_p2 = (select_ln24_reg_2665 + 5'd1);

assign and_ln119_1_fu_1746_p2 = (xor_ln119_1_fu_1735_p2 & icmp_ln125_1_fu_1740_p2);

assign and_ln119_fu_2230_p2 = (xor_ln119_fu_2219_p2 & icmp_ln125_fu_2224_p2);

assign and_ln23_fu_1181_p2 = (xor_ln23_fu_1170_p2 & icmp_ln75_fu_1175_p2);

assign and_ln34_fu_1369_p2 = (xor_ln34_fu_1357_p2 & icmp_ln42_fu_1363_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd17];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op246_read_state14 == 1'b1) & (fm_RVALID == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op246_read_state14 == 1'b1) & (fm_RVALID == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b1 == ap_block_state7_io) & (ap_enable_reg_pp0_iter3 == 1'b1)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((fm_BVALID == 1'b0) & (empty_40_reg_2985_pp1_iter20_reg == 1'd1) & (ap_enable_reg_pp1_iter21 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((fm_BVALID == 1'b0) & (empty_40_reg_2985_pp1_iter20_reg == 1'd1) & (ap_enable_reg_pp1_iter21 == 1'b1)) | ((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp1_iter16 == 1'b1)) | ((1'b1 == ap_block_state35_io) & (ap_enable_reg_pp1_iter15 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((fm_BVALID == 1'b0) & (empty_40_reg_2985_pp1_iter20_reg == 1'd1) & (ap_enable_reg_pp1_iter21 == 1'b1)) | ((1'b1 == ap_block_state36_io) & (ap_enable_reg_pp1_iter16 == 1'b1)) | ((1'b1 == ap_block_state35_io) & (ap_enable_reg_pp1_iter15 == 1'b1)));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_01001 = ((fm_BVALID == 1'b0) & (empty_47_reg_3202_pp2_iter20_reg == 1'd1) & (ap_enable_reg_pp2_iter21 == 1'b1));
end

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((1'b1 == ap_block_state62_io) & (ap_enable_reg_pp2_iter16 == 1'b1)) | ((1'b1 == ap_block_state61_io) & (ap_enable_reg_pp2_iter15 == 1'b1)) | ((fm_BVALID == 1'b0) & (empty_47_reg_3202_pp2_iter20_reg == 1'd1) & (ap_enable_reg_pp2_iter21 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((1'b1 == ap_block_state62_io) & (ap_enable_reg_pp2_iter16 == 1'b1)) | ((1'b1 == ap_block_state61_io) & (ap_enable_reg_pp2_iter15 == 1'b1)) | ((fm_BVALID == 1'b0) & (empty_47_reg_3202_pp2_iter20_reg == 1'd1) & (ap_enable_reg_pp2_iter21 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_pp0_stage0_iter10 = ((ap_predicate_op246_read_state14 == 1'b1) & (fm_RVALID == 1'b0));
end

assign ap_block_state15_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_on_subcall_done = ((icmp_ln79_reg_2693 == 1'd1) & (grp_load_layer_params_from_DRAM_fu_963_ap_done == 1'b0));
end

assign ap_block_state20_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp1_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state35_io = ((fm_AWREADY == 1'b0) & (empty_38_reg_2976 == 1'd1));
end

assign ap_block_state35_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_io = ((fm_WREADY == 1'b0) & (icmp_ln119_1_reg_2848_pp1_iter15_reg == 1'd0));
end

assign ap_block_state36_pp1_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp1_stage0_iter21 = ((fm_BVALID == 1'b0) & (empty_40_reg_2985_pp1_iter20_reg == 1'd1));
end

always @ (*) begin
    ap_block_state44_on_subcall_done = (((ap_predicate_op449_call_state44 == 1'b1) & (grp_load_layer_params_from_DRAM_fu_963_ap_done == 1'b0)) | ((ap_predicate_op439_call_state44 == 1'b1) & (grp_load_layer_params_from_DRAM_fu_963_ap_done == 1'b0)));
end

assign ap_block_state46_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp2_stage0_iter14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state61_io = ((fm_AWREADY == 1'b0) & (empty_45_reg_3193 == 1'd1));
end

assign ap_block_state61_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state62_io = ((fm_WREADY == 1'b0) & (icmp_ln119_reg_3065_pp2_iter15_reg == 1'd0));
end

assign ap_block_state62_pp2_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp2_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp2_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp2_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp2_stage0_iter20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state67_pp2_stage0_iter21 = ((fm_BVALID == 1'b0) & (empty_47_reg_3202_pp2_iter20_reg == 1'd1));
end

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_io = ((ap_predicate_op235_readreq_state7 == 1'b1) & (fm_ARREADY == 1'b0));
end

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1756 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_reg_693 = 'bx;

always @ (*) begin
    ap_predicate_op235_readreq_state7 = ((or_ln46_reg_2775_pp0_iter2_reg == 1'd0) & (icmp_ln34_reg_2717_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op246_read_state14 = ((or_ln46_reg_2775_pp0_iter9_reg == 1'd0) & (icmp_ln34_reg_2717_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op439_call_state44 = ((icmp_ln114_reg_2989 == 1'd1) & (empty_33_reg_2807 == 1'd0));
end

always @ (*) begin
    ap_predicate_op449_call_state44 = ((icmp_ln141_reg_3206 == 1'd1) & (empty_33_reg_2807 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_29_fu_1076_p2 = (p_shl_cast_fu_1060_p1 + p_shl7_cast_fu_1072_p1);

assign empty_30_fu_1317_p2 = ((add_ln39_fu_1312_p2 > 11'd735) ? 1'b1 : 1'b0);

assign empty_32_fu_1597_p1 = select_ln24_reg_2665[3:0];

assign empty_33_fu_1600_p1 = select_ln24_reg_2665[0:0];

assign empty_34_fu_1670_p2 = (zext_ln119_1_fu_1666_p1 + shl_ln_reg_2831);

assign empty_35_fu_1797_p2 = (zext_ln122_1_fu_1793_p1 + trunc_ln39_2_mid2_reg_2646);

assign empty_38_fu_2000_p2 = ((grp_fu_1655_p2 == 11'd0) ? 1'b1 : 1'b0);

assign empty_40_fu_2039_p2 = ((grp_fu_1661_p2 == 11'd0) ? 1'b1 : 1'b0);

assign empty_41_fu_2154_p2 = (zext_ln119_fu_2150_p1 + shl_ln114_1_reg_3048);

assign empty_42_fu_2281_p2 = (zext_ln122_fu_2277_p1 + trunc_ln39_2_mid2_reg_2646);

assign empty_45_fu_2484_p2 = ((grp_fu_2139_p2 == 11'd0) ? 1'b1 : 1'b0);

assign empty_47_fu_2523_p2 = ((grp_fu_2145_p2 == 11'd0) ? 1'b1 : 1'b0);

assign empty_49_fu_1206_p1 = add_ln65_fu_1187_p2[4:0];

assign empty_fu_1048_p1 = tj_reg_566[4:0];

assign grp_conv_7x7_fu_937_ap_start = grp_conv_7x7_fu_937_ap_start_reg;

assign grp_fu_1032_p2 = ((select_ln24_reg_2665 < 5'd15) ? 1'b1 : 1'b0);

assign grp_fu_1037_p2 = (empty_32_reg_2800 + 4'd1);

assign grp_fu_1655_p1 = 11'd20;

assign grp_fu_1661_p1 = 11'd20;

assign grp_fu_2139_p1 = 11'd20;

assign grp_fu_2145_p1 = 11'd20;

assign grp_fu_2533_p0 = grp_fu_2533_p00;

assign grp_fu_2533_p00 = select_ln37_1_reg_2749_pp0_iter9_reg;

assign grp_fu_2533_p1 = 12'd46;

assign grp_fu_2533_p2 = grp_fu_2533_p20;

assign grp_fu_2533_p20 = select_ln37_reg_2744_pp0_iter9_reg;

assign grp_load_layer_params_from_DRAM_fu_963_ap_start = grp_load_layer_params_from_DRAM_fu_963_ap_start_reg;

assign icmp_ln119_1_fu_1649_p2 = ((ap_phi_mux_indvar_flatten97_phi_fu_755_p4 == 11'd1840) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_2133_p2 = ((ap_phi_mux_indvar_flatten153_phi_fu_812_p4 == 11'd1840) ? 1'b1 : 1'b0);

assign icmp_ln122_1_fu_1681_p2 = ((indvar_flatten52_reg_774 == 10'd460) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_2165_p2 = ((indvar_flatten108_reg_831 == 10'd460) ? 1'b1 : 1'b0);

assign icmp_ln125_1_fu_1740_p2 = ((j_2_reg_797 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_2224_p2 = ((j_1_reg_854 == 5'd20) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_1323_p2 = ((indvar_flatten41_reg_638 == 13'd7176) ? 1'b1 : 1'b0);

assign icmp_ln37_fu_1335_p2 = ((indvar_flatten_reg_660 == 12'd2392) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_1363_p2 = ((j_reg_682 == 6'd46) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1512_p2 = ((add_ln46_fu_1507_p2 > 12'd1279) ? 1'b1 : 1'b0);

assign icmp_ln62_fu_1100_p2 = ((indvar_flatten251_reg_532 == 14'd8192) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_1112_p2 = ((indvar_flatten167_reg_554 == 11'd512) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_1175_p2 = ((tk_reg_626 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_1290_p2 = ((select_ln24_fu_1198_p3 == 5'd0) ? 1'b1 : 1'b0);

assign mul_ln130_1_fu_2553_p0 = mul_ln130_1_fu_2553_p00;

assign mul_ln130_1_fu_2553_p00 = empty_41_reg_3069;

assign mul_ln130_1_fu_2553_p1 = 25'd471040;

assign mul_ln130_2_fu_2559_p0 = mul_ln130_2_fu_2559_p00;

assign mul_ln130_2_fu_2559_p00 = p_mid1119_reg_3083;

assign mul_ln130_2_fu_2559_p1 = 25'd471040;

assign mul_ln130_3_fu_2547_p0 = mul_ln130_3_fu_2547_p00;

assign mul_ln130_3_fu_2547_p00 = p_mid163_reg_2866;

assign mul_ln130_3_fu_2547_p1 = 25'd471040;

assign mul_ln130_fu_2541_p0 = mul_ln130_fu_2541_p00;

assign mul_ln130_fu_2541_p00 = empty_34_reg_2852;

assign mul_ln130_fu_2541_p1 = 25'd471040;

assign mul_ln23_fu_1136_p0 = mul_ln23_fu_1136_p00;

assign mul_ln23_fu_1136_p00 = select_ln23_1_reg_2640;

assign mul_ln23_fu_1136_p1 = 11'd46;

assign mul_ln34_fu_1436_p0 = mul_ln34_fu_1436_p00;

assign mul_ln34_fu_1436_p00 = select_ln34_1_reg_2727;

assign mul_ln34_fu_1436_p1 = 23'd1884160;

assign or_ln122_1_fu_1758_p2 = (icmp_ln122_1_reg_2857 | and_ln119_1_fu_1746_p2);

assign or_ln122_fu_2242_p2 = (icmp_ln122_reg_3074 | and_ln119_fu_2230_p2);

assign or_ln24_fu_1193_p2 = (icmp_ln65_reg_2630 | and_ln23_fu_1181_p2);

assign or_ln37_fu_1381_p2 = (icmp_ln37_fu_1335_p2 | and_ln34_fu_1369_p2);

assign or_ln46_fu_1518_p2 = (select_ln37_2_fu_1466_p3 | icmp_ln46_fu_1512_p2);

assign p_mid1106_fu_2352_p2 = (zext_ln122_2_fu_2349_p1 + trunc_ln39_2_mid2_reg_2646);

assign p_mid1119_fu_2175_p2 = (zext_ln119_2_fu_2171_p1 + shl_ln114_1_reg_3048);

assign p_mid1163_fu_1234_p2 = (p_shl_cast_mid1_fu_1218_p1 + p_shl7_cast_mid1_fu_1230_p1);

assign p_mid129_fu_1296_p2 = ((add_ln23_fu_1152_p2 > 11'd735) ? 1'b1 : 1'b0);

assign p_mid150_fu_1868_p2 = (zext_ln122_3_fu_1865_p1 + trunc_ln39_2_mid2_reg_2646);

assign p_mid163_fu_1691_p2 = (zext_ln119_3_fu_1687_p1 + shl_ln_reg_2831);

assign p_mid16_fu_1460_p2 = ((add_ln39_1_fu_1455_p2 > 11'd735) ? 1'b1 : 1'b0);

assign p_shl1_cast_fu_2325_p3 = {{select_ln122_1_reg_3128}, {4'd0}};

assign p_shl3_cast_fu_1841_p3 = {{select_ln122_4_reg_2911}, {4'd0}};

assign p_shl7_cast_fu_1072_p1 = p_shl7_fu_1064_p3;

assign p_shl7_cast_mid1_fu_1230_p1 = p_shl7_mid1_fu_1222_p3;

assign p_shl7_fu_1064_p3 = {{empty_fu_1048_p1}, {3'd0}};

assign p_shl7_mid1_fu_1222_p3 = {{empty_49_fu_1206_p1}, {3'd0}};

assign p_shl_cast_fu_1060_p1 = p_shl_fu_1052_p3;

assign p_shl_cast_mid1_fu_1218_p1 = p_shl_mid1_fu_1210_p3;

assign p_shl_fu_1052_p3 = {{empty_fu_1048_p1}, {5'd0}};

assign p_shl_mid1_fu_1210_p3 = {{empty_49_fu_1206_p1}, {5'd0}};

assign select_ln119_1_fu_2180_p3 = ((icmp_ln122_fu_2165_p2[0:0] == 1'b1) ? add_ln119_1_fu_2159_p2 : ap_phi_mux_f_1_phi_fu_824_p4);

assign select_ln119_2_fu_2405_p3 = ((icmp_ln122_reg_3074_pp2_iter13_reg[0:0] == 1'b1) ? add_ln130_12_reg_3151 : add_ln130_4_reg_3140);

assign select_ln119_3_fu_2453_p3 = ((icmp_ln122_reg_3074_pp2_iter13_reg[0:0] == 1'b1) ? tmp_3_fu_2433_p4 : tmp_4_fu_2443_p4);

assign select_ln119_4_fu_1725_p3 = ((icmp_ln122_1_reg_2857[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_i_1_phi_fu_789_p4);

assign select_ln119_5_fu_1696_p3 = ((icmp_ln122_1_fu_1681_p2[0:0] == 1'b1) ? add_ln119_fu_1675_p2 : ap_phi_mux_f_phi_fu_767_p4);

assign select_ln119_6_fu_1921_p3 = ((icmp_ln122_1_reg_2857_pp1_iter13_reg[0:0] == 1'b1) ? add_ln130_17_reg_2934 : add_ln130_8_reg_2923);

assign select_ln119_7_fu_1969_p3 = ((icmp_ln122_1_reg_2857_pp1_iter13_reg[0:0] == 1'b1) ? tmp_9_fu_1949_p4 : tmp_10_fu_1959_p4);

assign select_ln119_fu_2209_p3 = ((icmp_ln122_reg_3074[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_i_2_phi_fu_846_p4);

assign select_ln122_1_fu_2255_p3 = ((and_ln119_fu_2230_p2[0:0] == 1'b1) ? add_ln122_1_fu_2236_p2 : select_ln119_fu_2209_p3);

assign select_ln122_2_fu_2460_p3 = ((and_ln119_reg_3113_pp2_iter13_reg[0:0] == 1'b1) ? tmp_s_fu_2423_p4 : select_ln119_3_fu_2453_p3);

assign select_ln122_3_fu_1763_p3 = ((or_ln122_1_fu_1758_p2[0:0] == 1'b1) ? 5'd0 : j_2_reg_797);

assign select_ln122_4_fu_1771_p3 = ((and_ln119_1_fu_1746_p2[0:0] == 1'b1) ? add_ln122_fu_1752_p2 : select_ln119_4_fu_1725_p3);

assign select_ln122_5_fu_1976_p3 = ((and_ln119_1_reg_2896_pp1_iter13_reg[0:0] == 1'b1) ? tmp_7_fu_1939_p4 : select_ln119_7_fu_1969_p3);

assign select_ln122_6_fu_2198_p3 = ((icmp_ln122_fu_2165_p2[0:0] == 1'b1) ? 10'd1 : add_ln122_2_fu_2192_p2);

assign select_ln122_7_fu_1714_p3 = ((icmp_ln122_1_fu_1681_p2[0:0] == 1'b1) ? 10'd1 : add_ln122_3_fu_1708_p2);

assign select_ln122_fu_2247_p3 = ((or_ln122_fu_2242_p2[0:0] == 1'b1) ? 5'd0 : j_1_reg_854);

assign select_ln128_1_fu_2515_p3 = ((tmp_5_fu_2507_p3[0:0] == 1'b1) ? 15'd0 : trunc_ln1495_fu_2503_p1);

assign select_ln128_fu_2031_p3 = ((tmp_11_fu_2023_p3[0:0] == 1'b1) ? 15'd0 : trunc_ln1495_1_fu_2019_p1);

assign select_ln23_1_fu_1118_p3 = ((icmp_ln65_fu_1112_p2[0:0] == 1'b1) ? add_ln62_fu_1106_p2 : ti_reg_543);

assign select_ln23_2_fu_1158_p3 = ((icmp_ln65_reg_2630[0:0] == 1'b1) ? 11'd0 : empty_29_reg_2617);

assign select_ln23_3_fu_1164_p3 = ((icmp_ln65_reg_2630[0:0] == 1'b1) ? 11'd0 : shl_ln130_6_reg_2622);

assign select_ln23_fu_1126_p3 = ((icmp_ln65_reg_2630[0:0] == 1'b1) ? 6'd0 : tj_reg_566);

assign select_ln24_1_fu_1250_p3 = ((and_ln23_fu_1181_p2[0:0] == 1'b1) ? p_mid1163_fu_1234_p2 : select_ln23_2_fu_1158_p3);

assign select_ln24_2_fu_1270_p3 = ((and_ln23_fu_1181_p2[0:0] == 1'b1) ? shl_ln130_6_mid1_fu_1262_p3 : select_ln23_3_fu_1164_p3);

assign select_ln24_fu_1198_p3 = ((or_ln24_fu_1193_p2[0:0] == 1'b1) ? 5'd0 : tk_reg_626);

assign select_ln34_1_fu_1349_p3 = ((icmp_ln37_fu_1335_p2[0:0] == 1'b1) ? add_ln34_fu_1329_p2 : ap_phi_mux_c_phi_fu_653_p4);

assign select_ln34_2_fu_1442_p3 = ((icmp_ln37_reg_2721[0:0] == 1'b1) ? p_mid129_reg_2697 : empty_30_reg_2712);

assign select_ln34_3_fu_1447_p3 = ((icmp_ln37_reg_2721[0:0] == 1'b1) ? add_ln23_reg_2658 : add_ln39_reg_2707);

assign select_ln34_fu_1341_p3 = ((icmp_ln37_fu_1335_p2[0:0] == 1'b1) ? 6'd0 : ap_phi_mux_i_phi_fu_675_p4);

assign select_ln37_1_fu_1395_p3 = ((and_ln34_fu_1369_p2[0:0] == 1'b1) ? add_ln37_fu_1375_p2 : select_ln34_fu_1341_p3);

assign select_ln37_2_fu_1466_p3 = ((and_ln34_reg_2733[0:0] == 1'b1) ? p_mid16_fu_1460_p2 : select_ln34_2_fu_1442_p3);

assign select_ln37_3_fu_1473_p3 = ((and_ln34_reg_2733[0:0] == 1'b1) ? add_ln39_1_fu_1455_p2 : select_ln34_3_fu_1447_p3);

assign select_ln37_4_fu_1425_p3 = ((icmp_ln37_fu_1335_p2[0:0] == 1'b1) ? 12'd1 : add_ln37_1_fu_1419_p2);

assign select_ln37_fu_1387_p3 = ((or_ln37_fu_1381_p2[0:0] == 1'b1) ? 6'd0 : j_reg_682);

assign select_ln65_1_fu_2080_p3 = ((icmp_ln65_reg_2630[0:0] == 1'b1) ? 11'd1 : add_ln65_1_fu_2074_p2);

assign select_ln65_fu_1282_p3 = ((and_ln23_fu_1181_p2[0:0] == 1'b1) ? add_ln65_fu_1187_p2 : select_ln23_fu_1126_p3);

assign sext_ln122_1_fu_1983_p1 = $signed(select_ln122_5_fu_1976_p3);

assign sext_ln122_fu_2467_p1 = $signed(select_ln122_2_fu_2460_p3);

assign sext_ln37_fu_1488_p1 = $signed(sext_ln49_1_mid2_v_fu_1480_p3);

assign sext_ln42_mid2_v_cast_fu_1500_p1 = $signed(sext_ln42_mid2_v_fu_1492_p3);

assign sext_ln42_mid2_v_fu_1492_p3 = {{select_ln37_3_fu_1473_p3}, {9'd0}};

assign sext_ln46_fu_1504_p1 = $signed(add_ln46_1_reg_2755);

assign sext_ln49_1_fu_1556_p1 = $signed(add_ln49_1_reg_2779);

assign sext_ln49_1_mid2_v_fu_1480_p3 = {{select_ln37_3_fu_1473_p3}, {11'd0}};

assign sext_ln49_fu_1575_p1 = $signed(trunc_ln1_fu_1565_p4);

assign shl_ln114_1_fu_2087_p3 = {{empty_32_reg_2800}, {2'd0}};

assign shl_ln130_2_fu_1802_p3 = {{empty_35_fu_1797_p2}, {10'd0}};

assign shl_ln130_2_mid1_fu_1873_p3 = {{p_mid150_fu_1868_p2}, {10'd0}};

assign shl_ln130_2_mid_fu_1610_p3 = {{trunc_ln39_2_mid2_reg_2646}, {10'd0}};

assign shl_ln130_3_fu_1810_p3 = {{empty_35_fu_1797_p2}, {8'd0}};

assign shl_ln130_3_mid1_fu_1881_p3 = {{p_mid150_fu_1868_p2}, {8'd0}};

assign shl_ln130_3_mid_fu_1617_p3 = {{trunc_ln39_2_mid2_reg_2646}, {8'd0}};

assign shl_ln130_4_fu_2286_p3 = {{empty_42_fu_2281_p2}, {10'd0}};

assign shl_ln130_4_mid1_fu_2357_p3 = {{p_mid1106_fu_2352_p2}, {10'd0}};

assign shl_ln130_4_mid_fu_2094_p3 = {{trunc_ln39_2_mid2_reg_2646}, {10'd0}};

assign shl_ln130_5_fu_2294_p3 = {{empty_42_fu_2281_p2}, {8'd0}};

assign shl_ln130_5_mid1_fu_2365_p3 = {{p_mid1106_fu_2352_p2}, {8'd0}};

assign shl_ln130_5_mid_fu_2101_p3 = {{trunc_ln39_2_mid2_reg_2646}, {8'd0}};

assign shl_ln130_6_fu_1092_p3 = {{trunc_ln_fu_1082_p4}, {1'd0}};

assign shl_ln130_6_mid1_fu_1262_p3 = {{trunc_ln130_mid1_fu_1240_p4}, {1'd0}};

assign shl_ln_fu_1603_p3 = {{empty_32_reg_2800}, {2'd0}};

assign tmp_10_fu_1959_p4 = {{add_ln130_11_fu_1916_p2[63:1]}};

assign tmp_11_fu_2023_p3 = tmp_1_fu_2006_p6[32'd15];

assign tmp_2_fu_2332_p3 = {{select_ln122_1_reg_3128}, {2'd0}};

assign tmp_3_fu_2433_p4 = {{add_ln130_13_fu_2410_p2[63:1]}};

assign tmp_4_fu_2443_p4 = {{add_ln130_5_fu_2400_p2[63:1]}};

assign tmp_5_fu_2507_p3 = tmp_fu_2490_p6[32'd15];

assign tmp_6_fu_1848_p3 = {{select_ln122_4_reg_2911}, {2'd0}};

assign tmp_7_fu_1939_p4 = {{add_ln130_21_fu_1933_p2[63:1]}};

assign tmp_8_fu_1524_p3 = {{add_ln46_fu_1507_p2}, {1'd0}};

assign tmp_9_fu_1949_p4 = {{add_ln130_18_fu_1926_p2[63:1]}};

assign tmp_s_fu_2423_p4 = {{add_ln130_16_fu_2417_p2[63:1]}};

assign trunc_ln119_1_fu_1704_p1 = select_ln119_5_fu_1696_p3[1:0];

assign trunc_ln119_fu_2188_p1 = select_ln119_1_fu_2180_p3[1:0];

assign trunc_ln130_mid1_fu_1240_p4 = {{p_mid1163_fu_1234_p2[10:1]}};

assign trunc_ln1495_1_fu_2019_p1 = tmp_1_fu_2006_p6[14:0];

assign trunc_ln1495_fu_2503_p1 = tmp_fu_2490_p6[14:0];

assign trunc_ln1_fu_1565_p4 = {{add_ln49_2_fu_1559_p2[63:1]}};

assign trunc_ln_fu_1082_p4 = {{empty_29_fu_1076_p2[10:1]}};

assign xor_ln119_1_fu_1735_p2 = (icmp_ln122_1_reg_2857 ^ 1'd1);

assign xor_ln119_fu_2219_p2 = (icmp_ln122_reg_3074 ^ 1'd1);

assign xor_ln23_fu_1170_p2 = (icmp_ln65_reg_2630 ^ 1'd1);

assign xor_ln34_fu_1357_p2 = (icmp_ln37_fu_1335_p2 ^ 1'd1);

assign zext_ln119_1_fu_1666_p1 = ap_phi_mux_f_phi_fu_767_p4;

assign zext_ln119_2_fu_2171_p1 = add_ln119_1_fu_2159_p2;

assign zext_ln119_3_fu_1687_p1 = add_ln119_fu_1675_p2;

assign zext_ln119_fu_2150_p1 = ap_phi_mux_f_1_phi_fu_824_p4;

assign zext_ln122_1_fu_1793_p1 = i_1_reg_785;

assign zext_ln122_2_fu_2349_p1 = add_ln122_1_reg_3118;

assign zext_ln122_3_fu_1865_p1 = add_ln122_reg_2901;

assign zext_ln122_fu_2277_p1 = i_2_reg_842;

assign zext_ln125_1_fu_1818_p1 = shl_ln130_3_fu_1810_p3;

assign zext_ln125_2_fu_2108_p1 = shl_ln130_5_mid_fu_2101_p3;

assign zext_ln125_3_fu_1624_p1 = shl_ln130_3_mid_fu_1617_p3;

assign zext_ln125_4_fu_2373_p1 = shl_ln130_5_mid1_fu_2365_p3;

assign zext_ln125_5_fu_1889_p1 = shl_ln130_3_mid1_fu_1881_p3;

assign zext_ln125_fu_2302_p1 = shl_ln130_5_fu_2294_p3;

assign zext_ln130_11_fu_1930_p1 = add_ln130_20_reg_2940;

assign zext_ln130_12_fu_2045_p1 = select_ln128_reg_2980;

assign zext_ln130_2_fu_1258_p1 = select_ln24_1_fu_1250_p3;

assign zext_ln130_3_fu_2123_p1 = add_ln130_3_fu_2117_p2;

assign zext_ln130_4_fu_1639_p1 = add_ln130_7_fu_1633_p2;

assign zext_ln130_5_fu_2397_p1 = add_ln130_2_reg_3146;

assign zext_ln130_6_fu_1913_p1 = add_ln130_10_reg_2929;

assign zext_ln130_8_fu_2414_p1 = add_ln130_15_reg_3157;

assign zext_ln130_9_fu_2529_p1 = select_ln128_1_reg_3197;

assign zext_ln1495_1_fu_1785_p1 = mul_ln130_reg_2886;

assign zext_ln1495_2_fu_2317_p1 = mul_ln130_2_reg_3108;

assign zext_ln1495_3_fu_1833_p1 = mul_ln130_3_reg_2891;

assign zext_ln1495_4_fu_2339_p1 = tmp_2_fu_2332_p3;

assign zext_ln1495_5_fu_2388_p1 = select_ln122_reg_3123;

assign zext_ln1495_6_fu_2471_p1 = add_ln1495_1_reg_3162;

assign zext_ln1495_7_fu_1855_p1 = tmp_6_fu_1848_p3;

assign zext_ln1495_8_fu_1904_p1 = select_ln122_3_reg_2906;

assign zext_ln1495_9_fu_1987_p1 = add_ln1495_3_reg_2945;

assign zext_ln1495_fu_2269_p1 = mul_ln130_1_reg_3103;

assign zext_ln34_1_fu_1548_p1 = mul_ln34_reg_2770;

assign zext_ln37_1_fu_1452_p1 = add_ln37_reg_2739;

assign zext_ln37_fu_1308_p1 = ap_phi_mux_i_phi_fu_675_p4;

assign zext_ln44_fu_1403_p1 = select_ln37_fu_1387_p3;

assign zext_ln47_2_fu_1591_p1 = add_ln47_reg_2790;

assign zext_ln49_fu_1532_p1 = tmp_8_fu_1524_p3;

assign zext_ln65_fu_1278_p1 = select_ln24_2_fu_1270_p3;

always @ (posedge ap_clk) begin
    empty_29_reg_2617[2:0] <= 3'b000;
    shl_ln130_6_reg_2622[2:0] <= 3'b000;
    zext_ln130_2_reg_2673[2:0] <= 3'b000;
    zext_ln130_2_reg_2673[11] <= 1'b0;
    zext_ln65_reg_2678[2:0] <= 3'b000;
    zext_ln65_reg_2678[18:11] <= 8'b00000000;
    add_ln49_1_reg_2779[0] <= 1'b0;
    shl_ln_reg_2831[1:0] <= 2'b00;
    zext_ln130_4_reg_2837[2:0] <= 3'b000;
    zext_ln130_4_reg_2837[63:19] <= 45'b000000000000000000000000000000000000000000000;
    add_ln130_10_reg_2929[2:0] <= 3'b000;
    add_ln130_20_reg_2940[2:0] <= 3'b000;
    shl_ln114_1_reg_3048[1:0] <= 2'b00;
    zext_ln130_3_reg_3054[2:0] <= 3'b000;
    zext_ln130_3_reg_3054[63:19] <= 45'b000000000000000000000000000000000000000000000;
    add_ln130_2_reg_3146[2:0] <= 3'b000;
    add_ln130_15_reg_3157[2:0] <= 3'b000;
end

endmodule //tiled_conv
