Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon Apr 15 18:03:21 2024
| Host         : TUF-F15 running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 24181 |     0 |          0 |     70560 | 34.27 |
|   LUT as Logic             | 24055 |     0 |          0 |     70560 | 34.09 |
|   LUT as Memory            |   126 |     0 |          0 |     28800 |  0.44 |
|     LUT as Distributed RAM |    80 |     0 |            |           |       |
|     LUT as Shift Register  |    46 |     0 |            |           |       |
| CLB Registers              | 15292 |     0 |          0 |    141120 | 10.84 |
|   Register as Flip Flop    | 15292 |     0 |          0 |    141120 | 10.84 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |  1483 |     0 |          0 |      8820 | 16.81 |
| F7 Muxes                   |   391 |     0 |          0 |     35280 |  1.11 |
| F8 Muxes                   |    21 |     0 |          0 |     17640 |  0.12 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 191   |          Yes |         Set |            - |
| 14999 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4714 |     0 |          0 |      8820 | 53.45 |
|   CLBL                                     |  3000 |     0 |            |           |       |
|   CLBM                                     |  1714 |     0 |            |           |       |
| LUT as Logic                               | 24055 |     0 |          0 |     70560 | 34.09 |
|   using O5 output only                     |   149 |       |            |           |       |
|   using O6 output only                     | 21090 |       |            |           |       |
|   using O5 and O6                          |  2816 |       |            |           |       |
| LUT as Memory                              |   126 |     0 |          0 |     28800 |  0.44 |
|   LUT as Distributed RAM                   |    80 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |    76 |       |            |           |       |
|   LUT as Shift Register                    |    46 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    46 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 15292 |     0 |          0 |    141120 | 10.84 |
|   Register driven from within the CLB      |  9404 |       |            |           |       |
|   Register driven from outside the CLB     |  5888 |       |            |           |       |
|     LUT in front of the register is unused |  3298 |       |            |           |       |
|     LUT in front of the register is used   |  2590 |       |            |           |       |
| Unique Control Sets                        |   546 |       |          0 |     17640 |  3.10 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   90 |     0 |          0 |       216 | 41.67 |
|   RAMB36/FIFO*    |   90 |     0 |          0 |       216 | 41.67 |
|     RAMB36E2 only |   90 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |       432 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       360 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   32 |     0 |          0 |        82 | 39.02 |
| HPIOB_M          |   16 |     0 |          0 |        26 | 61.54 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |   16 |       |            |           |       |
| HPIOB_S          |   16 |     0 |          0 |        26 | 61.54 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |   16 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |          0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        24 |  0.00 |
| PLL                  |    0 |     0 |          0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14999 |            Register |
| LUT6     | 10856 |                 CLB |
| LUT5     |  5810 |                 CLB |
| LUT2     |  4134 |                 CLB |
| LUT3     |  2695 |                 CLB |
| LUT4     |  2490 |                 CLB |
| CARRY8   |  1483 |                 CLB |
| LUT1     |   886 |                 CLB |
| MUXF7    |   391 |                 CLB |
| FDSE     |   191 |            Register |
| RAMD32   |   134 |                 CLB |
| RAMB36E2 |    90 |            BLOCKRAM |
| FDCE     |    69 |            Register |
| SRLC32E  |    35 |                 CLB |
| FDPE     |    33 |            Register |
| OBUFT    |    32 |                 I/O |
| INBUF    |    32 |                 I/O |
| IBUFCTRL |    32 |              Others |
| RAMS32   |    22 |                 CLB |
| MUXF8    |    21 |                 CLB |
| SRL16E   |    11 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_axi_gpio_9_0        |    1 |
| design_1_axi_gpio_8_0        |    1 |
| design_1_axi_gpio_5_1        |    1 |
| design_1_axi_gpio_5_0        |    1 |
| design_1_axi_gpio_3_2        |    1 |
| design_1_axi_gpio_3_1        |    1 |
| design_1_axi_gpio_3_0        |    1 |
| design_1_axi_gpio_2_1        |    1 |
| design_1_axi_gpio_1_1        |    1 |
| design_1_axi_gpio_12_1       |    1 |
| design_1_axi_gpio_10_4       |    1 |
| design_1_axi_gpio_10_3       |    1 |
| design_1_axi_gpio_10_1       |    1 |
| design_1_axi_gpio_10_0       |    1 |
| design_1_axi_gpio_0_1        |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| design_1_al_ultra96v2_0_1    |    1 |
+------------------------------+------+


