(kicad_pcb (version 4) (host pcbnew 4.0.7-e2-6376~58~ubuntu16.04.1)

  (general
    (links 4)
    (no_connects 4)
    (area 2.159 45.836679 145.003759 150.368)
    (thickness 1.6)
    (drawings 1)
    (tracks 0)
    (zones 0)
    (modules 1)
    (nets 4)
  )

  (page USLetter)
  (title_block
    (title "2x2 Slide Switch (EG1218)")
    (date "18 Jan 2017")
    (rev v1.2)
    (company "CERN Open Hardware License v1.2.")
    (comment 1 help@browndoggadgets.com)
    (comment 2 http://browndoggadgets.com/)
    (comment 3 "Brown Dog Gadgets")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (44 Edge.Cuts user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.1524)
    (user_trace_width 0.254)
    (user_trace_width 0.3302)
    (user_trace_width 0.508)
    (user_trace_width 0.762)
    (user_trace_width 1.27)
    (trace_clearance 0.254)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.1524)
    (segment_width 0.1524)
    (edge_width 0.1524)
    (via_size 0.6858)
    (via_drill 0.3302)
    (via_min_size 0.6858)
    (via_min_drill 0.3302)
    (user_via 0.6858 0.3302)
    (user_via 0.762 0.4064)
    (user_via 0.8636 0.508)
    (uvia_size 0.6858)
    (uvia_drill 0.3302)
    (uvias_allowed no)
    (uvia_min_size 0)
    (uvia_min_drill 0)
    (pcb_text_width 0.1524)
    (pcb_text_size 1.016 1.016)
    (mod_edge_width 0.1524)
    (mod_text_size 1.016 1.016)
    (mod_text_width 0.1524)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.0762)
    (solder_mask_min_width 0.1016)
    (pad_to_paste_clearance -0.0762)
    (aux_axis_origin 0 0)
    (visible_elements FFFEDF7D)
    (pcbplotparams
      (layerselection 0x310fc_80000001)
      (usegerberextensions true)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers))
  )

  (net 0 "")
  (net 1 /2)
  (net 2 /3)
  (net 3 /1)

  (net_class Default "This is the default net class."
    (clearance 0.254)
    (trace_width 0.254)
    (via_dia 0.6858)
    (via_drill 0.3302)
    (uvia_dia 0.6858)
    (uvia_drill 0.3302)
    (add_net /1)
    (add_net /2)
    (add_net /3)
  )

  (module Crazy_Circuits:SWITCH-SPDT-3PIN-2.5mmPITCH-TH-2x2 (layer F.Cu) (tedit 59D92775) (tstamp 587FEBE4)
    (at 16.51 57.911)
    (descr http://spec_sheets.e-switch.com/specs/P040040.pdf)
    (tags "SWITCH SPDT EG1218 2x3")
    (path /587FDCA1)
    (fp_text reference SW1 (at 3.99 -3.96) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value SPDT_Small (at 4.12 2.8) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_circle (center 7.988591 -8.001) (end 10.274591 -6.985) (layer F.Mask) (width 1.2))
    (fp_circle (center -0.031267 -8.001) (end 1.238733 -7.4676) (layer F.Fab) (width 0.2))
    (fp_text user 1 (at 8.0264 -0.1016) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 2 (at 0 -0.0762) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 3 (at -0.0254 -7.9756) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 2 (at 8.001 -7.874) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 3.903 -6.5134) (end -0.0762 -6.5024) (layer F.Cu) (width 1.5))
    (fp_line (start 3.9538 -3.98) (end 4.9538 -3.98) (layer B.Cu) (width 1.5))
    (fp_line (start 4.9538 -3.98) (end 8.2042 -5.7912) (layer B.Cu) (width 1.5))
    (fp_line (start 7.9 -11.8) (end 0.1 -11.8) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 7.9 3.8) (end 0.1 3.8) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 11.8 -0.1) (end 11.8 -7.9) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start -3.8 -0.1) (end -3.8 -7.9) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 7.9 -7.9) (end 7.9 -11.8) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 7.9 -0.1) (end 11.8 -0.1) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 0.1 -0.1) (end 0.1 3.8) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_arc (start 0.1 -7.9) (end -3.8 -7.9) (angle 90) (layer Edge.Cuts) (width 0.04064))
    (fp_line (start 7.9 -11.8) (end 0.1 -11.8) (layer F.Fab) (width 0.04064))
    (fp_line (start 7.9 3.8) (end 0.1 3.8) (layer F.Fab) (width 0.04064))
    (fp_line (start 11.8 -0.1) (end 11.8 -7.9) (layer F.Fab) (width 0.04064))
    (fp_line (start -3.8 -0.1) (end -3.8 -7.9) (layer F.Fab) (width 0.04064))
    (fp_arc (start 7.9 -7.9) (end 7.9 -11.8) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_arc (start 7.9 -0.1) (end 11.8 -0.1) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_arc (start 0.1 -0.1) (end 0.1 3.8) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_arc (start 0.1 -7.9) (end -3.8 -7.9) (angle 90) (layer F.Fab) (width 0.04064))
    (fp_line (start 4.9538 -3.98) (end 8.1788 -5.7658) (layer F.Cu) (width 1.5))
    (fp_line (start 3.9538 -3.98) (end 4.9538 -3.98) (layer F.Cu) (width 1.5))
    (fp_line (start 3.903 -6.5134) (end 0.1016 -6.5024) (layer F.SilkS) (width 1.5))
    (fp_line (start 3.9116 -6.5024) (end -0.127 -6.5278) (layer B.Cu) (width 1.5))
    (fp_line (start 4.9538 -3.98) (end 8.0772 -5.5626) (layer F.SilkS) (width 1.5))
    (fp_line (start 3.9538 -3.98) (end 4.9538 -3.98) (layer F.SilkS) (width 1.5))
    (fp_line (start 3.3774 -3.9702) (end -0.0254 -2.54) (layer F.Cu) (width 1.5))
    (fp_line (start 3.3774 -3.9702) (end 0 -2.413) (layer F.SilkS) (width 1.5))
    (fp_line (start 3.3774 -3.9702) (end -0.0508 -2.5146) (layer B.Cu) (width 1.5))
    (fp_line (start 4.3774 -3.9702) (end 3.3774 -3.9702) (layer B.Cu) (width 1.5))
    (fp_line (start 4.3774 -3.9702) (end 3.3774 -3.9702) (layer F.SilkS) (width 1.5))
    (fp_line (start 4.3774 -3.9702) (end 3.3774 -3.9702) (layer F.Cu) (width 1.5))
    (fp_line (start 7.8908 0.4716) (end 3.8908 -1.5284) (layer F.Cu) (width 1.5))
    (fp_line (start 8.2296 -1.524) (end 3.8908 -1.5284) (layer F.SilkS) (width 1.5))
    (fp_line (start 7.8994 0.4826) (end 3.8994 -1.5174) (layer B.Cu) (width 1.5))
    (fp_circle (center 8.045933 -7.9248) (end 9.315933 -7.3914) (layer F.Fab) (width 0.2))
    (fp_circle (center -0.005867 0) (end 1.264133 0.5334) (layer F.Fab) (width 0.2))
    (fp_circle (center 7.969733 0) (end 9.239733 0.5334) (layer F.Fab) (width 0.2))
    (fp_circle (center 7.988591 0) (end 10.274591 1.016) (layer F.Mask) (width 1.2))
    (fp_circle (center -0.025109 0) (end 2.260891 1.016) (layer F.Mask) (width 1.2))
    (fp_circle (center -0.025109 -8.001) (end 2.260891 -6.985) (layer F.Mask) (width 1.2))
    (pad 2 thru_hole circle (at 8 -8) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 1 /2))
    (pad 2 thru_hole circle (at 4 -3.9986 270) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 1 /2))
    (pad 3 thru_hole circle (at 4 -6.4986 270) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 2 /3))
    (pad 1 thru_hole circle (at 4 -1.4986 270) (size 1.524 1.524) (drill 1) (layers *.Cu *.Mask)
      (net 3 /1))
    (pad 1 thru_hole circle (at 8 0) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 3 /1))
    (pad 3 thru_hole circle (at 0 -8) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 2 /3))
    (pad 2 thru_hole circle (at 0 0) (size 6 6) (drill 4.98) (layers *.Cu B.Mask)
      (net 1 /2))
  )

  (gr_text "FABRICATION NOTES\n\n1. THIS IS A 2 LAYER BOARD. \n2. EXTERNAL LAYERS SHALL HAVE 1 OZ COPPER.\n3. MATERIAL: FR4 AND 0.062 INCH +/- 10% THICK.\n4. BOARDS SHALL BE ROHS COMPLIANT. \n5. MANUFACTURE IN ACCORDANCE WITH IPC-6012 CLASS 2\n6. MASK: BOTH SIDES OF THE BOARD SHALL HAVE \n   SOLDER MASK (RED) OVER BARE COPPER. \n7. SILK: BOTH SIDES OF THE BOARD SHALL HAVE WHITE SILK. \n   DO NOT PLACE SILK OVER BARE COPPER.\n8. FINISH: ENIG.\n9. MINIMUM TRACE WIDTH - 0.006 INCH.\n   MINIMUM SPACE - 0.006 INCH.\n   MINIMUM HOLE DIA - 0.013 INCH. \n10. MAX HOLE PLACEMENT TOLERANCE OF +/- 0.003 INCH.\n11. MAX HOLE DIAMETER TOLERANCE OF +/- 0.003 INCH AFTER PLATING." (at 2.159 115.697) (layer Dwgs.User)
    (effects (font (size 2.54 2.54) (thickness 0.254)) (justify left))
  )

)
