\t (00:00:20) allegro 16.6-2015 S055 (v16-6-112EH) Linux I32
\t (00:00:20)     Journal start - Wed Sep  7 10:04:51 2016
\t (00:00:20)         Host=voltar.phy.bris.ac.uk User=phdgc Pid=6021 CPUs=8
\t (00:00:20) CmdLine= /software/CAD/Cadence/2015-16/RHELx86/SPB_16.60.055/tools/pcb/bin/allegro.exe -proj /projects/HEP_Instrumentation/cad/designs/uob-hep-pc053a/trunk/design_files/pc053a_toplevel.cpm -product Concept_HDL_studio -mpssession phdgc_ProjectMgr11240 -mpshost voltar.phy.bris.ac.uk
\t (00:00:20) 
\t (00:00:26) Opening existing design...
\d (00:00:27) Design opened: /projects/HEP_Instrumentation/cad/designs/uob-hep-pc053a/trunk/design_files/worklib/pc053a_toplevel/physical/pc053a_toplevel_24.brd
\i (00:00:29) trapsize 24700
\i (00:00:29) trapsize 24075
\i (00:00:29) trapsize 24807
\i (00:00:31) trapsize 20890
\i (00:00:31) trapsize 20890
\i (00:00:32) ifp 
\i (00:00:40) exit 
\t (00:00:46)     Journal end - Wed Sep  7 10:05:17 2016
