<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>lenet5</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>25381</Best-caseLatency>
            <Average-caseLatency>25381</Average-caseLatency>
            <Worst-caseLatency>25381</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.254 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.254 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.254 ms</Worst-caseRealTimeLatency>
            <Interval-min>25382</Interval-min>
            <Interval-max>25382</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>Lenet.cpp:5</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>39</DSP>
            <FF>5491</FF>
            <LUT>5421</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>lenet5</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_address0</name>
            <Object>input_layer</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_ce0</name>
            <Object>input_layer</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_layer_q0</name>
            <Object>input_layer</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r</name>
            <Object>output_r</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>lenet5</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_CONVOLUTION_LAYER_1_fu_24</InstName>
                    <ModuleName>CONVOLUTION_LAYER_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>24</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3_fu_48</InstName>
                            <ModuleName>CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>48</ID>
                            <BindInstances>icmp_ln36_fu_100_p2 add_ln36_1_fu_106_p2 add_ln36_fu_118_p2 icmp_ln38_fu_124_p2 select_ln36_fu_130_p3 select_ln36_1_fu_138_p3 add_ln40_fu_162_p2 add_ln38_fu_173_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL_fu_56</InstName>
                            <ModuleName>CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>56</ID>
                            <BindInstances>WBRAM_5_U WBRAM_4_U WBRAM_3_U WBRAM_2_U WBRAM_1_U WBRAM_U icmp_ln73_fu_397_p2 add_ln73_1_fu_403_p2 add_ln73_fu_427_p2 icmp_ln75_fu_433_p2 select_ln73_fu_439_p3 xor_ln73_fu_447_p2 icmp_ln79_fu_453_p2 and_ln73_fu_459_p2 icmp_ln77_fu_465_p2 and_ln73_1_fu_471_p2 select_ln73_1_fu_477_p3 add_ln75_fu_485_p2 empty_fu_491_p2 row_mid213_fu_497_p3 exitcond_flatten8_not_fu_505_p2 not_exitcond_flatten8_mid241_fu_511_p2 icmp_ln79_mid218_fu_517_p2 select_ln75_fu_523_p3 add_ln77_fu_531_p2 empty_23_fu_537_p2 empty_24_fu_543_p2 col_mid2_fu_549_p3 select_ln77_fu_557_p3 empty_26_fu_607_p2 empty_27_fu_613_p2 empty_28_fu_619_p2 add_ln81_fu_625_p2 fmul_32ns_32ns_32_3_max_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U14 fadd_32ns_32ns_32_4_full_dsp_1_U6 fadd_32ns_32ns_32_4_full_dsp_1_U7 fadd_32ns_32ns_32_4_full_dsp_1_U8 storemerge75105_fu_756_p3 storemerge738789103_fu_762_p3 storemerge77798591101_fu_768_p3 storemerge7281839399_fu_774_p3 storemerge749597_fu_780_p3 storemerge76_fu_786_p3 add_ln79_fu_644_p2 add_ln77_1_fu_650_p2 select_ln77_1_fu_656_p3 add_ln75_1_fu_664_p2 select_ln75_1_fu_670_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_67</InstName>
                            <ModuleName>CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>67</ID>
                            <BindInstances>hconv1_local_local_U hconv1_1_local_local_U hconv1_2_local_local_U hconv1_3_local_local_U hconv1_4_local_local_U icmp_ln101_fu_301_p2 add_ln101_1_fu_307_p2 add_ln101_fu_359_p2 icmp_ln102_fu_316_p2 select_ln101_fu_322_p3 select_ln101_1_fu_365_p3 sparsemux_13_3_32_1_1_U31 fexp_32ns_32ns_32_8_full_dsp_1_U30 fdiv_32ns_32ns_32_9_no_dsp_1_U29 grp_fu_425_p0 mac_muladd_10ns_3ns_10ns_13_4_1_U34 mac_muladd_10ns_3ns_10ns_13_4_1_U34 mul_13ns_15ns_27_1_1_U33 urem_10ns_4ns_3_14_1_U32 add_ln102_fu_340_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>IBRAM_U OBRAM_U OBRAM_1_U OBRAM_2_U OBRAM_3_U OBRAM_4_U OBRAM_5_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3</Name>
            <Loops>
                <copy_input_2_copy_input_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.616</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <copy_input_2_copy_input_3>
                        <Name>copy_input_2_copy_input_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </copy_input_2_copy_input_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../lenet5/hw_layers/image_convolution.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <copy_input_2_copy_input_3>
                            <Name>copy_input_2_copy_input_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../lenet5/hw_layers/image_convolution.cpp:36</SourceLocation>
                        </copy_input_2_copy_input_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln36_fu_100_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_106_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_118_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_124_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_130_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_138_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:36" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln36_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_162_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="copy_input_2_copy_input_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_173_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONVOLUTION_LAYER_1_Pipeline_ROW_K_COL_K_ROW_COL</Name>
            <Loops>
                <ROW_K_COL_K_ROW_COL/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19610</Best-caseLatency>
                    <Average-caseLatency>19610</Average-caseLatency>
                    <Worst-caseLatency>19610</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.196 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.196 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.196 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19601</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ROW_K_COL_K_ROW_COL>
                        <Name>ROW_K_COL_K_ROW_COL</Name>
                        <Slack>7.30</Slack>
                        <TripCount>19600</TripCount>
                        <Latency>19608</Latency>
                        <AbsoluteTimeLatency>0.196 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ROW_K_COL_K_ROW_COL>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../lenet5/hw_layers/image_convolution.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ROW_K_COL_K_ROW_COL>
                            <Name>ROW_K_COL_K_ROW_COL</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../lenet5/hw_layers/image_convolution.cpp:73</SourceLocation>
                        </ROW_K_COL_K_ROW_COL>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>21</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3418</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2490</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="WBRAM_5_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:26" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="WBRAM_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="WBRAM_4_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:26" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="WBRAM_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="WBRAM_3_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:26" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="WBRAM_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="WBRAM_2_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:26" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="WBRAM_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="WBRAM_1_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:26" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="WBRAM_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="WBRAM_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:26" STORAGESIZE="32 25 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="WBRAM" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_397_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_403_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_427_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln75_fu_433_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_439_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_447_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_453_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_459_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_465_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_471_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_477_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_485_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_491_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="row_mid213_fu_497_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="row_mid213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten8_not_fu_505_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten8_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten8_mid241_fu_511_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten8_mid241" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln79_mid218_fu_517_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79_mid218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_fu_523_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_531_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="or" PRAGMA="" RTLNAME="empty_23_fu_537_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="or" PRAGMA="" RTLNAME="empty_24_fu_543_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="col_mid2_fu_549_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="col_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_557_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="or" PRAGMA="" RTLNAME="empty_26_fu_607_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_27_fu_613_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_619_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_625_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U10" SOURCE="../lenet5/hw_layers/image_convolution.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U11" SOURCE="../lenet5/hw_layers/image_convolution.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U12" SOURCE="../lenet5/hw_layers/image_convolution.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U13" SOURCE="../lenet5/hw_layers/image_convolution.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U14" SOURCE="../lenet5/hw_layers/image_convolution.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="mul110_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="../lenet5/hw_layers/image_convolution.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add136_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="../lenet5/hw_layers/image_convolution.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add136_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="../lenet5/hw_layers/image_convolution.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add136_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="storemerge75105_fu_756_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge75105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="storemerge738789103_fu_762_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge738789103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="storemerge77798591101_fu_768_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge77798591101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="storemerge7281839399_fu_774_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge7281839399" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="storemerge749597_fu_780_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge749597" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="storemerge76_fu_786_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="storemerge76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_644_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_650_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_656_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_664_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_K_COL_K_ROW_COL" OPTYPE="select" PRAGMA="" RTLNAME="select_ln75_1_fu_670_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln75_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONVOLUTION_LAYER_1_Pipeline_VITIS_LOOP_101_2_VITIS_LOOP_102_3</Name>
            <Loops>
                <VITIS_LOOP_101_2_VITIS_LOOP_102_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4739</Best-caseLatency>
                    <Average-caseLatency>4739</Average-caseLatency>
                    <Worst-caseLatency>4739</Worst-caseLatency>
                    <Best-caseRealTimeLatency>47.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>47.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>47.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4705</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_101_2_VITIS_LOOP_102_3>
                        <Name>VITIS_LOOP_101_2_VITIS_LOOP_102_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4704</TripCount>
                        <Latency>4737</Latency>
                        <AbsoluteTimeLatency>47.370 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>35</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_101_2_VITIS_LOOP_102_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../lenet5/hw_layers/image_convolution.cpp:102</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_101_2_VITIS_LOOP_102_3>
                            <Name>VITIS_LOOP_101_2_VITIS_LOOP_102_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../lenet5/hw_layers/image_convolution.cpp:101</SourceLocation>
                        </VITIS_LOOP_101_2_VITIS_LOOP_102_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>10</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1216</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1442</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="hconv1_local_local_U" SOURCE="" STORAGESIZE="32 941 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="hconv1_local_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="hconv1_1_local_local_U" SOURCE="" STORAGESIZE="32 941 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="hconv1_1_local_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="hconv1_2_local_local_U" SOURCE="" STORAGESIZE="32 941 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="hconv1_2_local_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="hconv1_3_local_local_U" SOURCE="" STORAGESIZE="32 941 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="hconv1_3_local_local" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="hconv1_4_local_local_U" SOURCE="" STORAGESIZE="32 941 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="hconv1_4_local_local" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln101_fu_301_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_307_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_359_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln102_fu_316_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_fu_322_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln101_1_fu_365_p3" SOURCE="../lenet5/hw_layers/image_convolution.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln101_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_13_3_32_1_1_U31" SOURCE="../lenet5/hw_layers/image_convolution.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U30" SOURCE="../lenet5/hw_layers/image_convolution.cpp:6" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U29" SOURCE="../lenet5/hw_layers/image_convolution.cpp:7" STORAGESUBTYPE="" URAM="0" VARIABLE="div_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_425_p0" SOURCE="../lenet5/hw_layers/image_convolution.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_3ns_10ns_13_4_1_U34" SOURCE="../lenet5/hw_layers/image_convolution.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_3ns_10ns_13_4_1_U34" SOURCE="../lenet5/hw_layers/image_convolution.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln104_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_13ns_15ns_27_1_1_U33" SOURCE="../lenet5/hw_layers/image_convolution.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln104_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="13" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="urem" PRAGMA="" RTLNAME="urem_10ns_4ns_3_14_1_U32" SOURCE="../lenet5/hw_layers/image_convolution.cpp:104" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2_VITIS_LOOP_102_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln102_fu_340_p2" SOURCE="../lenet5/hw_layers/image_convolution.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln102" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONVOLUTION_LAYER_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25380</Best-caseLatency>
                    <Average-caseLatency>25380</Average-caseLatency>
                    <Worst-caseLatency>25380</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.254 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.254 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.254 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25380</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../lenet5/hw_layers/image_convolution.cpp:25</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>39</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5488</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5407</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="IBRAM_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:25" STORAGESIZE="32 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="IBRAM" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="OBRAM_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:28" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="OBRAM" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="OBRAM_1_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:28" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="OBRAM_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="OBRAM_2_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:28" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="OBRAM_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="OBRAM_3_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:28" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="OBRAM_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="OBRAM_4_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:28" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="OBRAM_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="OBRAM_5_U" SOURCE="../lenet5/hw_layers/image_convolution.cpp:28" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="OBRAM_5" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>lenet5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25381</Best-caseLatency>
                    <Average-caseLatency>25381</Average-caseLatency>
                    <Worst-caseLatency>25381</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.254 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.254 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.254 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25382</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>Lenet.cpp:5</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>39</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>5491</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>5421</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_layer" index="0" direction="in" srcType="float const *" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_layer_address0" name="input_layer_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_layer_ce0" name="input_layer_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_layer_q0" name="input_layer_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r" name="output_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_layer_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="input_layer_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_layer_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_layer_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_layer_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_layer"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="input_layer_address0">out, 10</column>
                    <column name="input_layer_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="output_r">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_layer">in, float const *</column>
                    <column name="output">unused, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_layer">input_layer_address0, port, offset</column>
                    <column name="input_layer">input_layer_ce0, port, </column>
                    <column name="input_layer">input_layer_q0, port, </column>
                    <column name="output">output_r, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:29" status="valid" parentFunction="convolution_layer_1" variable="WBRAM" isDirective="0" options="variable=WBRAM complete dim=1"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:30" status="valid" parentFunction="convolution_layer_1" variable="biasBRAM" isDirective="0" options="variable=biasBRAM complete dim=0"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:31" status="valid" parentFunction="convolution_layer_1" variable="OBRAM" isDirective="0" options="variable=OBRAM complete dim=2"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:39" status="valid" parentFunction="convolution_layer_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:52" status="valid" parentFunction="convolution_layer_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:61" status="valid" parentFunction="convolution_layer_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:80" status="valid" parentFunction="convolution_layer_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:83" status="valid" parentFunction="convolution_layer_1" variable="mult" isDirective="0" options="variable=mult complete dim=0"/>
        <Pragma type="unroll" location="../lenet5/hw_layers/image_convolution.cpp:86" status="valid" parentFunction="convolution_layer_1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:103" status="valid" parentFunction="convolution_layer_1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:126" status="valid" parentFunction="convolution_layer_2" variable="IBRAM" isDirective="0" options="variable=IBRAM complete dim=2"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:127" status="valid" parentFunction="convolution_layer_2" variable="WBRAM" isDirective="0" options="variable=WBRAM complete dim=2"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:128" status="valid" parentFunction="convolution_layer_2" variable="WBRAM" isDirective="0" options="variable=WBRAM cyclic factor=C2_N_PE dim=1"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:129" status="valid" parentFunction="convolution_layer_2" variable="biasBRAM" isDirective="0" options="variable=biasBRAM complete dim=0"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:130" status="valid" parentFunction="convolution_layer_2" variable="OBRAM" isDirective="0" options="variable=OBRAM cyclic factor=C2_N_PE dim=2"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:143" status="valid" parentFunction="convolution_layer_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:162" status="valid" parentFunction="convolution_layer_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:173" status="valid" parentFunction="convolution_layer_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="../lenet5/hw_layers/image_convolution.cpp:195" status="valid" parentFunction="convolution_layer_2" variable="" isDirective="0" options="factor=C2_N_PE"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:196" status="valid" parentFunction="convolution_layer_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:198" status="valid" parentFunction="convolution_layer_2" variable="mult" isDirective="0" options="variable=mult complete dim=0"/>
        <Pragma type="unroll" location="../lenet5/hw_layers/image_convolution.cpp:202" status="valid" parentFunction="convolution_layer_2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:228" status="valid" parentFunction="convolution_layer_2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:249" status="valid" parentFunction="convolution_layer_3" variable="IBRAM" isDirective="0" options="variable=IBRAM complete dim=2"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:250" status="valid" parentFunction="convolution_layer_3" variable="WBRAM" isDirective="0" options="variable=WBRAM complete dim=2"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:265" status="valid" parentFunction="convolution_layer_3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:278" status="valid" parentFunction="convolution_layer_3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:287" status="valid" parentFunction="convolution_layer_3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:298" status="valid" parentFunction="convolution_layer_3" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:300" status="valid" parentFunction="convolution_layer_3" variable="mult" isDirective="0" options="variable=mult complete dim=0"/>
        <Pragma type="array_partition" location="../lenet5/hw_layers/image_convolution.cpp:302" status="valid" parentFunction="convolution_layer_3" variable="acc" isDirective="0" options="variable=acc complete dim=0"/>
        <Pragma type="unroll" location="../lenet5/hw_layers/image_convolution.cpp:306" status="valid" parentFunction="convolution_layer_3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../lenet5/hw_layers/image_convolution.cpp:310" status="valid" parentFunction="convolution_layer_3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../lenet5/hw_layers/image_convolution.cpp:325" status="valid" parentFunction="convolution_layer_3" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="lenet5" options="dim=1 type=cyclic factor=7 variable=_ZL3tbl" pragmaLocId="../lenet5/hw_layers/../common.h:58:0" srcPragmaType="pipeline" srcPragmaLoc="../lenet5/hw_layers/image_convolution.cpp:196:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="tbl" varLoc=""/>
    </AutoPragmaReport>
</profile>

