0
0
0
0
0
0
0
0
0
0
0
0
0
0
0 12
1 -2
2 . this is a comment
3 begin
4 load M(0)
5 load -M(0)
6 load |M(1)|
7 load -|M(0)|
8 stor M(1)
9 load MQ
10 load MQ,M(0)
11 . line 12 was skipped intentionally
12 nop
13 halt

PC: 3 IR = begin
PC: 4 AC: nop MQ: 0
----------------------------------------------------
PC: 4 IR = load M(0)
PC: 5 AC: 12 MQ: 0
----------------------------------------------------
PC: 5 IR = load -M(0)
PC: 6 AC: -12 MQ: 0
----------------------------------------------------
PC: 6 IR = load |M(1)|
PC: 7 AC: 2 MQ: 0
----------------------------------------------------
PC: 7 IR = load -|M(0)|
PC: 8 AC: -12 MQ: 0
----------------------------------------------------
PC: 8 IR = stor M(1)
PC: 9 AC: -12 MQ: 0
----------------------------------------------------
PC: 9 IR = load MQ
PC: 10 AC: 0 MQ: 0
----------------------------------------------------
PC: 10 IR = load MQ,M(0)
PC: 11 AC: 0 MQ: 12
----------------------------------------------------
PC: 11 IR = . line 12 was skipped intentionally
PC: 12 AC: 0 MQ: 12
----------------------------------------------------
PC: 12 IR = nop
PC: 13 AC: 0 MQ: 12
----------------------------------------------------
PC: 13 IR = halt
PC: 13 AC: 0 MQ: 12
----------------------------------------------------
0 12
1 -2
2 . this is a comment
3 begin
4 load M(0)
5 load -M(0)
6 load |M(1)|
7 load -|M(0)|
8 stor M(1)
9 load MQ
10 load MQ,M(0)
11 . line 12 was skipped intentionally
12 nop
13 halt