Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 12:55:14 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/mul15/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  225         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (225)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (225)
5. checking no_input_delay (29)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (225)
--------------------------
 There are 225 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src25_reg[0]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src26_reg[0]/C
src26_reg[1]/C
src26_reg[2]/C
src27_reg[0]/C
src27_reg[1]/C
src28_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (225)
--------------------------------------------------
 There are 225 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src25_reg[0]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src26_reg[0]/D
src26_reg[1]/D
src26_reg[2]/D
src27_reg[0]/D
src27_reg[1]/D
src28_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  256          inf        0.000                      0                  256           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src13_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.329ns  (logic 5.310ns (51.407%)  route 5.019ns (48.593%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src13_reg[10]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[10]/Q
                         net (fo=5, routed)           0.911     1.252    compressor/comp/gpc7/lut6_2_inst0/I1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/lut6_2_inst0/LUT6/I1
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.097     1.349 r  compressor/comp/gpc7/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.349    compressor/comp/gpc7/lut6_2_inst0_n_1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/carry4_inst0/S[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     1.803 r  compressor/comp/gpc7/carry4_inst0/O[3]
                         net (fo=4, routed)           0.709     2.511    compressor/comp/gpc84/stage1_16[2]
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/lut4_prop0/I1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.222     2.733 r  compressor/comp/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.733    compressor/comp/gpc84/lut4_prop0_n_0
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/carry4_inst0/S[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.036 r  compressor/comp/gpc84/carry4_inst0/O[1]
                         net (fo=6, routed)           0.727     3.763    compressor/comp/gpc146/lut6_2_inst1/I3
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/lut6_2_inst1/LUT6/I3
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.988 r  compressor/comp/gpc146/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.988    compressor/comp/gpc146/lut6_2_inst1_n_1
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/carry4_inst0/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.465 r  compressor/comp/gpc146/carry4_inst0/O[3]
                         net (fo=2, routed)           0.853     5.318    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene21_0[2]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.552 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/O
                         net (fo=1, routed)           0.000     5.552    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[20]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[0]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.947 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.947    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.128 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/O[2]
                         net (fo=1, routed)           1.820     7.948    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.381    10.329 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.329    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.273ns  (logic 5.394ns (52.506%)  route 4.879ns (47.494%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src13_reg[10]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[10]/Q
                         net (fo=5, routed)           0.911     1.252    compressor/comp/gpc7/lut6_2_inst0/I1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/lut6_2_inst0/LUT6/I1
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.097     1.349 r  compressor/comp/gpc7/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.349    compressor/comp/gpc7/lut6_2_inst0_n_1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/carry4_inst0/S[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     1.803 r  compressor/comp/gpc7/carry4_inst0/O[3]
                         net (fo=4, routed)           0.709     2.511    compressor/comp/gpc84/stage1_16[2]
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/lut4_prop0/I1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.222     2.733 r  compressor/comp/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.733    compressor/comp/gpc84/lut4_prop0_n_0
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/carry4_inst0/S[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.036 r  compressor/comp/gpc84/carry4_inst0/O[1]
                         net (fo=6, routed)           0.727     3.763    compressor/comp/gpc146/lut6_2_inst1/I3
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/lut6_2_inst1/LUT6/I3
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.988 r  compressor/comp/gpc146/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.988    compressor/comp/gpc146/lut6_2_inst1_n_1
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/carry4_inst0/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.465 r  compressor/comp/gpc146/carry4_inst0/O[3]
                         net (fo=2, routed)           0.853     5.318    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene21_0[2]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.552 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/O
                         net (fo=1, routed)           0.000     5.552    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[20]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[0]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.947 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.947    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.036 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.036    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[27]
    SLICE_X0Y86                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/CI
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.195 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/O[0]
                         net (fo=1, routed)           1.680     7.875    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.398    10.273 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.273    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.267ns  (logic 5.374ns (52.344%)  route 4.893ns (47.656%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src13_reg[10]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[10]/Q
                         net (fo=5, routed)           0.911     1.252    compressor/comp/gpc7/lut6_2_inst0/I1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/lut6_2_inst0/LUT6/I1
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.097     1.349 r  compressor/comp/gpc7/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.349    compressor/comp/gpc7/lut6_2_inst0_n_1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/carry4_inst0/S[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     1.803 r  compressor/comp/gpc7/carry4_inst0/O[3]
                         net (fo=4, routed)           0.709     2.511    compressor/comp/gpc84/stage1_16[2]
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/lut4_prop0/I1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.222     2.733 r  compressor/comp/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.733    compressor/comp/gpc84/lut4_prop0_n_0
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/carry4_inst0/S[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.036 r  compressor/comp/gpc84/carry4_inst0/O[1]
                         net (fo=6, routed)           0.727     3.763    compressor/comp/gpc146/lut6_2_inst1/I3
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/lut6_2_inst1/LUT6/I3
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.988 r  compressor/comp/gpc146/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.988    compressor/comp/gpc146/lut6_2_inst1_n_1
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/carry4_inst0/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.465 r  compressor/comp/gpc146/carry4_inst0/O[3]
                         net (fo=2, routed)           0.853     5.318    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene21_0[2]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.552 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/O
                         net (fo=1, routed)           0.000     5.552    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[20]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[0]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.947 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.947    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.177 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/O[1]
                         net (fo=1, routed)           1.694     7.871    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    10.267 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.267    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.234ns  (logic 5.135ns (50.173%)  route 5.099ns (49.827%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=5, routed)           1.141     1.482    compressor/comp/gpc1/O2[5]
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/lut5_prop1/I4
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.097     1.579 r  compressor/comp/gpc1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.579    compressor/comp/gpc1/lut5_prop1_n_0
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.981 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.931     2.913    compressor/comp/gpc80/lut2_prop3_0[3]
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/lut2_prop3/I1
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.097     3.010 r  compressor/comp/gpc80/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc80/lut2_prop3_n_0
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/carry4_inst0/S[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.294 r  compressor/comp/gpc80/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.728     4.022    compressor/comp/gpc144/lut4_prop0_0[0]
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/lut4_prop0/I3
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.097     4.119 r  compressor/comp/gpc144/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.119    compressor/comp/gpc144/lut4_prop0_n_0
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/carry4_inst0/S[0]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.571 r  compressor/comp/gpc144/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.060    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene14_0[3]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/I1
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.234     5.294 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.294    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[13]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.706 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.706    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.795 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.795    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[19]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CI
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.025 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/O[1]
                         net (fo=1, routed)           1.810     7.834    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400    10.234 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.234    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.214ns  (logic 5.061ns (49.546%)  route 5.153ns (50.454%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=5, routed)           1.141     1.482    compressor/comp/gpc1/O2[5]
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/lut5_prop1/I4
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.097     1.579 r  compressor/comp/gpc1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.579    compressor/comp/gpc1/lut5_prop1_n_0
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.981 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.931     2.913    compressor/comp/gpc80/lut2_prop3_0[3]
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/lut2_prop3/I1
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.097     3.010 r  compressor/comp/gpc80/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc80/lut2_prop3_n_0
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/carry4_inst0/S[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.294 r  compressor/comp/gpc80/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.728     4.022    compressor/comp/gpc144/lut4_prop0_0[0]
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/lut4_prop0/I3
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.097     4.119 r  compressor/comp/gpc144/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.119    compressor/comp/gpc144/lut4_prop0_n_0
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/carry4_inst0/S[0]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.571 r  compressor/comp/gpc144/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.060    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene14_0[3]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/I1
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.234     5.294 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.294    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[13]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.706 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.706    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.936 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/O[1]
                         net (fo=1, routed)           1.864     7.799    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    10.214 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.214    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst29[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.204ns  (logic 5.463ns (53.538%)  route 4.741ns (46.462%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src13_reg[10]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[10]/Q
                         net (fo=5, routed)           0.911     1.252    compressor/comp/gpc7/lut6_2_inst0/I1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/lut6_2_inst0/LUT6/I1
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.097     1.349 r  compressor/comp/gpc7/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.349    compressor/comp/gpc7/lut6_2_inst0_n_1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/carry4_inst0/S[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     1.803 r  compressor/comp/gpc7/carry4_inst0/O[3]
                         net (fo=4, routed)           0.709     2.511    compressor/comp/gpc84/stage1_16[2]
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/lut4_prop0/I1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.222     2.733 r  compressor/comp/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.733    compressor/comp/gpc84/lut4_prop0_n_0
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/carry4_inst0/S[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.036 r  compressor/comp/gpc84/carry4_inst0/O[1]
                         net (fo=6, routed)           0.727     3.763    compressor/comp/gpc146/lut6_2_inst1/I3
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/lut6_2_inst1/LUT6/I3
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.988 r  compressor/comp/gpc146/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.988    compressor/comp/gpc146/lut6_2_inst1_n_1
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/carry4_inst0/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.465 r  compressor/comp/gpc146/carry4_inst0/O[3]
                         net (fo=2, routed)           0.853     5.318    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene21_0[2]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.552 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/O
                         net (fo=1, routed)           0.000     5.552    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[20]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[0]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.947 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.947    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.036 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.036    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[27]
    SLICE_X0Y86                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/CI
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.266 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst7/O[1]
                         net (fo=1, routed)           1.542     7.808    dst29_OBUF[0]
    T14                                                               r  dst29_OBUF[0]_inst/I
    T14                  OBUF (Prop_obuf_I_O)         2.396    10.204 r  dst29_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.204    dst29[0]
    T14                                                               r  dst29[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.202ns  (logic 5.068ns (49.677%)  route 5.134ns (50.323%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=5, routed)           1.141     1.482    compressor/comp/gpc1/O2[5]
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/lut5_prop1/I4
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.097     1.579 r  compressor/comp/gpc1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.579    compressor/comp/gpc1/lut5_prop1_n_0
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.981 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.931     2.913    compressor/comp/gpc80/lut2_prop3_0[3]
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/lut2_prop3/I1
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.097     3.010 r  compressor/comp/gpc80/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc80/lut2_prop3_n_0
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/carry4_inst0/S[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.294 r  compressor/comp/gpc80/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.728     4.022    compressor/comp/gpc144/lut4_prop0_0[0]
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/lut4_prop0/I3
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.097     4.119 r  compressor/comp/gpc144/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.119    compressor/comp/gpc144/lut4_prop0_n_0
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/carry4_inst0/S[0]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.571 r  compressor/comp/gpc144/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.060    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene14_0[3]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/I1
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.234     5.294 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.294    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[13]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.706 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.706    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.940 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/O[3]
                         net (fo=1, routed)           1.845     7.784    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    10.202 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.202    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 5.059ns (49.659%)  route 5.129ns (50.341%))
  Logic Levels:           12  (CARRY4=6 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=5, routed)           1.141     1.482    compressor/comp/gpc1/O2[5]
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/lut5_prop1/I4
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.097     1.579 r  compressor/comp/gpc1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.579    compressor/comp/gpc1/lut5_prop1_n_0
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.981 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.931     2.913    compressor/comp/gpc80/lut2_prop3_0[3]
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/lut2_prop3/I1
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.097     3.010 r  compressor/comp/gpc80/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc80/lut2_prop3_n_0
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/carry4_inst0/S[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.294 r  compressor/comp/gpc80/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.728     4.022    compressor/comp/gpc144/lut4_prop0_0[0]
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/lut4_prop0/I3
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.097     4.119 r  compressor/comp/gpc144/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.119    compressor/comp/gpc144/lut4_prop0_n_0
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/carry4_inst0/S[0]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.571 r  compressor/comp/gpc144/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.060    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene14_0[3]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/I1
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.234     5.294 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.294    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[13]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.706 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.706    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.795 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     5.795    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[19]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CI
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.954 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/O[0]
                         net (fo=1, routed)           1.839     7.793    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395    10.188 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.188    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.183ns  (logic 5.298ns (52.026%)  route 4.885ns (47.974%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE                         0.000     0.000 r  src13_reg[10]/C
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src13_reg[10]/Q
                         net (fo=5, routed)           0.911     1.252    compressor/comp/gpc7/lut6_2_inst0/I1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/lut6_2_inst0/LUT6/I1
    SLICE_X6Y83          LUT6 (Prop_lut6_I1_O)        0.097     1.349 r  compressor/comp/gpc7/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.349    compressor/comp/gpc7/lut6_2_inst0_n_1
    SLICE_X6Y83                                                       r  compressor/comp/gpc7/carry4_inst0/S[0]
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.454     1.803 r  compressor/comp/gpc7/carry4_inst0/O[3]
                         net (fo=4, routed)           0.709     2.511    compressor/comp/gpc84/stage1_16[2]
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/lut4_prop0/I1
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.222     2.733 r  compressor/comp/gpc84/lut4_prop0/O
                         net (fo=1, routed)           0.000     2.733    compressor/comp/gpc84/lut4_prop0_n_0
    SLICE_X4Y83                                                       r  compressor/comp/gpc84/carry4_inst0/S[0]
    SLICE_X4Y83          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     3.036 r  compressor/comp/gpc84/carry4_inst0/O[1]
                         net (fo=6, routed)           0.727     3.763    compressor/comp/gpc146/lut6_2_inst1/I3
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/lut6_2_inst1/LUT6/I3
    SLICE_X3Y84          LUT6 (Prop_lut6_I3_O)        0.225     3.988 r  compressor/comp/gpc146/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.988    compressor/comp/gpc146/lut6_2_inst1_n_1
    SLICE_X3Y84                                                       r  compressor/comp/gpc146/carry4_inst0/S[1]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.465 r  compressor/comp/gpc146/carry4_inst0/O[3]
                         net (fo=2, routed)           0.853     5.318    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene21_0[2]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/I1
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.234     5.552 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop20/O
                         net (fo=1, routed)           0.000     5.552    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[20]
    SLICE_X0Y84                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/S[0]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     5.947 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     5.947    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[23]
    SLICE_X0Y85                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/CI
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.106 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst6/O[0]
                         net (fo=1, routed)           1.686     7.792    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.391    10.183 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.183    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 5.025ns (49.389%)  route 5.149ns (50.611%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=2 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=5, routed)           1.141     1.482    compressor/comp/gpc1/O2[5]
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/lut5_prop1/I4
    SLICE_X2Y78          LUT5 (Prop_lut5_I4_O)        0.097     1.579 r  compressor/comp/gpc1/lut5_prop1/O
                         net (fo=1, routed)           0.000     1.579    compressor/comp/gpc1/lut5_prop1_n_0
    SLICE_X2Y78                                                       r  compressor/comp/gpc1/carry4_inst0/S[1]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     1.981 r  compressor/comp/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.931     2.913    compressor/comp/gpc80/lut2_prop3_0[3]
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/lut2_prop3/I1
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.097     3.010 r  compressor/comp/gpc80/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.010    compressor/comp/gpc80/lut2_prop3_n_0
    SLICE_X2Y80                                                       r  compressor/comp/gpc80/carry4_inst0/S[3]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     3.294 r  compressor/comp/gpc80/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.728     4.022    compressor/comp/gpc144/lut4_prop0_0[0]
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/lut4_prop0/I3
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.097     4.119 r  compressor/comp/gpc144/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.119    compressor/comp/gpc144/lut4_prop0_n_0
    SLICE_X1Y82                                                       r  compressor/comp/gpc144/carry4_inst0/S[0]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     4.571 r  compressor/comp/gpc144/carry4_inst0/O[3]
                         net (fo=2, routed)           0.489     5.060    compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_gene14_0[3]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/I1
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.234     5.294 r  compressor/ra/ra/rowadder_0/cascade_fa_30/lut2_prop13/O
                         net (fo=1, routed)           0.000     5.294    compressor/ra/ra/rowadder_0/cascade_fa_30/prop[13]
    SLICE_X0Y82                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/S[1]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.706 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.706    compressor/ra/ra/rowadder_0/cascade_fa_30/carryout[15]
    SLICE_X0Y83                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/CI
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.887 r  compressor/ra/ra/rowadder_0/cascade_fa_30/carry4_inst4/O[2]
                         net (fo=1, routed)           1.859     7.746    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    10.174 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.174    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src19_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.036%)  route 0.113ns (46.964%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  src19_reg[6]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[6]/Q
                         net (fo=3, routed)           0.113     0.241    src19[6]
    SLICE_X0Y85          FDRE                                         r  src19_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.474%)  route 0.121ns (48.526%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE                         0.000     0.000 r  src14_reg[8]/C
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[8]/Q
                         net (fo=5, routed)           0.121     0.249    src14[8]
    SLICE_X9Y83          FDRE                                         r  src14_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE                         0.000     0.000 r  src13_reg[11]/C
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[11]/Q
                         net (fo=5, routed)           0.109     0.250    src13[11]
    SLICE_X7Y83          FDRE                                         r  src13_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.207%)  route 0.122ns (48.793%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE                         0.000     0.000 r  src14_reg[6]/C
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[6]/Q
                         net (fo=5, routed)           0.122     0.250    src14[6]
    SLICE_X9Y82          FDRE                                         r  src14_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.148ns (58.675%)  route 0.104ns (41.325%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  src6_reg[2]/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src6_reg[2]/Q
                         net (fo=5, routed)           0.104     0.252    src6[2]
    SLICE_X1Y81          FDRE                                         r  src6_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src18_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src18_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  src18_reg[6]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src18_reg[6]/Q
                         net (fo=3, routed)           0.111     0.252    src18[6]
    SLICE_X3Y85          FDRE                                         r  src18_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE                         0.000     0.000 r  src19_reg[4]/C
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src19[4]
    SLICE_X3Y85          FDRE                                         r  src19_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[7]/Q
                         net (fo=3, routed)           0.126     0.254    src8[7]
    SLICE_X7Y81          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE                         0.000     0.000 r  src9_reg[4]/C
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src9[4]
    SLICE_X5Y81          FDRE                                         r  src9_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[2]/Q
                         net (fo=5, routed)           0.113     0.254    src11[2]
    SLICE_X7Y80          FDRE                                         r  src11_reg[3]/D
  -------------------------------------------------------------------    -------------------





