module X{}
impl X{
	clock wire a = (clock wire)0u1, b = (clock wire)0u1;
	async wire c; // FIXME HIRN should deduce async
	c = a & b;
}
