#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[947].in[0] (.names)                                             1.226    17.442
[947].out[0] (.names)                                            0.258    17.700
[1280].in[1] (.names)                                            1.226    18.926
[1280].out[0] (.names)                                           0.258    19.184
n_n3184.in[1] (.names)                                           1.226    20.410
n_n3184.out[0] (.names)                                          0.258    20.668
n_n3766.D[0] (.latch)                                            1.226    21.894
data arrival time                                                         21.894

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -21.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.904


#Path 2
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[947].in[0] (.names)                                             1.226    17.442
[947].out[0] (.names)                                            0.258    17.700
[1042].in[0] (.names)                                            1.226    18.926
[1042].out[0] (.names)                                           0.258    19.184
n_n3009.in[1] (.names)                                           1.226    20.410
n_n3009.out[0] (.names)                                          0.258    20.668
n_n4275.D[0] (.latch)                                            1.226    21.894
data arrival time                                                         21.894

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -21.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.904


#Path 3
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[982].in[0] (.names)                                             1.226    17.442
[982].out[0] (.names)                                            0.258    17.700
[1538].in[1] (.names)                                            1.226    18.926
[1538].out[0] (.names)                                           0.258    19.184
n_n3466.in[3] (.names)                                           1.226    20.410
n_n3466.out[0] (.names)                                          0.258    20.668
n_n3483.D[0] (.latch)                                            1.226    21.894
data arrival time                                                         21.894

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -21.894
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.904


#Path 4
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[1391].in[2] (.names)                                            1.226    17.442
[1391].out[0] (.names)                                           0.258    17.700
n_n3817.in[0] (.names)                                           1.226    18.926
n_n3817.out[0] (.names)                                          0.258    19.184
n_n3818.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 5
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[982].in[0] (.names)                                             1.226    17.442
[982].out[0] (.names)                                            0.258    17.700
n_n3907.in[2] (.names)                                           1.226    18.926
n_n3907.out[0] (.names)                                          0.258    19.184
n_n4334.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 6
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[982].in[0] (.names)                                             1.226    17.442
[982].out[0] (.names)                                            0.258    17.700
n_n4011.in[1] (.names)                                           1.226    18.926
n_n4011.out[0] (.names)                                          0.258    19.184
n_n4012.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 7
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[947].in[0] (.names)                                             1.226    17.442
[947].out[0] (.names)                                            0.258    17.700
n_n3217.in[3] (.names)                                           1.226    18.926
n_n3217.out[0] (.names)                                          0.258    19.184
n_n3724.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 8
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[947].in[0] (.names)                                             1.226    17.442
[947].out[0] (.names)                                            0.258    17.700
n_n3026.in[1] (.names)                                           1.226    18.926
n_n3026.out[0] (.names)                                          0.258    19.184
n_n4227.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 9
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[946].in[1] (.names)                                             1.226    17.442
[946].out[0] (.names)                                            0.258    17.700
n_n3813.in[2] (.names)                                           1.226    18.926
n_n3813.out[0] (.names)                                          0.258    19.184
n_n3814.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 10
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[1165].in[2] (.names)                                            1.226    17.442
[1165].out[0] (.names)                                           0.258    17.700
n_n3292.in[0] (.names)                                           1.226    18.926
n_n3292.out[0] (.names)                                          0.258    19.184
n_n4080.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 11
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[1069].in[0] (.names)                                            1.226    17.442
[1069].out[0] (.names)                                           0.258    17.700
n_n3592.in[1] (.names)                                           1.226    18.926
n_n3592.out[0] (.names)                                          0.258    19.184
n_n3959.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 12
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[1752].in[2] (.names)                                            1.226    17.442
[1752].out[0] (.names)                                           0.258    17.700
n_n3987.in[0] (.names)                                           1.226    18.926
n_n3987.out[0] (.names)                                          0.258    19.184
n_n3988.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 13
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[1771].in[2] (.names)                                            1.226    17.442
[1771].out[0] (.names)                                           0.258    17.700
n_n3235.in[0] (.names)                                           1.226    18.926
n_n3235.out[0] (.names)                                          0.258    19.184
n_n3995.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 14
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[1925].in[2] (.names)                                            1.226    17.442
[1925].out[0] (.names)                                           0.258    17.700
n_n3913.in[0] (.names)                                           1.226    18.926
n_n3913.out[0] (.names)                                          0.258    19.184
n_n4040.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 15
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[2240].in[2] (.names)                                            1.226    17.442
[2240].out[0] (.names)                                           0.258    17.700
n_n3725.in[0] (.names)                                           1.226    18.926
n_n3725.out[0] (.names)                                          0.258    19.184
n_n3726.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 16
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
[2261].in[2] (.names)                                            1.226    17.442
[2261].out[0] (.names)                                           0.258    17.700
n_n3444.in[0] (.names)                                           1.226    18.926
n_n3444.out[0] (.names)                                          0.258    19.184
n_n3574.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 17
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
[922].in[0] (.names)                                             1.226    15.958
[922].out[0] (.names)                                            0.258    16.216
[921].in[2] (.names)                                             1.226    17.442
[921].out[0] (.names)                                            0.258    17.700
n_n132.in[1] (.names)                                            1.226    18.926
n_n132.out[0] (.names)                                           0.258    19.184
n_n4093.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 18
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
nak3_17.in[1] (.names)                                           1.226    15.958
nak3_17.out[0] (.names)                                          0.258    16.216
[6376].in[1] (.names)                                            1.226    17.442
[6376].out[0] (.names)                                           0.258    17.700
n_n128.in[1] (.names)                                            1.226    18.926
n_n128.out[0] (.names)                                           0.258    19.184
n_n3831.D[0] (.latch)                                            1.226    20.410
data arrival time                                                         20.410

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.420


#Path 19
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
[936].in[0] (.names)                                             1.226    15.958
[936].out[0] (.names)                                            0.258    16.216
n_n3070.in[3] (.names)                                           1.226    17.442
n_n3070.out[0] (.names)                                          0.258    17.700
n_n3851.D[0] (.latch)                                            1.226    18.926
data arrival time                                                         18.926

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.936


#Path 20
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
[1022].in[1] (.names)                                            1.226    15.958
[1022].out[0] (.names)                                           0.258    16.216
n_n129.in[3] (.names)                                            1.226    17.442
n_n129.out[0] (.names)                                           0.258    17.700
n_n3833.D[0] (.latch)                                            1.226    18.926
data arrival time                                                         18.926

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.936


#Path 21
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
nak3_17.in[1] (.names)                                           1.226    15.958
nak3_17.out[0] (.names)                                          0.258    16.216
n_n3866.in[1] (.names)                                           1.226    17.442
n_n3866.out[0] (.names)                                          0.258    17.700
n_n4067.D[0] (.latch)                                            1.226    18.926
data arrival time                                                         18.926

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.936


#Path 22
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
nak3_17.in[1] (.names)                                           1.226    15.958
nak3_17.out[0] (.names)                                          0.258    16.216
n_n127.in[2] (.names)                                            1.226    17.442
n_n127.out[0] (.names)                                           0.258    17.700
nsr3_17.D[0] (.latch)                                            1.226    18.926
data arrival time                                                         18.926

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.936


#Path 23
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
nak3_17.in[1] (.names)                                           1.226    15.958
nak3_17.out[0] (.names)                                          0.258    16.216
n_n3140.in[2] (.names)                                           1.226    17.442
n_n3140.out[0] (.names)                                          0.258    17.700
n_n4026.D[0] (.latch)                                            1.226    18.926
data arrival time                                                         18.926

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.936


#Path 24
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
n_n3832.in[0] (.names)                                           1.226    15.958
n_n3832.out[0] (.names)                                          0.258    16.216
n_n3199.in[0] (.names)                                           1.226    17.442
n_n3199.out[0] (.names)                                          0.258    17.700
n_n3709.D[0] (.latch)                                            1.226    18.926
data arrival time                                                         18.926

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.936


#Path 25
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3563.in[1] (.names)                                           1.226    12.990
n_n3563.out[0] (.names)                                          0.258    13.249
n_n3788.in[2] (.names)                                           1.226    14.474
n_n3788.out[0] (.names)                                          0.258    14.733
nak3_17.in[1] (.names)                                           1.226    15.958
nak3_17.out[0] (.names)                                          0.258    16.216
n_n124.in[1] (.names)                                            1.226    17.442
n_n124.out[0] (.names)                                           0.258    17.700
n_n3707.D[0] (.latch)                                            1.226    18.926
data arrival time                                                         18.926

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -18.926
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.936


#Path 26
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n3582.in[1] (.names)                                           1.226    15.958
n_n3582.out[0] (.names)                                          0.258    16.216
n_n3583.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 27
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
[1898].in[0] (.names)                                            1.226    11.506
[1898].out[0] (.names)                                           0.258    11.765
[914].in[2] (.names)                                             1.226    12.990
[914].out[0] (.names)                                            0.258    13.249
[1213].in[3] (.names)                                            1.226    14.474
[1213].out[0] (.names)                                           0.258    14.733
n_n3526.in[1] (.names)                                           1.226    15.958
n_n3526.out[0] (.names)                                          0.258    16.216
n_n3841.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 28
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
[1898].in[0] (.names)                                            1.226    11.506
[1898].out[0] (.names)                                           0.258    11.765
[914].in[2] (.names)                                             1.226    12.990
[914].out[0] (.names)                                            0.258    13.249
[1708].in[3] (.names)                                            1.226    14.474
[1708].out[0] (.names)                                           0.258    14.733
n_n3271.in[1] (.names)                                           1.226    15.958
n_n3271.out[0] (.names)                                          0.258    16.216
n_n4233.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 29
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
[1898].in[0] (.names)                                            1.226    11.506
[1898].out[0] (.names)                                           0.258    11.765
[914].in[2] (.names)                                             1.226    12.990
[914].out[0] (.names)                                            0.258    13.249
[1885].in[3] (.names)                                            1.226    14.474
[1885].out[0] (.names)                                           0.258    14.733
n_n3241.in[1] (.names)                                           1.226    15.958
n_n3241.out[0] (.names)                                          0.258    16.216
n_n3242.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 30
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n4140.in[1] (.names)                                           1.226    15.958
n_n4140.out[0] (.names)                                          0.258    16.216
n_n4142.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 31
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n3375.in[1] (.names)                                           1.226    15.958
n_n3375.out[0] (.names)                                          0.258    16.216
n_n3376.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 32
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n3206.in[1] (.names)                                           1.226    15.958
n_n3206.out[0] (.names)                                          0.258    16.216
n_n3207.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 33
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n4276.in[1] (.names)                                           1.226    15.958
n_n4276.out[0] (.names)                                          0.258    16.216
n_n4279.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 34
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n3821.in[1] (.names)                                           1.226    15.958
n_n3821.out[0] (.names)                                          0.258    16.216
n_n3823.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 35
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n3964.in[1] (.names)                                           1.226    15.958
n_n3964.out[0] (.names)                                          0.258    16.216
n_n3966.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 36
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3653.in[1] (.names)                                           1.226    11.506
n_n3653.out[0] (.names)                                          0.258    11.765
n_n3852.in[1] (.names)                                           1.226    12.990
n_n3852.out[0] (.names)                                          0.258    13.249
n_n3830.in[2] (.names)                                           1.226    14.474
n_n3830.out[0] (.names)                                          0.258    14.733
n_n3512.in[1] (.names)                                           1.226    15.958
n_n3512.out[0] (.names)                                          0.258    16.216
n_n3514.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 37
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n4116.in[1] (.names)                                           1.226     4.087
n_n4116.out[0] (.names)                                          0.258     4.345
n_n3595.in[1] (.names)                                           1.226     5.571
n_n3595.out[0] (.names)                                          0.258     5.829
n_n4039.in[3] (.names)                                           1.226     7.055
n_n4039.out[0] (.names)                                          0.258     7.313
n_n3622.in[2] (.names)                                           1.226     8.538
n_n3622.out[0] (.names)                                          0.258     8.797
n_n3689.in[3] (.names)                                           1.226    10.022
n_n3689.out[0] (.names)                                          0.258    10.281
n_n3786.in[0] (.names)                                           1.226    11.506
n_n3786.out[0] (.names)                                          0.258    11.765
[2060].in[0] (.names)                                            1.226    12.990
[2060].out[0] (.names)                                           0.258    13.249
[6290].in[1] (.names)                                            1.226    14.474
[6290].out[0] (.names)                                           0.258    14.733
n_n3377.in[3] (.names)                                           1.226    15.958
n_n3377.out[0] (.names)                                          0.258    16.216
n_n3198.D[0] (.latch)                                            1.226    17.442
data arrival time                                                         17.442

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -17.442
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.452


#Path 38
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
[1075].in[3] (.names)                                            1.226     8.538
[1075].out[0] (.names)                                           0.258     8.797
n_n4096.in[2] (.names)                                           1.226    10.022
n_n4096.out[0] (.names)                                          0.258    10.281
[1094].in[0] (.names)                                            1.226    11.506
[1094].out[0] (.names)                                           0.258    11.765
[1648].in[1] (.names)                                            1.226    12.990
[1648].out[0] (.names)                                           0.258    13.249
n_n3972.in[1] (.names)                                           1.226    14.474
n_n3972.out[0] (.names)                                          0.258    14.733
n_n4145.D[0] (.latch)                                            1.226    15.958
data arrival time                                                         15.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -15.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.968


#Path 39
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
[1075].in[3] (.names)                                            1.226     8.538
[1075].out[0] (.names)                                           0.258     8.797
n_n4096.in[2] (.names)                                           1.226    10.022
n_n4096.out[0] (.names)                                          0.258    10.281
[1094].in[0] (.names)                                            1.226    11.506
[1094].out[0] (.names)                                           0.258    11.765
[1613].in[1] (.names)                                            1.226    12.990
[1613].out[0] (.names)                                           0.258    13.249
n_n4121.in[1] (.names)                                           1.226    14.474
n_n4121.out[0] (.names)                                          0.258    14.733
n_n4122.D[0] (.latch)                                            1.226    15.958
data arrival time                                                         15.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -15.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.968


#Path 40
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
[1075].in[3] (.names)                                            1.226     8.538
[1075].out[0] (.names)                                           0.258     8.797
n_n4096.in[2] (.names)                                           1.226    10.022
n_n4096.out[0] (.names)                                          0.258    10.281
[1094].in[0] (.names)                                            1.226    11.506
[1094].out[0] (.names)                                           0.258    11.765
[1260].in[1] (.names)                                            1.226    12.990
[1260].out[0] (.names)                                           0.258    13.249
n_n4094.in[1] (.names)                                           1.226    14.474
n_n4094.out[0] (.names)                                          0.258    14.733
n_n4095.D[0] (.latch)                                            1.226    15.958
data arrival time                                                         15.958

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -15.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.968


#Path 41
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
n_n4158.in[0] (.names)                                           1.226    11.506
n_n4158.out[0] (.names)                                          0.258    11.765
n_n3302.in[1] (.names)                                           1.226    12.990
n_n3302.out[0] (.names)                                          0.258    13.249
n_n4288.D[0] (.latch)                                            1.226    14.474
data arrival time                                                         14.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -14.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.484


#Path 42
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
n_n4158.in[0] (.names)                                           1.226    11.506
n_n4158.out[0] (.names)                                          0.258    11.765
n_n3459.in[1] (.names)                                           1.226    12.990
n_n3459.out[0] (.names)                                          0.258    13.249
n_n3898.D[0] (.latch)                                            1.226    14.474
data arrival time                                                         14.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -14.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.484


#Path 43
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
n_n4158.in[0] (.names)                                           1.226    11.506
n_n4158.out[0] (.names)                                          0.258    11.765
n_n4156.in[1] (.names)                                           1.226    12.990
n_n4156.out[0] (.names)                                          0.258    13.249
n_n4157.D[0] (.latch)                                            1.226    14.474
data arrival time                                                         14.474

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -14.474
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.484


#Path 44
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          1.226     1.226
n_n4222.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n3900.in[0] (.names)                                           1.226     2.603
n_n3900.out[0] (.names)                                          0.258     2.861
n_n3899.in[2] (.names)                                           1.226     4.087
n_n3899.out[0] (.names)                                          0.258     4.345
n_n3870.in[2] (.names)                                           1.226     5.571
n_n3870.out[0] (.names)                                          0.258     5.829
n_n3869.in[2] (.names)                                           1.226     7.055
n_n3869.out[0] (.names)                                          0.258     7.313
n_n3205.in[2] (.names)                                           1.226     8.538
n_n3205.out[0] (.names)                                          0.258     8.797
[1062].in[3] (.names)                                            1.226    10.022
[1062].out[0] (.names)                                           0.258    10.281
n_n3585.in[3] (.names)                                           1.226    11.506
n_n3585.out[0] (.names)                                          0.258    11.765
n_n4324.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 45
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
[1552].in[2] (.names)                                            1.226    10.022
[1552].out[0] (.names)                                           0.258    10.281
n_n4228.in[1] (.names)                                           1.226    11.506
n_n4228.out[0] (.names)                                          0.258    11.765
n_n4229.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 46
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
[1509].in[2] (.names)                                            1.226    10.022
[1509].out[0] (.names)                                           0.258    10.281
n_n3308.in[1] (.names)                                           1.226    11.506
n_n3308.out[0] (.names)                                          0.258    11.765
n_n4351.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 47
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
[1487].in[2] (.names)                                            1.226    10.022
[1487].out[0] (.names)                                           0.258    10.281
n_n3058.in[1] (.names)                                           1.226    11.506
n_n3058.out[0] (.names)                                          0.258    11.765
n_n3085.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 48
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
n_n3147.in[1] (.names)                                           1.226    11.506
n_n3147.out[0] (.names)                                          0.258    11.765
n_n3458.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 49
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
n_n3226.in[1] (.names)                                           1.226    11.506
n_n3226.out[0] (.names)                                          0.258    11.765
n_n3916.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 50
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
[2049].in[1] (.names)                                            1.226     8.538
[2049].out[0] (.names)                                           0.258     8.797
n_n4345.in[2] (.names)                                           1.226    10.022
n_n4345.out[0] (.names)                                          0.258    10.281
n_n4073.in[1] (.names)                                           1.226    11.506
n_n4073.out[0] (.names)                                          0.258    11.765
n_n4074.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 51
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
n_n4259.in[2] (.names)                                           1.226     8.538
n_n4259.out[0] (.names)                                          0.258     8.797
[1078].in[2] (.names)                                            1.226    10.022
[1078].out[0] (.names)                                           0.258    10.281
n_n3110.in[2] (.names)                                           1.226    11.506
n_n3110.out[0] (.names)                                          0.258    11.765
n_n3111.D[0] (.latch)                                            1.226    12.990
data arrival time                                                         12.990

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -12.990
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.000


#Path 52
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
n_n4015.in[1] (.names)                                           1.226     8.538
n_n4015.out[0] (.names)                                          0.258     8.797
n_n3148.in[0] (.names)                                           1.226    10.022
n_n3148.out[0] (.names)                                          0.258    10.281
n_n3495.D[0] (.latch)                                            1.226    11.506
data arrival time                                                         11.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -11.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.516


#Path 53
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
n_n4034.in[3] (.names)                                           1.226     7.055
n_n4034.out[0] (.names)                                          0.258     7.313
[1075].in[3] (.names)                                            1.226     8.538
[1075].out[0] (.names)                                           0.258     8.797
n_n3236.in[2] (.names)                                           1.226    10.022
n_n3236.out[0] (.names)                                          0.258    10.281
n_n3237.D[0] (.latch)                                            1.226    11.506
data arrival time                                                         11.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -11.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.516


#Path 54
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
n_n4015.in[1] (.names)                                           1.226     8.538
n_n4015.out[0] (.names)                                          0.258     8.797
n_n3518.in[0] (.names)                                           1.226    10.022
n_n3518.out[0] (.names)                                          0.258    10.281
n_n4316.D[0] (.latch)                                            1.226    11.506
data arrival time                                                         11.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -11.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.516


#Path 55
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6275].in[1] (.names)                                            1.226     5.571
[6275].out[0] (.names)                                           0.258     5.829
n_n3362.in[3] (.names)                                           1.226     7.055
n_n3362.out[0] (.names)                                          0.258     7.313
n_n4015.in[1] (.names)                                           1.226     8.538
n_n4015.out[0] (.names)                                          0.258     8.797
n_n3017.in[1] (.names)                                           1.226    10.022
n_n3017.out[0] (.names)                                          0.258    10.281
n_n3657.D[0] (.latch)                                            1.226    11.506
data arrival time                                                         11.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -11.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.516


#Path 56
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          1.226     1.226
n_n4222.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n3900.in[0] (.names)                                           1.226     2.603
n_n3900.out[0] (.names)                                          0.258     2.861
n_n3899.in[2] (.names)                                           1.226     4.087
n_n3899.out[0] (.names)                                          0.258     4.345
n_n3870.in[2] (.names)                                           1.226     5.571
n_n3870.out[0] (.names)                                          0.258     5.829
n_n3869.in[2] (.names)                                           1.226     7.055
n_n3869.out[0] (.names)                                          0.258     7.313
[1019].in[3] (.names)                                            1.226     8.538
[1019].out[0] (.names)                                           0.258     8.797
n_n3166.in[3] (.names)                                           1.226    10.022
n_n3166.out[0] (.names)                                          0.258    10.281
n_n3475.D[0] (.latch)                                            1.226    11.506
data arrival time                                                         11.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -11.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.516


#Path 57
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n3974.in[1] (.names)                                           1.226     5.571
n_n3974.out[0] (.names)                                          0.258     5.829
[1128].in[1] (.names)                                            1.226     7.055
[1128].out[0] (.names)                                           0.258     7.313
n_n3168.in[2] (.names)                                           1.226     8.538
n_n3168.out[0] (.names)                                          0.258     8.797
n_n4222.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 58
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1362].in[2] (.names)                                            1.226     7.055
[1362].out[0] (.names)                                           0.258     7.313
n_n3552.in[3] (.names)                                           1.226     8.538
n_n3552.out[0] (.names)                                          0.258     8.797
n_n3934.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 59
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n3104.in[0] (.names)                                           1.226     8.538
n_n3104.out[0] (.names)                                          0.258     8.797
n_n3865.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 60
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n3680.in[0] (.names)                                           1.226     8.538
n_n3680.out[0] (.names)                                          0.258     8.797
n_n3845.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 61
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n4028.in[0] (.names)                                           1.226     8.538
n_n4028.out[0] (.names)                                          0.258     8.797
n_n4029.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 62
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n121.in[0] (.names)                                            1.226     8.538
n_n121.out[0] (.names)                                           0.258     8.797
n_n3954.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 63
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n3693.in[0] (.names)                                           1.226     8.538
n_n3693.out[0] (.names)                                          0.258     8.797
n_n4099.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 64
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n3540.in[0] (.names)                                           1.226     8.538
n_n3540.out[0] (.names)                                          0.258     8.797
n_n4052.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 65
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n3579.in[0] (.names)                                           1.226     8.538
n_n3579.out[0] (.names)                                          0.258     8.797
n_n3955.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 66
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[1006].in[1] (.names)                                            1.226     7.055
[1006].out[0] (.names)                                           0.258     7.313
n_n3296.in[0] (.names)                                           1.226     8.538
n_n3296.out[0] (.names)                                          0.258     8.797
n_n4381.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 67
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n3974.in[1] (.names)                                           1.226     5.571
n_n3974.out[0] (.names)                                          0.258     5.829
[1128].in[1] (.names)                                            1.226     7.055
[1128].out[0] (.names)                                           0.258     7.313
n_n3309.in[2] (.names)                                           1.226     8.538
n_n3309.out[0] (.names)                                          0.258     8.797
n_n4392.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 68
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n4315.in[0] (.names)                                           1.226     2.603
n_n4315.out[0] (.names)                                          0.258     2.861
n_n3923.in[1] (.names)                                           1.226     4.087
n_n3923.out[0] (.names)                                          0.258     4.345
n_n4267.in[2] (.names)                                           1.226     5.571
n_n4267.out[0] (.names)                                          0.258     5.829
[1076].in[3] (.names)                                            1.226     7.055
[1076].out[0] (.names)                                           0.258     7.313
n_n3406.in[2] (.names)                                           1.226     8.538
n_n3406.out[0] (.names)                                          0.258     8.797
n_n3408.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3408.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 69
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n3974.in[1] (.names)                                           1.226     5.571
n_n3974.out[0] (.names)                                          0.258     5.829
[1128].in[1] (.names)                                            1.226     7.055
[1128].out[0] (.names)                                           0.258     7.313
n_n3059.in[2] (.names)                                           1.226     8.538
n_n3059.out[0] (.names)                                          0.258     8.797
n_n3099.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 70
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n3656.in[1] (.names)                                           1.226     5.571
n_n3656.out[0] (.names)                                          0.258     5.829
[1068].in[1] (.names)                                            1.226     7.055
[1068].out[0] (.names)                                           0.258     7.313
n_n3473.in[2] (.names)                                           1.226     8.538
n_n3473.out[0] (.names)                                          0.258     8.797
n_n4056.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 71
Startpoint: n_n3955.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          1.226     1.226
n_n3955.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[984].in[0] (.names)                                             1.226     2.603
[984].out[0] (.names)                                            0.258     2.861
[1119].in[3] (.names)                                            1.226     4.087
[1119].out[0] (.names)                                           0.258     4.345
n_n4098.in[1] (.names)                                           1.226     5.571
n_n4098.out[0] (.names)                                          0.258     5.829
[1477].in[1] (.names)                                            1.226     7.055
[1477].out[0] (.names)                                           0.258     7.313
n_n130.in[1] (.names)                                            1.226     8.538
n_n130.out[0] (.names)                                           0.258     8.797
n_n4045.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 72
Startpoint: n_n3955.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          1.226     1.226
n_n3955.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[984].in[0] (.names)                                             1.226     2.603
[984].out[0] (.names)                                            0.258     2.861
[1119].in[3] (.names)                                            1.226     4.087
[1119].out[0] (.names)                                           0.258     4.345
n_n4098.in[1] (.names)                                           1.226     5.571
n_n4098.out[0] (.names)                                          0.258     5.829
[1565].in[2] (.names)                                            1.226     7.055
[1565].out[0] (.names)                                           0.258     7.313
n_n131.in[0] (.names)                                            1.226     8.538
n_n131.out[0] (.names)                                           0.258     8.797
n_n4057.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 73
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
[934].in[1] (.names)                                             1.226     7.055
[934].out[0] (.names)                                            0.258     7.313
n_n3382.in[2] (.names)                                           1.226     8.538
n_n3382.out[0] (.names)                                          0.258     8.797
n_n4366.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 74
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          1.226     1.226
n_n4222.Q[0] (.latch) [clock-to-output]                          0.151     1.377
n_n3900.in[0] (.names)                                           1.226     2.603
n_n3900.out[0] (.names)                                          0.258     2.861
n_n3899.in[2] (.names)                                           1.226     4.087
n_n3899.out[0] (.names)                                          0.258     4.345
[1038].in[3] (.names)                                            1.226     5.571
[1038].out[0] (.names)                                           0.258     5.829
[1659].in[2] (.names)                                            1.226     7.055
[1659].out[0] (.names)                                           0.258     7.313
n_n4046.in[3] (.names)                                           1.226     8.538
n_n4046.out[0] (.names)                                          0.258     8.797
n_n4047.D[0] (.latch)                                            1.226    10.022
data arrival time                                                         10.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                        -10.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.032


#Path 75
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[1728].in[2] (.names)                                            1.226     5.571
[1728].out[0] (.names)                                           0.258     5.829
n_n4293.in[2] (.names)                                           1.226     7.055
n_n4293.out[0] (.names)                                          0.258     7.313
n_n4294.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4294.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 76
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3259.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[1482].in[2] (.names)                                            1.226     5.571
[1482].out[0] (.names)                                           0.258     5.829
n_n3258.in[2] (.names)                                           1.226     7.055
n_n3258.out[0] (.names)                                          0.258     7.313
n_n3259.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3259.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 77
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[1329].in[2] (.names)                                            1.226     5.571
[1329].out[0] (.names)                                           0.258     5.829
n_n3045.in[2] (.names)                                           1.226     7.055
n_n3045.out[0] (.names)                                          0.258     7.313
n_n3208.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3208.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 78
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[1195].in[2] (.names)                                            1.226     5.571
[1195].out[0] (.names)                                           0.258     5.829
n_n3877.in[2] (.names)                                           1.226     7.055
n_n3877.out[0] (.names)                                          0.258     7.313
n_n3878.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3878.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 79
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3604.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4335.in[0] (.names)                                           1.226     4.087
n_n4335.out[0] (.names)                                          0.258     4.345
[1016].in[2] (.names)                                            1.226     5.571
[1016].out[0] (.names)                                           0.258     5.829
n_n3399.in[1] (.names)                                           1.226     7.055
n_n3399.out[0] (.names)                                          0.258     7.313
n_n3604.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3604.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 80
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[6361].in[2] (.names)                                            1.226     5.571
[6361].out[0] (.names)                                           0.258     5.829
n_n3684.in[3] (.names)                                           1.226     7.055
n_n3684.out[0] (.names)                                          0.258     7.313
n_n3658.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 81
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
[1318].in[3] (.names)                                            1.226     5.571
[1318].out[0] (.names)                                           0.258     5.829
n_n133.in[2] (.names)                                            1.226     7.055
n_n133.out[0] (.names)                                           0.258     7.313
nsr3_14.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 82
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
n_n4124.in[2] (.names)                                           1.226     7.055
n_n4124.out[0] (.names)                                          0.258     7.313
n_n4125.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 83
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
n_n3289.in[2] (.names)                                           1.226     7.055
n_n3289.out[0] (.names)                                          0.258     7.313
n_n3901.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 84
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n4126.in[1] (.names)                                           1.226     5.571
n_n4126.out[0] (.names)                                          0.258     5.829
n_n3632.in[2] (.names)                                           1.226     7.055
n_n3632.out[0] (.names)                                          0.258     7.313
n_n3769.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 85
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[1780].in[2] (.names)                                            1.226     5.571
[1780].out[0] (.names)                                           0.258     5.829
n_n3837.in[2] (.names)                                           1.226     7.055
n_n3837.out[0] (.names)                                          0.258     7.313
n_n3886.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 86
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[1776].in[2] (.names)                                            1.226     5.571
[1776].out[0] (.names)                                           0.258     5.829
n_n3508.in[2] (.names)                                           1.226     7.055
n_n3508.out[0] (.names)                                          0.258     7.313
n_n3919.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 87
Startpoint: n_n3955.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          1.226     1.226
n_n3955.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[984].in[0] (.names)                                             1.226     2.603
[984].out[0] (.names)                                            0.258     2.861
n_n3294.in[1] (.names)                                           1.226     4.087
n_n3294.out[0] (.names)                                          0.258     4.345
[6349].in[0] (.names)                                            1.226     5.571
[6349].out[0] (.names)                                           0.258     5.829
n_n3355.in[3] (.names)                                           1.226     7.055
n_n3355.out[0] (.names)                                          0.258     7.313
n_n3557.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 88
Startpoint: n_n4160.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4160.clk[0] (.latch)                                          1.226     1.226
n_n4160.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[1116].in[0] (.names)                                            1.226     2.603
[1116].out[0] (.names)                                           0.258     2.861
n_n3420.in[1] (.names)                                           1.226     4.087
n_n3420.out[0] (.names)                                          0.258     4.345
[1096].in[2] (.names)                                            1.226     5.571
[1096].out[0] (.names)                                           0.258     5.829
n_n3791.in[2] (.names)                                           1.226     7.055
n_n3791.out[0] (.names)                                          0.258     7.313
n_n3793.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3793.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 89
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n3974.in[1] (.names)                                           1.226     5.571
n_n3974.out[0] (.names)                                          0.258     5.829
n_n3607.in[2] (.names)                                           1.226     7.055
n_n3607.out[0] (.names)                                          0.258     7.313
n_n3608.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 90
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n3974.in[1] (.names)                                           1.226     5.571
n_n3974.out[0] (.names)                                          0.258     5.829
n_n3519.in[2] (.names)                                           1.226     7.055
n_n3519.out[0] (.names)                                          0.258     7.313
n_n3976.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 91
Startpoint: n_n4349.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4349.clk[0] (.latch)                                          1.226     1.226
n_n4349.Q[0] (.latch) [clock-to-output]                          0.151     1.377
[6265].in[0] (.names)                                            1.226     2.603
[6265].out[0] (.names)                                           0.258     2.861
n_n4367.in[2] (.names)                                           1.226     4.087
n_n4367.out[0] (.names)                                          0.258     4.345
n_n3974.in[1] (.names)                                           1.226     5.571
n_n3974.out[0] (.names)                                          0.258     5.829
n_n3018.in[2] (.names)                                           1.226     7.055
n_n3018.out[0] (.names)                                          0.258     7.313
n_n3688.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 92
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[2141].in[2] (.names)                                            1.226     5.571
[2141].out[0] (.names)                                           0.258     5.829
n_n3510.in[2] (.names)                                           1.226     7.055
n_n3510.out[0] (.names)                                          0.258     7.313
n_n3511.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 93
Startpoint: n_n4108.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4108.clk[0] (.latch)                                          1.226     1.226
n_n4108.Q[0] (.latch) [clock-to-output]                          0.151     1.377
pready_0_0_.in[1] (.names)                                       1.226     2.603
pready_0_0_.out[0] (.names)                                      0.258     2.861
[1155].in[0] (.names)                                            1.226     4.087
[1155].out[0] (.names)                                           0.258     4.345
[2023].in[2] (.names)                                            1.226     5.571
[2023].out[0] (.names)                                           0.258     5.829
n_n3181.in[2] (.names)                                           1.226     7.055
n_n3181.out[0] (.names)                                          0.258     7.313
n_n3858.D[0] (.latch)                                            1.226     8.538
data arrival time                                                          8.538

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -8.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.549


#Path 94
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3896.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           1.226     1.226
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     1.377
n_n3765.in[1] (.names)                                           1.226     2.603
n_n3765.out[0] (.names)                                          0.258     2.861
[894].in[3] (.names)                                             1.226     4.087
[894].out[0] (.names)                                            0.258     4.345
n_n3895.in[2] (.names)                                           1.226     5.571
n_n3895.out[0] (.names)                                          0.258     5.829
n_n3896.D[0] (.latch)                                            1.226     7.055
data arrival time                                                          7.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3896.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -7.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.065


#Path 95
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3627.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           1.226     1.226
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     1.377
n_n3765.in[1] (.names)                                           1.226     2.603
n_n3765.out[0] (.names)                                          0.258     2.861
[894].in[3] (.names)                                             1.226     4.087
[894].out[0] (.names)                                            0.258     4.345
n_n3625.in[1] (.names)                                           1.226     5.571
n_n3625.out[0] (.names)                                          0.258     5.829
n_n3627.D[0] (.latch)                                            1.226     7.055
data arrival time                                                          7.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3627.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -7.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.065


#Path 96
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           1.226     1.226
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     1.377
n_n3765.in[1] (.names)                                           1.226     2.603
n_n3765.out[0] (.names)                                          0.258     2.861
[894].in[3] (.names)                                             1.226     4.087
[894].out[0] (.names)                                            0.258     4.345
n_n3759.in[2] (.names)                                           1.226     5.571
n_n3759.out[0] (.names)                                          0.258     5.829
n_n3761.D[0] (.latch)                                            1.226     7.055
data arrival time                                                          7.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3761.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -7.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.065


#Path 97
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3128.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           1.226     1.226
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     1.377
n_n3765.in[1] (.names)                                           1.226     2.603
n_n3765.out[0] (.names)                                          0.258     2.861
[894].in[3] (.names)                                             1.226     4.087
[894].out[0] (.names)                                            0.258     4.345
n_n3127.in[1] (.names)                                           1.226     5.571
n_n3127.out[0] (.names)                                          0.258     5.829
n_n3128.D[0] (.latch)                                            1.226     7.055
data arrival time                                                          7.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3128.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -7.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.065


#Path 98
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3048.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           1.226     1.226
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     1.377
n_n3765.in[1] (.names)                                           1.226     2.603
n_n3765.out[0] (.names)                                          0.258     2.861
[894].in[3] (.names)                                             1.226     4.087
[894].out[0] (.names)                                            0.258     4.345
n_n3047.in[1] (.names)                                           1.226     5.571
n_n3047.out[0] (.names)                                          0.258     5.829
n_n3048.D[0] (.latch)                                            1.226     7.055
data arrival time                                                          7.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3048.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -7.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.065


#Path 99
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3061.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           1.226     1.226
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     1.377
n_n3765.in[1] (.names)                                           1.226     2.603
n_n3765.out[0] (.names)                                          0.258     2.861
[894].in[3] (.names)                                             1.226     4.087
[894].out[0] (.names)                                            0.258     4.345
n_n3060.in[1] (.names)                                           1.226     5.571
n_n3060.out[0] (.names)                                          0.258     5.829
n_n3061.D[0] (.latch)                                            1.226     7.055
data arrival time                                                          7.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3061.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -7.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.065


#Path 100
Startpoint: nlc1_2.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nlc1_2.clk[0] (.latch)                                           1.226     1.226
nlc1_2.Q[0] (.latch) [clock-to-output]                           0.151     1.377
n_n3765.in[1] (.names)                                           1.226     2.603
n_n3765.out[0] (.names)                                          0.258     2.861
[894].in[3] (.names)                                             1.226     4.087
[894].out[0] (.names)                                            0.258     4.345
n_n3314.in[2] (.names)                                           1.226     5.571
n_n3314.out[0] (.names)                                          0.258     5.829
n_n3316.D[0] (.latch)                                            1.226     7.055
data arrival time                                                          7.055

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3316.clk[0] (.latch)                                          1.226     1.226
clock uncertainty                                                0.000     1.226
cell setup time                                                 -0.236     0.990
data required time                                                         0.990
--------------------------------------------------------------------------------
data required time                                                         0.990
data arrival time                                                         -7.055
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.065


#End of timing report
