// Seed: 3506104395
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri id_5,
    output wor id_6,
    output supply1 id_7
    , id_25,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    input wor id_14,
    output wire id_15,
    input supply0 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input uwire id_19,
    input wor id_20,
    output wor id_21,
    output tri1 id_22,
    input tri1 id_23
);
  parameter id_26 = 1'h0;
  wire id_27;
endmodule
module module_1 #(
    parameter id_1 = 32'd27,
    parameter id_2 = 32'd90
) (
    output supply1 id_0,
    output wand _id_1,
    input supply0 _id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6
);
  logic [id_2  ==  id_1 : -1 'b0] id_8;
  ;
  logic id_9;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_6,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0,
      id_0,
      id_6,
      id_4,
      id_4,
      id_0,
      id_4,
      id_3,
      id_5,
      id_3,
      id_5,
      id_4,
      id_6,
      id_3,
      id_5,
      id_5,
      id_6
  );
  assign modCall_1.id_19 = 0;
  parameter id_10 = 1;
endmodule
