/* SPDX-License-Identifier: MIT
 *
 * Copyright 2016-2020 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_PDMA1_QM_REGS_H_
#define ASIC_REG_PDMA1_QM_REGS_H_

/*
 *****************************************
 *   PDMA1_QM
 *   (Prototype: QMAN)
 *****************************************
 */

#define mmPDMA1_QM_GLBL_CFG0 0x4C9A000

#define mmPDMA1_QM_GLBL_CFG1 0x4C9A004

#define mmPDMA1_QM_GLBL_CFG2 0x4C9A008

#define mmPDMA1_QM_GLBL_ERR_CFG 0x4C9A00C

#define mmPDMA1_QM_GLBL_ERR_CFG1 0x4C9A010

#define mmPDMA1_QM_GLBL_ERR_ARC_HALT_EN 0x4C9A014

#define mmPDMA1_QM_GLBL_AXCACHE 0x4C9A018

#define mmPDMA1_QM_GLBL_STS0 0x4C9A01C

#define mmPDMA1_QM_GLBL_STS1 0x4C9A020

#define mmPDMA1_QM_GLBL_ERR_STS_0 0x4C9A024

#define mmPDMA1_QM_GLBL_ERR_STS_1 0x4C9A028

#define mmPDMA1_QM_GLBL_ERR_STS_2 0x4C9A02C

#define mmPDMA1_QM_GLBL_ERR_STS_3 0x4C9A030

#define mmPDMA1_QM_GLBL_ERR_STS_4 0x4C9A034

#define mmPDMA1_QM_GLBL_ERR_MSG_EN_0 0x4C9A038

#define mmPDMA1_QM_GLBL_ERR_MSG_EN_1 0x4C9A03C

#define mmPDMA1_QM_GLBL_ERR_MSG_EN_2 0x4C9A040

#define mmPDMA1_QM_GLBL_ERR_MSG_EN_3 0x4C9A044

#define mmPDMA1_QM_GLBL_ERR_MSG_EN_4 0x4C9A048

#define mmPDMA1_QM_GLBL_PROT 0x4C9A04C

#define mmPDMA1_QM_PQ_BASE_LO_0 0x4C9A050

#define mmPDMA1_QM_PQ_BASE_LO_1 0x4C9A054

#define mmPDMA1_QM_PQ_BASE_LO_2 0x4C9A058

#define mmPDMA1_QM_PQ_BASE_LO_3 0x4C9A05C

#define mmPDMA1_QM_PQ_BASE_HI_0 0x4C9A060

#define mmPDMA1_QM_PQ_BASE_HI_1 0x4C9A064

#define mmPDMA1_QM_PQ_BASE_HI_2 0x4C9A068

#define mmPDMA1_QM_PQ_BASE_HI_3 0x4C9A06C

#define mmPDMA1_QM_PQ_SIZE_0 0x4C9A070

#define mmPDMA1_QM_PQ_SIZE_1 0x4C9A074

#define mmPDMA1_QM_PQ_SIZE_2 0x4C9A078

#define mmPDMA1_QM_PQ_SIZE_3 0x4C9A07C

#define mmPDMA1_QM_PQ_PI_0 0x4C9A080

#define mmPDMA1_QM_PQ_PI_1 0x4C9A084

#define mmPDMA1_QM_PQ_PI_2 0x4C9A088

#define mmPDMA1_QM_PQ_PI_3 0x4C9A08C

#define mmPDMA1_QM_PQ_CI_0 0x4C9A090

#define mmPDMA1_QM_PQ_CI_1 0x4C9A094

#define mmPDMA1_QM_PQ_CI_2 0x4C9A098

#define mmPDMA1_QM_PQ_CI_3 0x4C9A09C

#define mmPDMA1_QM_PQ_CFG0_0 0x4C9A0A0

#define mmPDMA1_QM_PQ_CFG0_1 0x4C9A0A4

#define mmPDMA1_QM_PQ_CFG0_2 0x4C9A0A8

#define mmPDMA1_QM_PQ_CFG0_3 0x4C9A0AC

#define mmPDMA1_QM_PQ_CFG1_0 0x4C9A0B0

#define mmPDMA1_QM_PQ_CFG1_1 0x4C9A0B4

#define mmPDMA1_QM_PQ_CFG1_2 0x4C9A0B8

#define mmPDMA1_QM_PQ_CFG1_3 0x4C9A0BC

#define mmPDMA1_QM_PQ_STS0_0 0x4C9A0C0

#define mmPDMA1_QM_PQ_STS0_1 0x4C9A0C4

#define mmPDMA1_QM_PQ_STS0_2 0x4C9A0C8

#define mmPDMA1_QM_PQ_STS0_3 0x4C9A0CC

#define mmPDMA1_QM_PQ_STS1_0 0x4C9A0D0

#define mmPDMA1_QM_PQ_STS1_1 0x4C9A0D4

#define mmPDMA1_QM_PQ_STS1_2 0x4C9A0D8

#define mmPDMA1_QM_PQ_STS1_3 0x4C9A0DC

#define mmPDMA1_QM_CQ_CFG0_0 0x4C9A0E0

#define mmPDMA1_QM_CQ_CFG0_1 0x4C9A0E4

#define mmPDMA1_QM_CQ_CFG0_2 0x4C9A0E8

#define mmPDMA1_QM_CQ_CFG0_3 0x4C9A0EC

#define mmPDMA1_QM_CQ_CFG0_4 0x4C9A0F0

#define mmPDMA1_QM_CQ_STS0_0 0x4C9A0F4

#define mmPDMA1_QM_CQ_STS0_1 0x4C9A0F8

#define mmPDMA1_QM_CQ_STS0_2 0x4C9A0FC

#define mmPDMA1_QM_CQ_STS0_3 0x4C9A100

#define mmPDMA1_QM_CQ_STS0_4 0x4C9A104

#define mmPDMA1_QM_CQ_CFG1_0 0x4C9A108

#define mmPDMA1_QM_CQ_CFG1_1 0x4C9A10C

#define mmPDMA1_QM_CQ_CFG1_2 0x4C9A110

#define mmPDMA1_QM_CQ_CFG1_3 0x4C9A114

#define mmPDMA1_QM_CQ_CFG1_4 0x4C9A118

#define mmPDMA1_QM_CQ_STS1_0 0x4C9A11C

#define mmPDMA1_QM_CQ_STS1_1 0x4C9A120

#define mmPDMA1_QM_CQ_STS1_2 0x4C9A124

#define mmPDMA1_QM_CQ_STS1_3 0x4C9A128

#define mmPDMA1_QM_CQ_STS1_4 0x4C9A12C

#define mmPDMA1_QM_CQ_PTR_LO_0 0x4C9A150

#define mmPDMA1_QM_CQ_PTR_HI_0 0x4C9A154

#define mmPDMA1_QM_CQ_TSIZE_0 0x4C9A158

#define mmPDMA1_QM_CQ_CTL_0 0x4C9A15C

#define mmPDMA1_QM_CQ_PTR_LO_1 0x4C9A160

#define mmPDMA1_QM_CQ_PTR_HI_1 0x4C9A164

#define mmPDMA1_QM_CQ_TSIZE_1 0x4C9A168

#define mmPDMA1_QM_CQ_CTL_1 0x4C9A16C

#define mmPDMA1_QM_CQ_PTR_LO_2 0x4C9A170

#define mmPDMA1_QM_CQ_PTR_HI_2 0x4C9A174

#define mmPDMA1_QM_CQ_TSIZE_2 0x4C9A178

#define mmPDMA1_QM_CQ_CTL_2 0x4C9A17C

#define mmPDMA1_QM_CQ_PTR_LO_3 0x4C9A180

#define mmPDMA1_QM_CQ_PTR_HI_3 0x4C9A184

#define mmPDMA1_QM_CQ_TSIZE_3 0x4C9A188

#define mmPDMA1_QM_CQ_CTL_3 0x4C9A18C

#define mmPDMA1_QM_CQ_PTR_LO_4 0x4C9A190

#define mmPDMA1_QM_CQ_PTR_HI_4 0x4C9A194

#define mmPDMA1_QM_CQ_TSIZE_4 0x4C9A198

#define mmPDMA1_QM_CQ_CTL_4 0x4C9A19C

#define mmPDMA1_QM_CQ_TSIZE_STS_0 0x4C9A1A0

#define mmPDMA1_QM_CQ_TSIZE_STS_1 0x4C9A1A4

#define mmPDMA1_QM_CQ_TSIZE_STS_2 0x4C9A1A8

#define mmPDMA1_QM_CQ_TSIZE_STS_3 0x4C9A1AC

#define mmPDMA1_QM_CQ_TSIZE_STS_4 0x4C9A1B0

#define mmPDMA1_QM_CQ_PTR_LO_STS_0 0x4C9A1B4

#define mmPDMA1_QM_CQ_PTR_LO_STS_1 0x4C9A1B8

#define mmPDMA1_QM_CQ_PTR_LO_STS_2 0x4C9A1BC

#define mmPDMA1_QM_CQ_PTR_LO_STS_3 0x4C9A1C0

#define mmPDMA1_QM_CQ_PTR_LO_STS_4 0x4C9A1C4

#define mmPDMA1_QM_CQ_PTR_HI_STS_0 0x4C9A1C8

#define mmPDMA1_QM_CQ_PTR_HI_STS_1 0x4C9A1CC

#define mmPDMA1_QM_CQ_PTR_HI_STS_2 0x4C9A1D0

#define mmPDMA1_QM_CQ_PTR_HI_STS_3 0x4C9A1D4

#define mmPDMA1_QM_CQ_PTR_HI_STS_4 0x4C9A1D8

#define mmPDMA1_QM_CQ_IFIFO_STS_0 0x4C9A1DC

#define mmPDMA1_QM_CQ_IFIFO_STS_1 0x4C9A1E0

#define mmPDMA1_QM_CQ_IFIFO_STS_2 0x4C9A1E4

#define mmPDMA1_QM_CQ_IFIFO_STS_3 0x4C9A1E8

#define mmPDMA1_QM_CQ_IFIFO_STS_4 0x4C9A1EC

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_LO_0 0x4C9A1F0

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_LO_1 0x4C9A1F4

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_LO_2 0x4C9A1F8

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_LO_3 0x4C9A1FC

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_LO_4 0x4C9A200

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_HI_0 0x4C9A204

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_HI_1 0x4C9A208

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_HI_2 0x4C9A20C

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_HI_3 0x4C9A210

#define mmPDMA1_QM_CP_MSG_BASE0_ADDR_HI_4 0x4C9A214

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_LO_0 0x4C9A218

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_LO_1 0x4C9A21C

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_LO_2 0x4C9A220

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_LO_3 0x4C9A224

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_LO_4 0x4C9A228

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_HI_0 0x4C9A22C

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_HI_1 0x4C9A230

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_HI_2 0x4C9A234

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_HI_3 0x4C9A238

#define mmPDMA1_QM_CP_MSG_BASE1_ADDR_HI_4 0x4C9A23C

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_LO_0 0x4C9A240

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_LO_1 0x4C9A244

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_LO_2 0x4C9A248

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_LO_3 0x4C9A24C

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_LO_4 0x4C9A250

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_HI_0 0x4C9A254

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_HI_1 0x4C9A258

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_HI_2 0x4C9A25C

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_HI_3 0x4C9A260

#define mmPDMA1_QM_CP_MSG_BASE2_ADDR_HI_4 0x4C9A264

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_LO_0 0x4C9A268

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_LO_1 0x4C9A26C

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_LO_2 0x4C9A270

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_LO_3 0x4C9A274

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_LO_4 0x4C9A278

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_HI_0 0x4C9A27C

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_HI_1 0x4C9A280

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_HI_2 0x4C9A284

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_HI_3 0x4C9A288

#define mmPDMA1_QM_CP_MSG_BASE3_ADDR_HI_4 0x4C9A28C

#define mmPDMA1_QM_CP_FENCE0_RDATA_0 0x4C9A290

#define mmPDMA1_QM_CP_FENCE0_RDATA_1 0x4C9A294

#define mmPDMA1_QM_CP_FENCE0_RDATA_2 0x4C9A298

#define mmPDMA1_QM_CP_FENCE0_RDATA_3 0x4C9A29C

#define mmPDMA1_QM_CP_FENCE0_RDATA_4 0x4C9A2A0

#define mmPDMA1_QM_CP_FENCE1_RDATA_0 0x4C9A2A4

#define mmPDMA1_QM_CP_FENCE1_RDATA_1 0x4C9A2A8

#define mmPDMA1_QM_CP_FENCE1_RDATA_2 0x4C9A2AC

#define mmPDMA1_QM_CP_FENCE1_RDATA_3 0x4C9A2B0

#define mmPDMA1_QM_CP_FENCE1_RDATA_4 0x4C9A2B4

#define mmPDMA1_QM_CP_FENCE2_RDATA_0 0x4C9A2B8

#define mmPDMA1_QM_CP_FENCE2_RDATA_1 0x4C9A2BC

#define mmPDMA1_QM_CP_FENCE2_RDATA_2 0x4C9A2C0

#define mmPDMA1_QM_CP_FENCE2_RDATA_3 0x4C9A2C4

#define mmPDMA1_QM_CP_FENCE2_RDATA_4 0x4C9A2C8

#define mmPDMA1_QM_CP_FENCE3_RDATA_0 0x4C9A2CC

#define mmPDMA1_QM_CP_FENCE3_RDATA_1 0x4C9A2D0

#define mmPDMA1_QM_CP_FENCE3_RDATA_2 0x4C9A2D4

#define mmPDMA1_QM_CP_FENCE3_RDATA_3 0x4C9A2D8

#define mmPDMA1_QM_CP_FENCE3_RDATA_4 0x4C9A2DC

#define mmPDMA1_QM_CP_FENCE0_CNT_0 0x4C9A2E0

#define mmPDMA1_QM_CP_FENCE0_CNT_1 0x4C9A2E4

#define mmPDMA1_QM_CP_FENCE0_CNT_2 0x4C9A2E8

#define mmPDMA1_QM_CP_FENCE0_CNT_3 0x4C9A2EC

#define mmPDMA1_QM_CP_FENCE0_CNT_4 0x4C9A2F0

#define mmPDMA1_QM_CP_FENCE1_CNT_0 0x4C9A2F4

#define mmPDMA1_QM_CP_FENCE1_CNT_1 0x4C9A2F8

#define mmPDMA1_QM_CP_FENCE1_CNT_2 0x4C9A2FC

#define mmPDMA1_QM_CP_FENCE1_CNT_3 0x4C9A300

#define mmPDMA1_QM_CP_FENCE1_CNT_4 0x4C9A304

#define mmPDMA1_QM_CP_FENCE2_CNT_0 0x4C9A308

#define mmPDMA1_QM_CP_FENCE2_CNT_1 0x4C9A30C

#define mmPDMA1_QM_CP_FENCE2_CNT_2 0x4C9A310

#define mmPDMA1_QM_CP_FENCE2_CNT_3 0x4C9A314

#define mmPDMA1_QM_CP_FENCE2_CNT_4 0x4C9A318

#define mmPDMA1_QM_CP_FENCE3_CNT_0 0x4C9A31C

#define mmPDMA1_QM_CP_FENCE3_CNT_1 0x4C9A320

#define mmPDMA1_QM_CP_FENCE3_CNT_2 0x4C9A324

#define mmPDMA1_QM_CP_FENCE3_CNT_3 0x4C9A328

#define mmPDMA1_QM_CP_FENCE3_CNT_4 0x4C9A32C

#define mmPDMA1_QM_CP_BARRIER_CFG 0x4C9A330

#define mmPDMA1_QM_CP_LDMA_SRC_BASE_LO_OFFSET 0x4C9A334

#define mmPDMA1_QM_CP_LDMA_DST_BASE_LO_OFFSET 0x4C9A338

#define mmPDMA1_QM_CP_LDMA_TSIZE_OFFSET 0x4C9A33C

#define mmPDMA1_QM_CP_CQ_PTR_LO_OFFSET_0 0x4C9A340

#define mmPDMA1_QM_CP_CQ_PTR_LO_OFFSET_1 0x4C9A344

#define mmPDMA1_QM_CP_CQ_PTR_LO_OFFSET_2 0x4C9A348

#define mmPDMA1_QM_CP_CQ_PTR_LO_OFFSET_3 0x4C9A34C

#define mmPDMA1_QM_CP_CQ_PTR_LO_OFFSET_4 0x4C9A350

#define mmPDMA1_QM_CP_STS_0 0x4C9A368

#define mmPDMA1_QM_CP_STS_1 0x4C9A36C

#define mmPDMA1_QM_CP_STS_2 0x4C9A370

#define mmPDMA1_QM_CP_STS_3 0x4C9A374

#define mmPDMA1_QM_CP_STS_4 0x4C9A378

#define mmPDMA1_QM_CP_CURRENT_INST_LO_0 0x4C9A37C

#define mmPDMA1_QM_CP_CURRENT_INST_LO_1 0x4C9A380

#define mmPDMA1_QM_CP_CURRENT_INST_LO_2 0x4C9A384

#define mmPDMA1_QM_CP_CURRENT_INST_LO_3 0x4C9A388

#define mmPDMA1_QM_CP_CURRENT_INST_LO_4 0x4C9A38C

#define mmPDMA1_QM_CP_CURRENT_INST_HI_0 0x4C9A390

#define mmPDMA1_QM_CP_CURRENT_INST_HI_1 0x4C9A394

#define mmPDMA1_QM_CP_CURRENT_INST_HI_2 0x4C9A398

#define mmPDMA1_QM_CP_CURRENT_INST_HI_3 0x4C9A39C

#define mmPDMA1_QM_CP_CURRENT_INST_HI_4 0x4C9A3A0

#define mmPDMA1_QM_CP_PRED_0 0x4C9A3A4

#define mmPDMA1_QM_CP_PRED_1 0x4C9A3A8

#define mmPDMA1_QM_CP_PRED_2 0x4C9A3AC

#define mmPDMA1_QM_CP_PRED_3 0x4C9A3B0

#define mmPDMA1_QM_CP_PRED_4 0x4C9A3B4

#define mmPDMA1_QM_CP_PRED_UPEN_0 0x4C9A3B8

#define mmPDMA1_QM_CP_PRED_UPEN_1 0x4C9A3BC

#define mmPDMA1_QM_CP_PRED_UPEN_2 0x4C9A3C0

#define mmPDMA1_QM_CP_PRED_UPEN_3 0x4C9A3C4

#define mmPDMA1_QM_CP_PRED_UPEN_4 0x4C9A3C8

#define mmPDMA1_QM_CP_DBG_0_0 0x4C9A3CC

#define mmPDMA1_QM_CP_DBG_0_1 0x4C9A3D0

#define mmPDMA1_QM_CP_DBG_0_2 0x4C9A3D4

#define mmPDMA1_QM_CP_DBG_0_3 0x4C9A3D8

#define mmPDMA1_QM_CP_DBG_0_4 0x4C9A3DC

#define mmPDMA1_QM_CP_CPDMA_UP_CRED_0 0x4C9A3E0

#define mmPDMA1_QM_CP_CPDMA_UP_CRED_1 0x4C9A3E4

#define mmPDMA1_QM_CP_CPDMA_UP_CRED_2 0x4C9A3E8

#define mmPDMA1_QM_CP_CPDMA_UP_CRED_3 0x4C9A3EC

#define mmPDMA1_QM_CP_CPDMA_UP_CRED_4 0x4C9A3F0

#define mmPDMA1_QM_CP_IN_DATA_LO_0 0x4C9A3F4

#define mmPDMA1_QM_CP_IN_DATA_LO_1 0x4C9A3F8

#define mmPDMA1_QM_CP_IN_DATA_LO_2 0x4C9A3FC

#define mmPDMA1_QM_CP_IN_DATA_LO_3 0x4C9A400

#define mmPDMA1_QM_CP_IN_DATA_LO_4 0x4C9A404

#define mmPDMA1_QM_CP_IN_DATA_HI_0 0x4C9A408

#define mmPDMA1_QM_CP_IN_DATA_HI_1 0x4C9A40C

#define mmPDMA1_QM_CP_IN_DATA_HI_2 0x4C9A410

#define mmPDMA1_QM_CP_IN_DATA_HI_3 0x4C9A414

#define mmPDMA1_QM_CP_IN_DATA_HI_4 0x4C9A418

#define mmPDMA1_QM_PQC_HBW_BASE_LO_0 0x4C9A41C

#define mmPDMA1_QM_PQC_HBW_BASE_LO_1 0x4C9A420

#define mmPDMA1_QM_PQC_HBW_BASE_LO_2 0x4C9A424

#define mmPDMA1_QM_PQC_HBW_BASE_LO_3 0x4C9A428

#define mmPDMA1_QM_PQC_HBW_BASE_HI_0 0x4C9A42C

#define mmPDMA1_QM_PQC_HBW_BASE_HI_1 0x4C9A430

#define mmPDMA1_QM_PQC_HBW_BASE_HI_2 0x4C9A434

#define mmPDMA1_QM_PQC_HBW_BASE_HI_3 0x4C9A438

#define mmPDMA1_QM_PQC_SIZE_0 0x4C9A43C

#define mmPDMA1_QM_PQC_SIZE_1 0x4C9A440

#define mmPDMA1_QM_PQC_SIZE_2 0x4C9A444

#define mmPDMA1_QM_PQC_SIZE_3 0x4C9A448

#define mmPDMA1_QM_PQC_PI_0 0x4C9A44C

#define mmPDMA1_QM_PQC_PI_1 0x4C9A450

#define mmPDMA1_QM_PQC_PI_2 0x4C9A454

#define mmPDMA1_QM_PQC_PI_3 0x4C9A458

#define mmPDMA1_QM_PQC_LBW_WDATA_0 0x4C9A45C

#define mmPDMA1_QM_PQC_LBW_WDATA_1 0x4C9A460

#define mmPDMA1_QM_PQC_LBW_WDATA_2 0x4C9A464

#define mmPDMA1_QM_PQC_LBW_WDATA_3 0x4C9A468

#define mmPDMA1_QM_PQC_LBW_BASE_LO_0 0x4C9A46C

#define mmPDMA1_QM_PQC_LBW_BASE_LO_1 0x4C9A470

#define mmPDMA1_QM_PQC_LBW_BASE_LO_2 0x4C9A474

#define mmPDMA1_QM_PQC_LBW_BASE_LO_3 0x4C9A478

#define mmPDMA1_QM_PQC_LBW_BASE_HI_0 0x4C9A47C

#define mmPDMA1_QM_PQC_LBW_BASE_HI_1 0x4C9A480

#define mmPDMA1_QM_PQC_LBW_BASE_HI_2 0x4C9A484

#define mmPDMA1_QM_PQC_LBW_BASE_HI_3 0x4C9A488

#define mmPDMA1_QM_PQC_CFG 0x4C9A48C

#define mmPDMA1_QM_PQC_SECURE_PUSH_IND 0x4C9A490

#define mmPDMA1_QM_ARB_MASK 0x4C9A4A0

#define mmPDMA1_QM_ARB_CFG_0 0x4C9A4A4

#define mmPDMA1_QM_ARB_CHOICE_Q_PUSH 0x4C9A4A8

#define mmPDMA1_QM_ARB_WRR_WEIGHT_0 0x4C9A4AC

#define mmPDMA1_QM_ARB_WRR_WEIGHT_1 0x4C9A4B0

#define mmPDMA1_QM_ARB_WRR_WEIGHT_2 0x4C9A4B4

#define mmPDMA1_QM_ARB_WRR_WEIGHT_3 0x4C9A4B8

#define mmPDMA1_QM_ARB_CFG_1 0x4C9A4BC

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_0 0x4C9A4C0

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_1 0x4C9A4C4

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_2 0x4C9A4C8

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_3 0x4C9A4CC

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_4 0x4C9A4D0

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_5 0x4C9A4D4

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_6 0x4C9A4D8

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_7 0x4C9A4DC

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_8 0x4C9A4E0

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_9 0x4C9A4E4

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_10 0x4C9A4E8

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_11 0x4C9A4EC

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_12 0x4C9A4F0

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_13 0x4C9A4F4

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_14 0x4C9A4F8

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_15 0x4C9A4FC

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_16 0x4C9A500

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_17 0x4C9A504

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_18 0x4C9A508

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_19 0x4C9A50C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_20 0x4C9A510

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_21 0x4C9A514

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_22 0x4C9A518

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_23 0x4C9A51C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_24 0x4C9A520

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_25 0x4C9A524

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_26 0x4C9A528

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_27 0x4C9A52C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_28 0x4C9A530

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_29 0x4C9A534

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_30 0x4C9A538

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_31 0x4C9A53C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_32 0x4C9A540

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_33 0x4C9A544

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_34 0x4C9A548

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_35 0x4C9A54C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_36 0x4C9A550

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_37 0x4C9A554

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_38 0x4C9A558

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_39 0x4C9A55C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_40 0x4C9A560

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_41 0x4C9A564

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_42 0x4C9A568

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_43 0x4C9A56C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_44 0x4C9A570

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_45 0x4C9A574

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_46 0x4C9A578

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_47 0x4C9A57C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_48 0x4C9A580

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_49 0x4C9A584

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_50 0x4C9A588

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_51 0x4C9A58C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_52 0x4C9A590

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_53 0x4C9A594

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_54 0x4C9A598

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_55 0x4C9A59C

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_56 0x4C9A5A0

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_57 0x4C9A5A4

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_58 0x4C9A5A8

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_59 0x4C9A5AC

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_60 0x4C9A5B0

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_61 0x4C9A5B4

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_62 0x4C9A5B8

#define mmPDMA1_QM_ARB_MST_AVAIL_CRED_63 0x4C9A5BC

#define mmPDMA1_QM_ARB_MST_CRED_INC 0x4C9A5E0

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_0 0x4C9A5E4

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_1 0x4C9A5E8

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_2 0x4C9A5EC

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_3 0x4C9A5F0

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_4 0x4C9A5F4

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_5 0x4C9A5F8

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_6 0x4C9A5FC

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_7 0x4C9A600

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_8 0x4C9A604

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_9 0x4C9A608

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_10 0x4C9A60C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_11 0x4C9A610

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_12 0x4C9A614

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_13 0x4C9A618

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_14 0x4C9A61C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_15 0x4C9A620

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_16 0x4C9A624

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_17 0x4C9A628

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_18 0x4C9A62C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_19 0x4C9A630

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_20 0x4C9A634

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_21 0x4C9A638

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_22 0x4C9A63C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_23 0x4C9A640

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_24 0x4C9A644

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_25 0x4C9A648

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_26 0x4C9A64C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_27 0x4C9A650

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_28 0x4C9A654

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_29 0x4C9A658

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_30 0x4C9A65C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_31 0x4C9A660

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_32 0x4C9A664

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_33 0x4C9A668

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_34 0x4C9A66C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_35 0x4C9A670

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_36 0x4C9A674

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_37 0x4C9A678

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_38 0x4C9A67C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_39 0x4C9A680

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_40 0x4C9A684

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_41 0x4C9A688

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_42 0x4C9A68C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_43 0x4C9A690

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_44 0x4C9A694

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_45 0x4C9A698

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_46 0x4C9A69C

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_47 0x4C9A6A0

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_48 0x4C9A6A4

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_49 0x4C9A6A8

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_50 0x4C9A6AC

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_51 0x4C9A6B0

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_52 0x4C9A6B4

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_53 0x4C9A6B8

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_54 0x4C9A6BC

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_55 0x4C9A6C0

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_56 0x4C9A6C4

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_57 0x4C9A6C8

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_58 0x4C9A6CC

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_59 0x4C9A6D0

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_60 0x4C9A6D4

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_61 0x4C9A6D8

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_62 0x4C9A6DC

#define mmPDMA1_QM_ARB_MST_CHOICE_PUSH_OFST_63 0x4C9A6E0

#define mmPDMA1_QM_ARB_SLV_MASTER_INC_CRED_OFST 0x4C9A704

#define mmPDMA1_QM_ARB_MST_SLAVE_EN 0x4C9A708

#define mmPDMA1_QM_ARB_MST_SLAVE_EN_1 0x4C9A70C

#define mmPDMA1_QM_ARB_SLV_CHOICE_WDT 0x4C9A710

#define mmPDMA1_QM_ARB_SLV_ID 0x4C9A714

#define mmPDMA1_QM_ARB_MST_QUIET_PER 0x4C9A718

#define mmPDMA1_QM_ARB_MSG_MAX_INFLIGHT 0x4C9A744

#define mmPDMA1_QM_ARB_BASE_LO 0x4C9A754

#define mmPDMA1_QM_ARB_BASE_HI 0x4C9A758

#define mmPDMA1_QM_ARB_STATE_STS 0x4C9A780

#define mmPDMA1_QM_ARB_CHOICE_FULLNESS_STS 0x4C9A784

#define mmPDMA1_QM_ARB_MSG_STS 0x4C9A788

#define mmPDMA1_QM_ARB_SLV_CHOICE_Q_HEAD 0x4C9A78C

#define mmPDMA1_QM_ARB_ERR_CAUSE 0x4C9A79C

#define mmPDMA1_QM_ARB_ERR_MSG_EN 0x4C9A7A0

#define mmPDMA1_QM_ARB_ERR_STS_DRP 0x4C9A7A8

#define mmPDMA1_QM_ARB_MST_CRED_STS 0x4C9A7B0

#define mmPDMA1_QM_ARB_MST_CRED_STS_1 0x4C9A7B4

#define mmPDMA1_QM_CSMR_STRICT_PRIO_CFG 0x4C9A7FC

#define mmPDMA1_QM_ARC_CQ_CFG0 0x4C9A800

#define mmPDMA1_QM_ARC_CQ_CFG1 0x4C9A804

#define mmPDMA1_QM_ARC_CQ_PTR_LO 0x4C9A808

#define mmPDMA1_QM_ARC_CQ_PTR_HI 0x4C9A80C

#define mmPDMA1_QM_ARC_CQ_TSIZE 0x4C9A810

#define mmPDMA1_QM_ARC_CQ_CTL 0x4C9A814

#define mmPDMA1_QM_ARC_CQ_IFIFO_STS 0x4C9A81C

#define mmPDMA1_QM_ARC_CQ_STS0 0x4C9A820

#define mmPDMA1_QM_ARC_CQ_STS1 0x4C9A824

#define mmPDMA1_QM_ARC_CQ_TSIZE_STS 0x4C9A828

#define mmPDMA1_QM_ARC_CQ_PTR_LO_STS 0x4C9A82C

#define mmPDMA1_QM_ARC_CQ_PTR_HI_STS 0x4C9A830

#define mmPDMA1_QM_CP_WR_ARC_ADDR_HI 0x4C9A834

#define mmPDMA1_QM_CP_WR_ARC_ADDR_LO 0x4C9A838

#define mmPDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_HI 0x4C9A83C

#define mmPDMA1_QM_ARC_CQ_IFIFO_MSG_BASE_LO 0x4C9A840

#define mmPDMA1_QM_ARC_CQ_CTL_MSG_BASE_HI 0x4C9A844

#define mmPDMA1_QM_ARC_CQ_CTL_MSG_BASE_LO 0x4C9A848

#define mmPDMA1_QM_CQ_IFIFO_MSG_BASE_HI 0x4C9A84C

#define mmPDMA1_QM_CQ_IFIFO_MSG_BASE_LO 0x4C9A850

#define mmPDMA1_QM_CQ_CTL_MSG_BASE_HI 0x4C9A854

#define mmPDMA1_QM_CQ_CTL_MSG_BASE_LO 0x4C9A858

#define mmPDMA1_QM_ADDR_OVRD 0x4C9A85C

#define mmPDMA1_QM_CQ_IFIFO_CI_0 0x4C9A860

#define mmPDMA1_QM_CQ_IFIFO_CI_1 0x4C9A864

#define mmPDMA1_QM_CQ_IFIFO_CI_2 0x4C9A868

#define mmPDMA1_QM_CQ_IFIFO_CI_3 0x4C9A86C

#define mmPDMA1_QM_CQ_IFIFO_CI_4 0x4C9A870

#define mmPDMA1_QM_ARC_CQ_IFIFO_CI 0x4C9A874

#define mmPDMA1_QM_CQ_CTL_CI_0 0x4C9A878

#define mmPDMA1_QM_CQ_CTL_CI_1 0x4C9A87C

#define mmPDMA1_QM_CQ_CTL_CI_2 0x4C9A880

#define mmPDMA1_QM_CQ_CTL_CI_3 0x4C9A884

#define mmPDMA1_QM_CQ_CTL_CI_4 0x4C9A888

#define mmPDMA1_QM_ARC_CQ_CTL_CI 0x4C9A88C

#define mmPDMA1_QM_CP_CFG 0x4C9A890

#define mmPDMA1_QM_CP_EXT_SWITCH 0x4C9A894

#define mmPDMA1_QM_CP_SWITCH_WD_SET 0x4C9A898

#define mmPDMA1_QM_CP_SWITCH_WD 0x4C9A89C

#define mmPDMA1_QM_ARC_LB_ADDR_BASE_LO 0x4C9A8A4

#define mmPDMA1_QM_ARC_LB_ADDR_BASE_HI 0x4C9A8A8

#define mmPDMA1_QM_ENGINE_BASE_ADDR_HI 0x4C9A8AC

#define mmPDMA1_QM_ENGINE_BASE_ADDR_LO 0x4C9A8B0

#define mmPDMA1_QM_ENGINE_ADDR_RANGE_SIZE 0x4C9A8B4

#define mmPDMA1_QM_QM_ARC_AUX_BASE_ADDR_HI 0x4C9A8B8

#define mmPDMA1_QM_QM_ARC_AUX_BASE_ADDR_LO 0x4C9A8BC

#define mmPDMA1_QM_QM_BASE_ADDR_HI 0x4C9A8C0

#define mmPDMA1_QM_QM_BASE_ADDR_LO 0x4C9A8C4

#define mmPDMA1_QM_ARC_PQC_SECURE_PUSH_IND 0x4C9A8C8

#define mmPDMA1_QM_PQC_STS_0_0 0x4C9A8D0

#define mmPDMA1_QM_PQC_STS_0_1 0x4C9A8D4

#define mmPDMA1_QM_PQC_STS_0_2 0x4C9A8D8

#define mmPDMA1_QM_PQC_STS_0_3 0x4C9A8DC

#define mmPDMA1_QM_PQC_STS_1_0 0x4C9A8E0

#define mmPDMA1_QM_PQC_STS_1_1 0x4C9A8E4

#define mmPDMA1_QM_PQC_STS_1_2 0x4C9A8E8

#define mmPDMA1_QM_PQC_STS_1_3 0x4C9A8EC

#define mmPDMA1_QM_SEI_STATUS 0x4C9A8F0

#define mmPDMA1_QM_SEI_MASK 0x4C9A8F4

#define mmPDMA1_QM_GLBL_ERR_ADDR_LO 0x4C9AD00

#define mmPDMA1_QM_GLBL_ERR_ADDR_HI 0x4C9AD04

#define mmPDMA1_QM_GLBL_ERR_WDATA 0x4C9AD08

#define mmPDMA1_QM_L2H_MASK_LO 0x4C9AD14

#define mmPDMA1_QM_L2H_MASK_HI 0x4C9AD18

#define mmPDMA1_QM_L2H_CMPR_LO 0x4C9AD1C

#define mmPDMA1_QM_L2H_CMPR_HI 0x4C9AD20

#define mmPDMA1_QM_LOCAL_RANGE_BASE 0x4C9AD24

#define mmPDMA1_QM_LOCAL_RANGE_SIZE 0x4C9AD28

#define mmPDMA1_QM_HBW_RD_RATE_LIM_CFG_1 0x4C9AD30

#define mmPDMA1_QM_LBW_WR_RATE_LIM_CFG_0 0x4C9AD34

#define mmPDMA1_QM_LBW_WR_RATE_LIM_CFG_1 0x4C9AD38

#define mmPDMA1_QM_HBW_RD_RATE_LIM_CFG_0 0x4C9AD3C

#define mmPDMA1_QM_IND_GW_APB_CFG 0x4C9AD40

#define mmPDMA1_QM_IND_GW_APB_WDATA 0x4C9AD44

#define mmPDMA1_QM_IND_GW_APB_RDATA 0x4C9AD48

#define mmPDMA1_QM_IND_GW_APB_STATUS 0x4C9AD4C

#define mmPDMA1_QM_PERF_CNT_FREE_LO 0x4C9AD60

#define mmPDMA1_QM_PERF_CNT_FREE_HI 0x4C9AD64

#define mmPDMA1_QM_PERF_CNT_IDLE_LO 0x4C9AD68

#define mmPDMA1_QM_PERF_CNT_IDLE_HI 0x4C9AD6C

#define mmPDMA1_QM_PERF_CNT_CFG 0x4C9AD70

#endif /* ASIC_REG_PDMA1_QM_REGS_H_ */
