#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Feb 23 12:46:14 2017
# Process ID: 10448
# Current directory: C:/Users/saina/Desktop/SeniorDesign/Top_Module
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4088 C:\Users\saina\Desktop\SeniorDesign\Top_Module\Top_Module.xpr
# Log file: C:/Users/saina/Desktop/SeniorDesign/Top_Module/vivado.log
# Journal file: C:/Users/saina/Desktop/SeniorDesign/Top_Module\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 741.168 ; gain = 133.820
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {8} CONFIG.PortBWidth {8} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {15}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
generate_target all [get_files  c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs -jobs 2 mult_gen_0_synth_1
[Thu Feb 23 13:23:28 2017] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/mult_gen_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.418 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'mult_gen_0'... please wait for 'mult_gen_0_synth_1' run to finish...
wait_on_run mult_gen_0_synth_1
[Thu Feb 23 13:23:28 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:23:33 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:23:38 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:23:43 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:23:53 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:24:03 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:24:13 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:24:23 2017] Waiting for mult_gen_0_synth_1 to finish...
[Thu Feb 23 13:24:33 2017] mult_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 777.418 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files -ipstatic_source_dir C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/modelsim} {questa=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/questa} {riviera=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/riviera} {activehdl=C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset mult_gen_0 c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
INFO: [Project 1-386] Moving file 'c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci' from fileset 'mult_gen_0' to fileset 'sources_1'.
file delete -force C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files/ip/mult_gen_0 C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.ip_user_files/sim_scripts/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {8} CONFIG.PortBWidth {8} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {15}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
generate_target all [get_files  c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.srcs/sources_1/ip/mult_gen_0_1/mult_gen_0.xci]
launch_runs -jobs 2 mult_gen_0_synth_1
[Fri Feb 24 12:12:36 2017] Launched mult_gen_0_synth_1...
Run output will be captured here: C:/Users/saina/Desktop/SeniorDesign/Top_Module/Top_Module.runs/mult_gen_0_synth_1/runme.log
INFO: [Vivado 12-4357] Exporting simulation files for 'mult_gen_0'... please wait for 'mult_gen_0_synth_1' run to finish...
wait_on_run mult_gen_0_synth_1
[Fri Feb 24 12:12:36 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:12:41 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:12:46 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:12:52 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:13:02 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:13:12 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:13:22 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:13:32 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:13:52 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:14:12 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:14:32 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:14:53 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:15:33 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:16:13 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:16:53 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:17:34 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:18:55 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:20:15 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:21:36 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:22:57 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:25:38 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:28:19 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:31:01 2017] Waiting for mult_gen_0_synth_1 to finish...
[Fri Feb 24 12:33:42 2017] Waiting for mult_gen_0_synth_1 to finish...
