Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: mod_Add.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mod_Add.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mod_Add"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : mod_Add
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "calcShift.v" in library work
Compiling verilog file "mod_Add.v" in library work
Module <calcShift> compiled
Module <mod_Add> compiled
No errors in compilation
Analysis of file <"mod_Add.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mod_Add> in library <work>.

Analyzing hierarchy for module <calcShift> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mod_Add>.
Module <mod_Add> is correct for synthesis.
 
Analyzing module <calcShift> in library <work>.
Module <calcShift> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <calcShift>.
    Related source file is "calcShift.v".
Unit <calcShift> synthesized.


Synthesizing Unit <mod_Add>.
    Related source file is "mod_Add.v".
    Found 16-bit register for signal <out_Out>.
    Found 1-bit register for signal <out_Ready>.
    Found 12-bit adder for signal <absVal$addsub0000> created at line 108.
    Found 13-bit adder for signal <afterAdd>.
    Found 5-bit register for signal <diff>.
    Found 5-bit subtractor for signal <diff$mux0000>.
    Found 5-bit register for signal <exponentMax>.
    Found 5-bit subtractor for signal <finalExponent$addsub0000> created at line 137.
    Found 12-bit shifter logical left for signal <finalVal$shift0001> created at line 136.
    Found 5-bit register for signal <oldExponent>.
    Found 1-bit register for signal <oldOldReady>.
    Found 1-bit register for signal <oldReady>.
    Found 12-bit register for signal <oldVal>.
    Found 1-bit register for signal <sign>.
    Found 1-bit register for signal <signL>.
    Found 1-bit register for signal <signS>.
    Found 6-bit comparator greater for signal <swap>.
    Found 10-bit register for signal <valL>.
    Found 13-bit adder for signal <valL2$addsub0000> created at line 90.
    Found 10-bit register for signal <valS>.
    Found 13-bit adder for signal <valS2$addsub0000> created at line 91.
    Found 13-bit shifter logical right for signal <valS2$shift0001> created at line 91.
    Summary:
	inferred  69 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Combinational logic shifter(s).
Unit <mod_Add> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 12-bit adder                                          : 1
 13-bit adder                                          : 3
 5-bit subtractor                                      : 2
# Registers                                            : 13
 1-bit register                                        : 6
 10-bit register                                       : 2
 12-bit register                                       : 1
 16-bit register                                       : 1
 5-bit register                                        : 3
# Comparators                                          : 1
 6-bit comparator greater                              : 1
# Logic shifters                                       : 2
 12-bit shifter logical left                           : 1
 13-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 12-bit adder                                          : 1
 13-bit adder                                          : 3
 5-bit subtractor                                      : 2
# Registers                                            : 69
 Flip-Flops                                            : 69
# Comparators                                          : 1
 6-bit comparator greater                              : 1
# Logic shifters                                       : 2
 12-bit shifter logical left                           : 1
 13-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mod_Add> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mod_Add, actual ratio is 13.
FlipFlop diff_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mod_Add.ngr
Top Level Output File Name         : mod_Add
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 52

Cell Usage :
# BELS                             : 326
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 2
#      LUT2                        : 12
#      LUT2_D                      : 2
#      LUT3                        : 36
#      LUT3_D                      : 12
#      LUT3_L                      : 1
#      LUT4                        : 109
#      LUT4_D                      : 7
#      LUT4_L                      : 6
#      MUXCY                       : 53
#      MUXF5                       : 6
#      VCC                         : 1
#      XORCY                       : 58
# FlipFlops/Latches                : 70
#      FDC                         : 37
#      FDCE                        : 33
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 51
#      IBUF                        : 34
#      OBUF                        : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      115  out of    960    11%  
 Number of Slice Flip Flops:             70  out of   1920     3%  
 Number of 4 input LUTs:                207  out of   1920    10%  
 Number of IOs:                          52
 Number of bonded IOBs:                  52  out of     83    62%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 70    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 70    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.756ns (Maximum Frequency: 85.061MHz)
   Minimum input arrival time before clock: 7.852ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 11.756ns (frequency: 85.061MHz)
  Total number of paths / destination ports: 73645 / 36
-------------------------------------------------------------------------
Delay:               11.756ns (Levels of Logic = 22)
  Source:            diff_1 (FF)
  Destination:       oldVal_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: diff_1 to oldVal_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.514   0.894  diff_1 (diff_1)
     LUT3_D:I2->O          3   0.612   0.454  Madd_valS2_not0000<0>81 (Madd_valS2_not0000<0>_bdd14)
     LUT4:I3->O            1   0.612   0.000  Madd_valS2_not0000<0>266_G (N87)
     MUXF5:I1->O           2   0.278   0.383  Madd_valS2_not0000<0>266 (Madd_valS2_not0000<0>266)
     LUT4:I3->O            1   0.612   0.000  Madd_valS2_addsub0000_lut<0> (Madd_valS2_addsub0000_lut<0>)
     XORCY:LI->O           1   0.458   0.360  Madd_valS2_addsub0000_xor<0> (valS2_addsub0000<0>)
     LUT4:I3->O            1   0.612   0.426  valS2<0>21 (valS2<0>)
     LUT2:I1->O            1   0.612   0.000  Madd_afterAdd_lut<0> (Madd_afterAdd_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Madd_afterAdd_cy<0> (Madd_afterAdd_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<1> (Madd_afterAdd_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<2> (Madd_afterAdd_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<3> (Madd_afterAdd_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<4> (Madd_afterAdd_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<5> (Madd_afterAdd_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<6> (Madd_afterAdd_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<7> (Madd_afterAdd_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<8> (Madd_afterAdd_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Madd_afterAdd_cy<9> (Madd_afterAdd_cy<9>)
     XORCY:CI->O           2   0.699   0.380  Madd_afterAdd_xor<10> (afterAdd<10>)
     INV:I->O              1   0.612   0.000  Madd_absVal_not0000<10>1_INV_0 (Madd_absVal_not0000<10>)
     MUXCY:S->O            0   0.404   0.000  Madd_absVal_addsub0000_cy<10> (Madd_absVal_addsub0000_cy<10>)
     XORCY:CI->O           1   0.699   0.387  Madd_absVal_addsub0000_xor<11> (absVal_addsub0000<11>)
     LUT3:I2->O            1   0.612   0.000  absVal<11>1 (absVal<11>)
     FDC:D                     0.268          oldVal_11
    ----------------------------------------
    Total                     11.756ns (8.472ns logic, 3.285ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1088 / 67
-------------------------------------------------------------------------
Offset:              7.852ns (Levels of Logic = 10)
  Source:            in_B<11> (PAD)
  Destination:       diff_4 (FF)
  Destination Clock: clk rising

  Data Path: in_B<11> to diff_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.106   0.603  in_B_11_IBUF (in_B_11_IBUF)
     LUT4:I0->O            1   0.612   0.509  swap1 (swap1)
     LUT4:I0->O           26   0.612   1.140  swap249 (swap249)
     LUT2:I1->O            3   0.612   0.520  swap255 (swap)
     LUT4:I1->O            1   0.612   0.000  Msub_diff_mux0000_lut<0> (Msub_diff_mux0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Msub_diff_mux0000_cy<0> (Msub_diff_mux0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Msub_diff_mux0000_cy<1> (Msub_diff_mux0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Msub_diff_mux0000_cy<2> (Msub_diff_mux0000_cy<2>)
     MUXCY:CI->O           0   0.051   0.000  Msub_diff_mux0000_cy<3> (Msub_diff_mux0000_cy<3>)
     XORCY:CI->O           1   0.699   0.000  Msub_diff_mux0000_xor<4> (diff_mux0000<4>)
     FDCE:D                    0.268          diff_4
    ----------------------------------------
    Total                      7.852ns (5.079ns logic, 2.773ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            out_Ready (FF)
  Destination:       out_Ready (PAD)
  Source Clock:      clk rising

  Data Path: out_Ready to out_Ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  out_Ready (out_Ready_OBUF)
     OBUF:I->O                 3.169          out_Ready_OBUF (out_Ready)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.93 secs
 
--> 

Total memory usage is 322144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

