
build/main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c1c  08000000  0c000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 Stack         00000800  10000000  10000000  00030000  2**0
                  ALLOC
  2 .ram_code     00000000  10000800  10000800  00020430  2**0
                  CONTENTS
  3 PSRAM_DATA    00000000  10000800  10000800  00020430  2**0
                  CONTENTS
  4 PSRAM_BSS     00000000  10000800  10000800  00020430  2**0
                  CONTENTS
  5 .data         00000430  20000000  0c002c1c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000098  20000430  0c00304c  00020430  2**2
                  ALLOC
  7 .no_init      00000014  2000ffc0  2000ffc0  0002ffc0  2**2
                  ALLOC
  8 DSRAM2_DATA   00000000  30000000  30000000  00020430  2**0
                  CONTENTS
  9 DSRAM2_BSS    00000000  30000000  30000000  00020430  2**0
                  CONTENTS
 10 .debug_aranges 000005c8  00000000  00000000  00020430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00004ff3  00000000  00000000  000209f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00000e22  00000000  00000000  000259eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   000041a3  00000000  00000000  0002680d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_frame  00001778  00000000  00000000  0002a9b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000786bc  00000000  00000000  0002c128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loc    000031ce  00000000  00000000  000a47e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000548  00000000  00000000  000a79b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .build_attributes 00000256  00000000  00000000  000a7efa  2**0
                  CONTENTS, READONLY
 19 .debug_macro  0001925c  00000000  00000000  000a8150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b9 03 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)
 8000206:	4780      	blx	r0
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)
 800020c:	42ac      	cmp	r4, r5
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
 8000210:	6821      	ldr	r1, [r4, #0]
 8000212:	6862      	ldr	r2, [r4, #4]
 8000214:	68a3      	ldr	r3, [r4, #8]
 8000216:	3b04      	subs	r3, #4
 8000218:	bfa2      	ittt	ge
 800021a:	58c8      	ldrge	r0, [r1, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>
 8000220:	340c      	adds	r4, #12
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)
 8000228:	42a3      	cmp	r3, r4
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
 800022c:	6819      	ldr	r1, [r3, #0]
 800022e:	685a      	ldr	r2, [r3, #4]
 8000230:	2000      	movs	r0, #0
 8000232:	3a04      	subs	r2, #4
 8000234:	bfa4      	itt	ge
 8000236:	5088      	strge	r0, [r1, r2]
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>
 800023a:	3308      	adds	r3, #8
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
 8000240:	4780      	blx	r0
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c002c1c 	.word	0x0c002c1c
 800024c:	20000000 	.word	0x20000000
 8000250:	00000430 	.word	0x00000430
 8000254:	0c00304c 	.word	0x0c00304c
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c002c1c 	.word	0x0c002c1c
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c002c1c 	.word	0x0c002c1c
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000430 	.word	0x20000430
 800027c:	00000094 	.word	0x00000094
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
 8000290:	10000800 	.word	0x10000800
 8000294:	08002631 	.word	0x08002631
 8000298:	08000248 	.word	0x08000248
 800029c:	08000278 	.word	0x08000278
 80002a0:	08000278 	.word	0x08000278
 80002a4:	08000290 	.word	0x08000290
 80002a8:	08002a3d 	.word	0x08002a3d
 80002ac:	08000401 	.word	0x08000401

080002b0 <BusFault_Handler>:
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002b4:	b480      	push	{r7}
 80002b6:	b083      	sub	sp, #12
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	4603      	mov	r3, r0
 80002bc:	6039      	str	r1, [r7, #0]
 80002be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	db0a      	blt.n	80002de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c8:	683b      	ldr	r3, [r7, #0]
 80002ca:	b2da      	uxtb	r2, r3
 80002cc:	490c      	ldr	r1, [pc, #48]	; (8000300 <__NVIC_SetPriority+0x4c>)
 80002ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d2:	0092      	lsls	r2, r2, #2
 80002d4:	b2d2      	uxtb	r2, r2
 80002d6:	440b      	add	r3, r1
 80002d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002dc:	e00a      	b.n	80002f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002de:	683b      	ldr	r3, [r7, #0]
 80002e0:	b2da      	uxtb	r2, r3
 80002e2:	4908      	ldr	r1, [pc, #32]	; (8000304 <__NVIC_SetPriority+0x50>)
 80002e4:	79fb      	ldrb	r3, [r7, #7]
 80002e6:	f003 030f 	and.w	r3, r3, #15
 80002ea:	3b04      	subs	r3, #4
 80002ec:	0092      	lsls	r2, r2, #2
 80002ee:	b2d2      	uxtb	r2, r2
 80002f0:	440b      	add	r3, r1
 80002f2:	761a      	strb	r2, [r3, #24]
}
 80002f4:	bf00      	nop
 80002f6:	370c      	adds	r7, #12
 80002f8:	46bd      	mov	sp, r7
 80002fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fe:	4770      	bx	lr
 8000300:	e000e100 	.word	0xe000e100
 8000304:	e000ed00 	.word	0xe000ed00

08000308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	3b01      	subs	r3, #1
 8000314:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000318:	d301      	bcc.n	800031e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800031a:	2301      	movs	r3, #1
 800031c:	e00f      	b.n	800033e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800031e:	4a0a      	ldr	r2, [pc, #40]	; (8000348 <SysTick_Config+0x40>)
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	3b01      	subs	r3, #1
 8000324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000326:	213f      	movs	r1, #63	; 0x3f
 8000328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800032c:	f7ff ffc2 	bl	80002b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000330:	4b05      	ldr	r3, [pc, #20]	; (8000348 <SysTick_Config+0x40>)
 8000332:	2200      	movs	r2, #0
 8000334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000336:	4b04      	ldr	r3, [pc, #16]	; (8000348 <SysTick_Config+0x40>)
 8000338:	2207      	movs	r2, #7
 800033a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800033c:	2300      	movs	r3, #0
}
 800033e:	4618      	mov	r0, r3
 8000340:	3708      	adds	r7, #8
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	e000e010 	.word	0xe000e010

0800034c <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	6078      	str	r0, [r7, #4]
 8000354:	460b      	mov	r3, r1
 8000356:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 8000358:	78fb      	ldrb	r3, [r7, #3]
 800035a:	2201      	movs	r2, #1
 800035c:	409a      	lsls	r2, r3
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	605a      	str	r2, [r3, #4]
}
 8000362:	bf00      	nop
 8000364:	370c      	adds	r7, #12
 8000366:	46bd      	mov	sp, r7
 8000368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036c:	4770      	bx	lr

0800036e <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 800036e:	b480      	push	{r7}
 8000370:	b083      	sub	sp, #12
 8000372:	af00      	add	r7, sp, #0
 8000374:	6078      	str	r0, [r7, #4]
 8000376:	460b      	mov	r3, r1
 8000378:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 800037a:	78fb      	ldrb	r3, [r7, #3]
 800037c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000380:	409a      	lsls	r2, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	605a      	str	r2, [r3, #4]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr

08000392 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8000392:	b480      	push	{r7}
 8000394:	b083      	sub	sp, #12
 8000396:	af00      	add	r7, sp, #0
 8000398:	6078      	str	r0, [r7, #4]
 800039a:	460b      	mov	r3, r1
 800039c:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003a2:	78fb      	ldrb	r3, [r7, #3]
 80003a4:	fa22 f303 	lsr.w	r3, r2, r3
 80003a8:	f003 0301 	and.w	r3, r3, #1
}
 80003ac:	4618      	mov	r0, r3
 80003ae:	370c      	adds	r7, #12
 80003b0:	46bd      	mov	sp, r7
 80003b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b6:	4770      	bx	lr

080003b8 <SysTick_Handler>:
uint32_t counterTMS = 0;                                                        /* Variable to store millisecond ticks */
int letterCounter=0;
bool btnPressedFlag=false;
//Interrupt handler

void SysTick_Handler(void)  {     
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  //XMC_GPIO_ToggleOutput(LED1);                           
  counterTMS++;                       
 80003bc:	4b0d      	ldr	r3, [pc, #52]	; (80003f4 <SysTick_Handler+0x3c>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	3301      	adds	r3, #1
 80003c2:	4a0c      	ldr	r2, [pc, #48]	; (80003f4 <SysTick_Handler+0x3c>)
 80003c4:	6013      	str	r3, [r2, #0]
  if (btnPressedFlag){
 80003c6:	4b0c      	ldr	r3, [pc, #48]	; (80003f8 <SysTick_Handler+0x40>)
 80003c8:	781b      	ldrb	r3, [r3, #0]
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d00c      	beq.n	80003e8 <SysTick_Handler+0x30>
    if (letterCounter==0){
 80003ce:	4b0b      	ldr	r3, [pc, #44]	; (80003fc <SysTick_Handler+0x44>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d103      	bne.n	80003de <SysTick_Handler+0x26>
        letterCounter=1;}
 80003d6:	4b09      	ldr	r3, [pc, #36]	; (80003fc <SysTick_Handler+0x44>)
 80003d8:	2201      	movs	r2, #1
 80003da:	601a      	str	r2, [r3, #0]
    else {    
    letterCounter++;}
  }                         
}
 80003dc:	e004      	b.n	80003e8 <SysTick_Handler+0x30>
    letterCounter++;}
 80003de:	4b07      	ldr	r3, [pc, #28]	; (80003fc <SysTick_Handler+0x44>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	3301      	adds	r3, #1
 80003e4:	4a05      	ldr	r2, [pc, #20]	; (80003fc <SysTick_Handler+0x44>)
 80003e6:	6013      	str	r3, [r2, #0]
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr
 80003f2:	bf00      	nop
 80003f4:	20000430 	.word	0x20000430
 80003f8:	20000438 	.word	0x20000438
 80003fc:	20000434 	.word	0x20000434

08000400 <main>:
  
int main (void)  {
 8000400:	b580      	push	{r7, lr}
 8000402:	b0a0      	sub	sp, #128	; 0x80
 8000404:	af00      	add	r7, sp, #0
  uint32_t returnCode;
  //7 0,0,0,0,0,0,0,
  //3 0,0,0,
  uint8_t signalArray[95]={ 0, //INITIAL CONDITION
 8000406:	4a39      	ldr	r2, [pc, #228]	; (80004ec <main+0xec>)
 8000408:	f107 031c 	add.w	r3, r7, #28
 800040c:	4611      	mov	r1, r2
 800040e:	225a      	movs	r2, #90	; 0x5a
 8000410:	4618      	mov	r0, r3
 8000412:	f002 fb37 	bl	8002a84 <memcpy>
 8000416:	f107 0376 	add.w	r3, r7, #118	; 0x76
 800041a:	2200      	movs	r2, #0
 800041c:	601a      	str	r2, [r3, #0]
 800041e:	711a      	strb	r2, [r3, #4]
                            0,0,0,
                            1,
                            3};
// GPIO CONFIG
  XMC_GPIO_CONFIG_t config;
  config.mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL;
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	743b      	strb	r3, [r7, #16]
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH;
 8000424:	2301      	movs	r3, #1
 8000426:	617b      	str	r3, [r7, #20]
  config.output_strength = XMC_GPIO_OUTPUT_STRENGTH_MEDIUM;
 8000428:	2304      	movs	r3, #4
 800042a:	763b      	strb	r3, [r7, #24]
  XMC_GPIO_Init(LED1, &config);
 800042c:	f107 0310 	add.w	r3, r7, #16
 8000430:	461a      	mov	r2, r3
 8000432:	2101      	movs	r1, #1
 8000434:	482e      	ldr	r0, [pc, #184]	; (80004f0 <main+0xf0>)
 8000436:	f000 f8cb 	bl	80005d0 <XMC_GPIO_Init>
  config.output_level = XMC_GPIO_OUTPUT_LEVEL_LOW;
 800043a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800043e:	617b      	str	r3, [r7, #20]
  XMC_GPIO_Init(LED2, &config);
 8000440:	f107 0310 	add.w	r3, r7, #16
 8000444:	461a      	mov	r2, r3
 8000446:	2100      	movs	r1, #0
 8000448:	4829      	ldr	r0, [pc, #164]	; (80004f0 <main+0xf0>)
 800044a:	f000 f8c1 	bl	80005d0 <XMC_GPIO_Init>
  
    const XMC_GPIO_CONFIG_t in_config = \
 800044e:	2300      	movs	r3, #0
 8000450:	713b      	strb	r3, [r7, #4]
 8000452:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000456:	60bb      	str	r3, [r7, #8]
 8000458:	2300      	movs	r3, #0
 800045a:	733b      	strb	r3, [r7, #12]
      {.mode=XMC_GPIO_MODE_INPUT_TRISTATE,\
       .output_level=XMC_GPIO_OUTPUT_LEVEL_LOW,\
       .output_strength=XMC_GPIO_OUTPUT_STRENGTH_STRONG_SHARP_EDGE};
  XMC_GPIO_Init(GPIO_BUTTON1,  &in_config);
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	461a      	mov	r2, r3
 8000460:	210e      	movs	r1, #14
 8000462:	4823      	ldr	r0, [pc, #140]	; (80004f0 <main+0xf0>)
 8000464:	f000 f8b4 	bl	80005d0 <XMC_GPIO_Init>
  XMC_GPIO_Init(GPIO_BUTTON2,  &in_config);
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	461a      	mov	r2, r3
 800046c:	210f      	movs	r1, #15
 800046e:	4820      	ldr	r0, [pc, #128]	; (80004f0 <main+0xf0>)
 8000470:	f000 f8ae 	bl	80005d0 <XMC_GPIO_Init>


  returnCode = SysTick_Config(SystemCoreClock / 10);      /* Configure SysTick to generate an interrupt every 100 milliseconds */
 8000474:	4b1f      	ldr	r3, [pc, #124]	; (80004f4 <main+0xf4>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4a1f      	ldr	r2, [pc, #124]	; (80004f8 <main+0xf8>)
 800047a:	fba2 2303 	umull	r2, r3, r2, r3
 800047e:	08db      	lsrs	r3, r3, #3
 8000480:	4618      	mov	r0, r3
 8000482:	f7ff ff41 	bl	8000308 <SysTick_Config>
 8000486:	67f8      	str	r0, [r7, #124]	; 0x7c
  }
  
  
  for(;;){
      
    if(XMC_GPIO_GetInput(GPIO_BUTTON1) == 0) { btnPressedFlag=true;}
 8000488:	210e      	movs	r1, #14
 800048a:	4819      	ldr	r0, [pc, #100]	; (80004f0 <main+0xf0>)
 800048c:	f7ff ff81 	bl	8000392 <XMC_GPIO_GetInput>
 8000490:	4603      	mov	r3, r0
 8000492:	2b00      	cmp	r3, #0
 8000494:	d102      	bne.n	800049c <main+0x9c>
 8000496:	4b19      	ldr	r3, [pc, #100]	; (80004fc <main+0xfc>)
 8000498:	2201      	movs	r2, #1
 800049a:	701a      	strb	r2, [r3, #0]
   if (btnPressedFlag){
 800049c:	4b17      	ldr	r3, [pc, #92]	; (80004fc <main+0xfc>)
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d021      	beq.n	80004e8 <main+0xe8>
        switch (signalArray[letterCounter])
 80004a4:	4b16      	ldr	r3, [pc, #88]	; (8000500 <main+0x100>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	3380      	adds	r3, #128	; 0x80
 80004aa:	443b      	add	r3, r7
 80004ac:	f813 3c64 	ldrb.w	r3, [r3, #-100]
 80004b0:	2b03      	cmp	r3, #3
 80004b2:	d00f      	beq.n	80004d4 <main+0xd4>
 80004b4:	2b03      	cmp	r3, #3
 80004b6:	dce7      	bgt.n	8000488 <main+0x88>
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d006      	beq.n	80004ca <main+0xca>
 80004bc:	2b01      	cmp	r3, #1
 80004be:	d1e3      	bne.n	8000488 <main+0x88>
        {
            case 1:
            XMC_GPIO_SetOutputHigh(LED1);
 80004c0:	2101      	movs	r1, #1
 80004c2:	480b      	ldr	r0, [pc, #44]	; (80004f0 <main+0xf0>)
 80004c4:	f7ff ff42 	bl	800034c <XMC_GPIO_SetOutputHigh>
            break;
 80004c8:	e00f      	b.n	80004ea <main+0xea>
            case 0:
            XMC_GPIO_SetOutputLow(LED1);
 80004ca:	2101      	movs	r1, #1
 80004cc:	4808      	ldr	r0, [pc, #32]	; (80004f0 <main+0xf0>)
 80004ce:	f7ff ff4e 	bl	800036e <XMC_GPIO_SetOutputLow>
            break;
 80004d2:	e00a      	b.n	80004ea <main+0xea>
            case 3:
        //         
            letterCounter=0;            
 80004d4:	4b0a      	ldr	r3, [pc, #40]	; (8000500 <main+0x100>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
            counterTMS=0;
 80004da:	4b0a      	ldr	r3, [pc, #40]	; (8000504 <main+0x104>)
 80004dc:	2200      	movs	r2, #0
 80004de:	601a      	str	r2, [r3, #0]
            btnPressedFlag=false;
 80004e0:	4b06      	ldr	r3, [pc, #24]	; (80004fc <main+0xfc>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	701a      	strb	r2, [r3, #0]
            break;
 80004e6:	e000      	b.n	80004ea <main+0xea>
        }
   }
 80004e8:	bf00      	nop
    if(XMC_GPIO_GetInput(GPIO_BUTTON1) == 0) { btnPressedFlag=true;}
 80004ea:	e7cd      	b.n	8000488 <main+0x88>
 80004ec:	08002bb8 	.word	0x08002bb8
 80004f0:	48028100 	.word	0x48028100
 80004f4:	2000ffc0 	.word	0x2000ffc0
 80004f8:	cccccccd 	.word	0xcccccccd
 80004fc:	20000438 	.word	0x20000438
 8000500:	20000434 	.word	0x20000434
 8000504:	20000430 	.word	0x20000430

08000508 <XMC_GPIO_SetMode>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode)
{
 8000508:	b480      	push	{r7}
 800050a:	b083      	sub	sp, #12
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
 8000510:	460b      	mov	r3, r1
 8000512:	70fb      	strb	r3, [r7, #3]
 8000514:	4613      	mov	r3, r2
 8000516:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetMode: Invalid mode", XMC_GPIO_IsModeValid(mode));

  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
 8000518:	78fb      	ldrb	r3, [r7, #3]
 800051a:	089b      	lsrs	r3, r3, #2
 800051c:	b2db      	uxtb	r3, r3
 800051e:	461a      	mov	r2, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	3204      	adds	r2, #4
 8000524:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000528:	78fb      	ldrb	r3, [r7, #3]
 800052a:	f003 0303 	and.w	r3, r3, #3
 800052e:	00db      	lsls	r3, r3, #3
 8000530:	21f8      	movs	r1, #248	; 0xf8
 8000532:	fa01 f303 	lsl.w	r3, r1, r3
 8000536:	43db      	mvns	r3, r3
 8000538:	78f9      	ldrb	r1, [r7, #3]
 800053a:	0889      	lsrs	r1, r1, #2
 800053c:	b2c9      	uxtb	r1, r1
 800053e:	4608      	mov	r0, r1
 8000540:	ea02 0103 	and.w	r1, r2, r3
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	1d02      	adds	r2, r0, #4
 8000548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 800054c:	78fb      	ldrb	r3, [r7, #3]
 800054e:	089b      	lsrs	r3, r3, #2
 8000550:	b2db      	uxtb	r3, r3
 8000552:	461a      	mov	r2, r3
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	3204      	adds	r2, #4
 8000558:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800055c:	78b9      	ldrb	r1, [r7, #2]
 800055e:	78fb      	ldrb	r3, [r7, #3]
 8000560:	f003 0303 	and.w	r3, r3, #3
 8000564:	00db      	lsls	r3, r3, #3
 8000566:	fa01 f303 	lsl.w	r3, r1, r3
 800056a:	78f9      	ldrb	r1, [r7, #3]
 800056c:	0889      	lsrs	r1, r1, #2
 800056e:	b2c9      	uxtb	r1, r1
 8000570:	4608      	mov	r0, r1
 8000572:	ea42 0103 	orr.w	r1, r2, r3
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	1d02      	adds	r2, r0, #4
 800057a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800057e:	bf00      	nop
 8000580:	370c      	adds	r7, #12
 8000582:	46bd      	mov	sp, r7
 8000584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000588:	4770      	bx	lr

0800058a <XMC_GPIO_SetHardwareControl>:

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 800058a:	b480      	push	{r7}
 800058c:	b083      	sub	sp, #12
 800058e:	af00      	add	r7, sp, #0
 8000590:	6078      	str	r0, [r7, #4]
 8000592:	460b      	mov	r3, r1
 8000594:	70fb      	strb	r3, [r7, #3]
 8000596:	4613      	mov	r3, r2
 8000598:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800059e:	78fb      	ldrb	r3, [r7, #3]
 80005a0:	005b      	lsls	r3, r3, #1
 80005a2:	2103      	movs	r1, #3
 80005a4:	fa01 f303 	lsl.w	r3, r1, r3
 80005a8:	43db      	mvns	r3, r3
 80005aa:	401a      	ands	r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80005b4:	78b9      	ldrb	r1, [r7, #2]
 80005b6:	78fb      	ldrb	r3, [r7, #3]
 80005b8:	005b      	lsls	r3, r3, #1
 80005ba:	fa01 f303 	lsl.w	r3, r1, r3
 80005be:	431a      	orrs	r2, r3
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	675a      	str	r2, [r3, #116]	; 0x74
}
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ce:	4770      	bx	lr

080005d0 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	460b      	mov	r3, r1
 80005da:	607a      	str	r2, [r7, #4]
 80005dc:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80005de:	7afb      	ldrb	r3, [r7, #11]
 80005e0:	089b      	lsrs	r3, r3, #2
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	461a      	mov	r2, r3
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	3204      	adds	r2, #4
 80005ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005ee:	7afb      	ldrb	r3, [r7, #11]
 80005f0:	f003 0303 	and.w	r3, r3, #3
 80005f4:	00db      	lsls	r3, r3, #3
 80005f6:	21f8      	movs	r1, #248	; 0xf8
 80005f8:	fa01 f303 	lsl.w	r3, r1, r3
 80005fc:	43db      	mvns	r3, r3
 80005fe:	7af9      	ldrb	r1, [r7, #11]
 8000600:	0889      	lsrs	r1, r1, #2
 8000602:	b2c9      	uxtb	r1, r1
 8000604:	4608      	mov	r0, r1
 8000606:	ea02 0103 	and.w	r1, r2, r3
 800060a:	68fb      	ldr	r3, [r7, #12]
 800060c:	1d02      	adds	r2, r0, #4
 800060e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000616:	7afb      	ldrb	r3, [r7, #11]
 8000618:	005b      	lsls	r3, r3, #1
 800061a:	2103      	movs	r1, #3
 800061c:	fa01 f303 	lsl.w	r3, r1, r3
 8000620:	43db      	mvns	r3, r3
 8000622:	401a      	ands	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	4a38      	ldr	r2, [pc, #224]	; (800070c <XMC_GPIO_Init+0x13c>)
 800062c:	4293      	cmp	r3, r2
 800062e:	d003      	beq.n	8000638 <XMC_GPIO_Init+0x68>
 8000630:	68fb      	ldr	r3, [r7, #12]
 8000632:	4a37      	ldr	r2, [pc, #220]	; (8000710 <XMC_GPIO_Init+0x140>)
 8000634:	4293      	cmp	r3, r2
 8000636:	d10a      	bne.n	800064e <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800063c:	7afb      	ldrb	r3, [r7, #11]
 800063e:	2101      	movs	r1, #1
 8000640:	fa01 f303 	lsl.w	r3, r1, r3
 8000644:	43db      	mvns	r3, r3
 8000646:	401a      	ands	r2, r3
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	661a      	str	r2, [r3, #96]	; 0x60
 800064c:	e03c      	b.n	80006c8 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	685a      	ldr	r2, [r3, #4]
 8000652:	7afb      	ldrb	r3, [r7, #11]
 8000654:	409a      	lsls	r2, r3
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 800065a:	7afb      	ldrb	r3, [r7, #11]
 800065c:	08db      	lsrs	r3, r3, #3
 800065e:	b2db      	uxtb	r3, r3
 8000660:	461a      	mov	r2, r3
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	3210      	adds	r2, #16
 8000666:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800066a:	7afb      	ldrb	r3, [r7, #11]
 800066c:	f003 0307 	and.w	r3, r3, #7
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	2107      	movs	r1, #7
 8000674:	fa01 f303 	lsl.w	r3, r1, r3
 8000678:	43db      	mvns	r3, r3
 800067a:	7af9      	ldrb	r1, [r7, #11]
 800067c:	08c9      	lsrs	r1, r1, #3
 800067e:	b2c9      	uxtb	r1, r1
 8000680:	4608      	mov	r0, r1
 8000682:	ea02 0103 	and.w	r1, r2, r3
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	f100 0210 	add.w	r2, r0, #16
 800068c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000690:	7afb      	ldrb	r3, [r7, #11]
 8000692:	08db      	lsrs	r3, r3, #3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	461a      	mov	r2, r3
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	3210      	adds	r2, #16
 800069c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	7a1b      	ldrb	r3, [r3, #8]
 80006a4:	4619      	mov	r1, r3
 80006a6:	7afb      	ldrb	r3, [r7, #11]
 80006a8:	f003 0307 	and.w	r3, r3, #7
 80006ac:	009b      	lsls	r3, r3, #2
 80006ae:	fa01 f303 	lsl.w	r3, r1, r3
 80006b2:	7af9      	ldrb	r1, [r7, #11]
 80006b4:	08c9      	lsrs	r1, r1, #3
 80006b6:	b2c9      	uxtb	r1, r1
 80006b8:	4608      	mov	r0, r1
 80006ba:	ea42 0103 	orr.w	r1, r2, r3
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	f100 0210 	add.w	r2, r0, #16
 80006c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80006c8:	7afb      	ldrb	r3, [r7, #11]
 80006ca:	089b      	lsrs	r3, r3, #2
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	461a      	mov	r2, r3
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	3204      	adds	r2, #4
 80006d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	4619      	mov	r1, r3
 80006de:	7afb      	ldrb	r3, [r7, #11]
 80006e0:	f003 0303 	and.w	r3, r3, #3
 80006e4:	00db      	lsls	r3, r3, #3
 80006e6:	fa01 f303 	lsl.w	r3, r1, r3
 80006ea:	7af9      	ldrb	r1, [r7, #11]
 80006ec:	0889      	lsrs	r1, r1, #2
 80006ee:	b2c9      	uxtb	r1, r1
 80006f0:	4608      	mov	r0, r1
 80006f2:	ea42 0103 	orr.w	r1, r2, r3
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	1d02      	adds	r2, r0, #4
 80006fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80006fe:	bf00      	nop
 8000700:	3714      	adds	r7, #20
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	48028e00 	.word	0x48028e00
 8000710:	48028f00 	.word	0x48028f00

08000714 <XMC_GPIO_SetOutputStrength>:

void XMC_GPIO_SetOutputStrength(XMC_GPIO_PORT_t *const port, const uint8_t pin, XMC_GPIO_OUTPUT_STRENGTH_t strength)
{
 8000714:	b480      	push	{r7}
 8000716:	b083      	sub	sp, #12
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	460b      	mov	r3, r1
 800071e:	70fb      	strb	r3, [r7, #3]
 8000720:	4613      	mov	r3, r2
 8000722:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid output strength", XMC_GPIO_CHECK_OUTPUT_STRENGTH(strength));

  port->PDR[pin >> 3U] &= (uint32_t)~((uint32_t)PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000724:	78fb      	ldrb	r3, [r7, #3]
 8000726:	08db      	lsrs	r3, r3, #3
 8000728:	b2db      	uxtb	r3, r3
 800072a:	461a      	mov	r2, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	3210      	adds	r2, #16
 8000730:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000734:	78fb      	ldrb	r3, [r7, #3]
 8000736:	f003 0307 	and.w	r3, r3, #7
 800073a:	009b      	lsls	r3, r3, #2
 800073c:	2107      	movs	r1, #7
 800073e:	fa01 f303 	lsl.w	r3, r1, r3
 8000742:	43db      	mvns	r3, r3
 8000744:	78f9      	ldrb	r1, [r7, #3]
 8000746:	08c9      	lsrs	r1, r1, #3
 8000748:	b2c9      	uxtb	r1, r1
 800074a:	4608      	mov	r0, r1
 800074c:	ea02 0103 	and.w	r1, r2, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f100 0210 	add.w	r2, r0, #16
 8000756:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  port->PDR[pin >> 3U] |= (uint32_t)strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 800075a:	78fb      	ldrb	r3, [r7, #3]
 800075c:	08db      	lsrs	r3, r3, #3
 800075e:	b2db      	uxtb	r3, r3
 8000760:	461a      	mov	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	3210      	adds	r2, #16
 8000766:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800076a:	78b9      	ldrb	r1, [r7, #2]
 800076c:	78fb      	ldrb	r3, [r7, #3]
 800076e:	f003 0307 	and.w	r3, r3, #7
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	fa01 f303 	lsl.w	r3, r1, r3
 8000778:	78f9      	ldrb	r1, [r7, #3]
 800077a:	08c9      	lsrs	r1, r1, #3
 800077c:	b2c9      	uxtb	r1, r1
 800077e:	4608      	mov	r0, r1
 8000780:	ea42 0103 	orr.w	r1, r2, r3
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	f100 0210 	add.w	r2, r0, #16
 800078a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800078e:	bf00      	nop
 8000790:	370c      	adds	r7, #12
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
	...

0800079c <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 80007a0:	4b03      	ldr	r3, [pc, #12]	; (80007b0 <XMC_SCU_GetMirrorStatus+0x14>)
 80007a2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	46bd      	mov	sp, r7
 80007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ae:	4770      	bx	lr
 80007b0:	50004000 	.word	0x50004000

080007b4 <XMC_RTC_Start>:

/*
 * Enables RTC peripheral to start counting time
 */
void XMC_RTC_Start(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	af00      	add	r7, sp, #0
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 80007b8:	bf00      	nop
 80007ba:	f7ff ffef 	bl	800079c <XMC_SCU_GetMirrorStatus>
 80007be:	4603      	mov	r3, r0
 80007c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d1f8      	bne.n	80007ba <XMC_RTC_Start+0x6>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR |= (uint32_t)RTC_CTR_ENB_Msk;
 80007c8:	4b03      	ldr	r3, [pc, #12]	; (80007d8 <XMC_RTC_Start+0x24>)
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	4a02      	ldr	r2, [pc, #8]	; (80007d8 <XMC_RTC_Start+0x24>)
 80007ce:	f043 0301 	orr.w	r3, r3, #1
 80007d2:	6053      	str	r3, [r2, #4]
}
 80007d4:	bf00      	nop
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	50004a00 	.word	0x50004a00

080007dc <XMC_RTC_Stop>:

/*
 * Disables RTC peripheral to start counting time
 */
void XMC_RTC_Stop(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 80007e0:	bf00      	nop
 80007e2:	f7ff ffdb 	bl	800079c <XMC_SCU_GetMirrorStatus>
 80007e6:	4603      	mov	r3, r0
 80007e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d1f8      	bne.n	80007e2 <XMC_RTC_Stop+0x6>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR &= ~(uint32_t)RTC_CTR_ENB_Msk;
 80007f0:	4b03      	ldr	r3, [pc, #12]	; (8000800 <XMC_RTC_Stop+0x24>)
 80007f2:	685b      	ldr	r3, [r3, #4]
 80007f4:	4a02      	ldr	r2, [pc, #8]	; (8000800 <XMC_RTC_Stop+0x24>)
 80007f6:	f023 0301 	bic.w	r3, r3, #1
 80007fa:	6053      	str	r3, [r2, #4]
}
 80007fc:	bf00      	nop
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	50004a00 	.word	0x50004a00

08000804 <XMC_RTC_SetPrescaler>:

/*
 * Sets the RTC module prescaler value
 */
void XMC_RTC_SetPrescaler(uint16_t prescaler)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	4603      	mov	r3, r0
 800080c:	80fb      	strh	r3, [r7, #6]
  XMC_ASSERT("XMC_RTC_SetPrescaler:Wrong prescaler value", (prescaler < XMC_RTC_MAXPRESCALER));
  
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 800080e:	bf00      	nop
 8000810:	f7ff ffc4 	bl	800079c <XMC_SCU_GetMirrorStatus>
 8000814:	4603      	mov	r3, r0
 8000816:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800081a:	2b00      	cmp	r3, #0
 800081c:	d1f8      	bne.n	8000810 <XMC_RTC_SetPrescaler+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR = (RTC->CTR & ~(uint32_t)RTC_CTR_DIV_Msk) |
 800081e:	4b06      	ldr	r3, [pc, #24]	; (8000838 <XMC_RTC_SetPrescaler+0x34>)
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	b29a      	uxth	r2, r3
             ((uint32_t)prescaler << (uint32_t)RTC_CTR_DIV_Pos);
 8000824:	88fb      	ldrh	r3, [r7, #6]
 8000826:	041b      	lsls	r3, r3, #16
  RTC->CTR = (RTC->CTR & ~(uint32_t)RTC_CTR_DIV_Msk) |
 8000828:	4903      	ldr	r1, [pc, #12]	; (8000838 <XMC_RTC_SetPrescaler+0x34>)
 800082a:	4313      	orrs	r3, r2
 800082c:	604b      	str	r3, [r1, #4]
}
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	50004a00 	.word	0x50004a00

0800083c <XMC_RTC_SetTime>:

/*
 * Sets the RTC_TIM0, RTC_TIM1 registers with time values
 */
void XMC_RTC_SetTime(const XMC_RTC_TIME_t *const time)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b082      	sub	sp, #8
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_RTC_SetTime:Wrong week day value", ((uint32_t)time->daysofweek < XMC_RTC_MAXDAYSOFWEEK));
  XMC_ASSERT("XMC_RTC_SetTime:Wrong month value", ((uint32_t)time->month < XMC_RTC_MAXMONTH));
  XMC_ASSERT("XMC_RTC_SetTime:Wrong year value", ((uint32_t)time->year < XMC_RTC_MAXYEAR));

  #if (XMC_RTC_INIT_SEQUENCE == 1U)
      while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk) != 0U)
 8000844:	bf00      	nop
 8000846:	f7ff ffa9 	bl	800079c <XMC_SCU_GetMirrorStatus>
 800084a:	4603      	mov	r3, r0
 800084c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000850:	2b00      	cmp	r3, #0
 8000852:	d1f8      	bne.n	8000846 <XMC_RTC_SetTime+0xa>
      { 
         /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
      }
      RTC->TIM0 = time->raw0;
 8000854:	4a09      	ldr	r2, [pc, #36]	; (800087c <XMC_RTC_SetTime+0x40>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	6213      	str	r3, [r2, #32]
      
      while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk) != 0U)
 800085c:	bf00      	nop
 800085e:	f7ff ff9d 	bl	800079c <XMC_SCU_GetMirrorStatus>
 8000862:	4603      	mov	r3, r0
 8000864:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000868:	2b00      	cmp	r3, #0
 800086a:	d1f8      	bne.n	800085e <XMC_RTC_SetTime+0x22>
      {
        /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
      }
      RTC->TIM1 = time->raw1;	     
 800086c:	4a03      	ldr	r2, [pc, #12]	; (800087c <XMC_RTC_SetTime+0x40>)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	685b      	ldr	r3, [r3, #4]
 8000872:	6253      	str	r3, [r2, #36]	; 0x24
        /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
      }
      RTC->TIM0 = time->raw0;
      RTC->TIM1 = time->raw1;	; 
  #endif  
}
 8000874:	bf00      	nop
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	50004a00 	.word	0x50004a00

08000880 <XMC_RTC_GetTime>:

/*
 * Gets the RTC module time value
 */
void XMC_RTC_GetTime(XMC_RTC_TIME_t *const time)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  time->raw0 = RTC->TIM0;
 8000888:	4b06      	ldr	r3, [pc, #24]	; (80008a4 <XMC_RTC_GetTime+0x24>)
 800088a:	6a1a      	ldr	r2, [r3, #32]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	601a      	str	r2, [r3, #0]
  time->raw1 = RTC->TIM1;
 8000890:	4b04      	ldr	r3, [pc, #16]	; (80008a4 <XMC_RTC_GetTime+0x24>)
 8000892:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	605a      	str	r2, [r3, #4]
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr
 80008a4:	50004a00 	.word	0x50004a00

080008a8 <XMC_RTC_SetTimeStdFormat>:

/*
 * Sets the RTC module time values in standard format
 */
void XMC_RTC_SetTimeStdFormat(const struct tm *const stdtime)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b084      	sub	sp, #16
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]

  XMC_RTC_TIME_t time;

  time.seconds = stdtime->tm_sec;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008b8:	b2da      	uxtb	r2, r3
 80008ba:	7a3b      	ldrb	r3, [r7, #8]
 80008bc:	f362 0305 	bfi	r3, r2, #0, #6
 80008c0:	723b      	strb	r3, [r7, #8]
  time.minutes = stdtime->tm_min;
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	685b      	ldr	r3, [r3, #4]
 80008c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80008ca:	b2da      	uxtb	r2, r3
 80008cc:	7a7b      	ldrb	r3, [r7, #9]
 80008ce:	f362 0305 	bfi	r3, r2, #0, #6
 80008d2:	727b      	strb	r3, [r7, #9]
  time.hours = stdtime->tm_hour;
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	689b      	ldr	r3, [r3, #8]
 80008d8:	f003 031f 	and.w	r3, r3, #31
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	7abb      	ldrb	r3, [r7, #10]
 80008e0:	f362 0304 	bfi	r3, r2, #0, #5
 80008e4:	72bb      	strb	r3, [r7, #10]
  time.days = stdtime->tm_mday - 1;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	68db      	ldr	r3, [r3, #12]
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	3b01      	subs	r3, #1
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	f003 031f 	and.w	r3, r3, #31
 80008f4:	b2da      	uxtb	r2, r3
 80008f6:	7afb      	ldrb	r3, [r7, #11]
 80008f8:	f362 0304 	bfi	r3, r2, #0, #5
 80008fc:	72fb      	strb	r3, [r7, #11]
  time.month = stdtime->tm_mon;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	691b      	ldr	r3, [r3, #16]
 8000902:	f003 030f 	and.w	r3, r3, #15
 8000906:	b2da      	uxtb	r2, r3
 8000908:	7b7b      	ldrb	r3, [r7, #13]
 800090a:	f362 0303 	bfi	r3, r2, #0, #4
 800090e:	737b      	strb	r3, [r7, #13]
  time.year = stdtime->tm_year + XMC_RTC_YEAR_OFFSET;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	695b      	ldr	r3, [r3, #20]
 8000914:	b29b      	uxth	r3, r3
 8000916:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 800091a:	b29b      	uxth	r3, r3
 800091c:	81fb      	strh	r3, [r7, #14]
  time.daysofweek = stdtime->tm_wday;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	f003 0307 	and.w	r3, r3, #7
 8000926:	b2da      	uxtb	r2, r3
 8000928:	7b3b      	ldrb	r3, [r7, #12]
 800092a:	f362 0302 	bfi	r3, r2, #0, #3
 800092e:	733b      	strb	r3, [r7, #12]

  XMC_RTC_SetTime(&time);
 8000930:	f107 0308 	add.w	r3, r7, #8
 8000934:	4618      	mov	r0, r3
 8000936:	f7ff ff81 	bl	800083c <XMC_RTC_SetTime>
}
 800093a:	bf00      	nop
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
	...

08000944 <XMC_RTC_GetTimeStdFormat>:

/*
 * Gets the RTC module time values in standard format
 */
void XMC_RTC_GetTimeStdFormat(struct tm *const stdtime)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  XMC_RTC_TIME_t time;
  time.raw0 = RTC->TIM0;
 800094c:	4b1d      	ldr	r3, [pc, #116]	; (80009c4 <XMC_RTC_GetTimeStdFormat+0x80>)
 800094e:	6a1b      	ldr	r3, [r3, #32]
 8000950:	60bb      	str	r3, [r7, #8]
  time.raw1 = RTC->TIM1;
 8000952:	4b1c      	ldr	r3, [pc, #112]	; (80009c4 <XMC_RTC_GetTimeStdFormat+0x80>)
 8000954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000956:	60fb      	str	r3, [r7, #12]
  
  stdtime->tm_sec = (int8_t)time.seconds;
 8000958:	7a3b      	ldrb	r3, [r7, #8]
 800095a:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800095e:	b2db      	uxtb	r3, r3
 8000960:	461a      	mov	r2, r3
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	601a      	str	r2, [r3, #0]
  stdtime->tm_min = (int8_t)time.minutes;
 8000966:	7a7b      	ldrb	r3, [r7, #9]
 8000968:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800096c:	b2db      	uxtb	r3, r3
 800096e:	461a      	mov	r2, r3
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	605a      	str	r2, [r3, #4]
  stdtime->tm_hour = (int8_t)time.hours;
 8000974:	7abb      	ldrb	r3, [r7, #10]
 8000976:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800097a:	b2db      	uxtb	r3, r3
 800097c:	461a      	mov	r2, r3
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	609a      	str	r2, [r3, #8]
  stdtime->tm_mday = ((int8_t)time.days + (int8_t)1);
 8000982:	7afb      	ldrb	r3, [r7, #11]
 8000984:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8000988:	b2db      	uxtb	r3, r3
 800098a:	1c5a      	adds	r2, r3, #1
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	60da      	str	r2, [r3, #12]
  stdtime->tm_mon = (int8_t)time.month;
 8000990:	7b7b      	ldrb	r3, [r7, #13]
 8000992:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000996:	b2db      	uxtb	r3, r3
 8000998:	461a      	mov	r2, r3
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	611a      	str	r2, [r3, #16]
  stdtime->tm_year = (int32_t)time.year - (int32_t)XMC_RTC_YEAR_OFFSET;
 800099e:	89fb      	ldrh	r3, [r7, #14]
 80009a0:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	615a      	str	r2, [r3, #20]
  stdtime->tm_wday = (int8_t)time.daysofweek;
 80009a8:	7b3b      	ldrb	r3, [r7, #12]
 80009aa:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	461a      	mov	r2, r3
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	619a      	str	r2, [r3, #24]
}
 80009b6:	bf00      	nop
 80009b8:	3714      	adds	r7, #20
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
 80009c2:	bf00      	nop
 80009c4:	50004a00 	.word	0x50004a00

080009c8 <XMC_RTC_SetAlarm>:

/*
 * Sets the RTC module alarm time value
 */
void XMC_RTC_SetAlarm(const XMC_RTC_ALARM_t *const alarm)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_RTC_SetAlarm:Wrong days value", ((uint32_t)alarm->days < XMC_RTC_MAXDAYS));
  XMC_ASSERT("XMC_RTC_SetAlarm:Wrong month value", ((uint32_t)alarm->month < XMC_RTC_MAXMONTH));
  XMC_ASSERT("XMC_RTC_SetAlarm:Wrong year value", ((uint32_t)alarm->year < XMC_RTC_MAXYEAR));

  #if (XMC_RTC_INIT_SEQUENCE == 1U)
      while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk) != 0U)
 80009d0:	bf00      	nop
 80009d2:	f7ff fee3 	bl	800079c <XMC_SCU_GetMirrorStatus>
 80009d6:	4603      	mov	r3, r0
 80009d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d1f8      	bne.n	80009d2 <XMC_RTC_SetAlarm+0xa>
      {
        /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
      }
      RTC->ATIM0 = alarm->raw0;
 80009e0:	4a09      	ldr	r2, [pc, #36]	; (8000a08 <XMC_RTC_SetAlarm+0x40>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	6193      	str	r3, [r2, #24]
      
      while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk) != 0U)
 80009e8:	bf00      	nop
 80009ea:	f7ff fed7 	bl	800079c <XMC_SCU_GetMirrorStatus>
 80009ee:	4603      	mov	r3, r0
 80009f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d1f8      	bne.n	80009ea <XMC_RTC_SetAlarm+0x22>
      {
        /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
      }
      RTC->ATIM1 = alarm->raw1; 
 80009f8:	4a03      	ldr	r2, [pc, #12]	; (8000a08 <XMC_RTC_SetAlarm+0x40>)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	61d3      	str	r3, [r2, #28]
        /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
      }
      RTC->ATIM0 = alarm->raw0;
      RTC->ATIM1 = alarm->raw1; 
  #endif  
}
 8000a00:	bf00      	nop
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	50004a00 	.word	0x50004a00

08000a0c <XMC_RTC_GetAlarm>:

/*
 * Gets the RTC module alarm time value
 */
void XMC_RTC_GetAlarm(XMC_RTC_ALARM_t *const alarm)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b083      	sub	sp, #12
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  alarm->raw0 = RTC->ATIM0;
 8000a14:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <XMC_RTC_GetAlarm+0x24>)
 8000a16:	699a      	ldr	r2, [r3, #24]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	601a      	str	r2, [r3, #0]
  alarm->raw1 = RTC->ATIM1;
 8000a1c:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <XMC_RTC_GetAlarm+0x24>)
 8000a1e:	69da      	ldr	r2, [r3, #28]
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	605a      	str	r2, [r3, #4]
}
 8000a24:	bf00      	nop
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	50004a00 	.word	0x50004a00

08000a34 <XMC_RTC_SetAlarmStdFormat>:

/*
 * Sets the RTC module alarm time value in standard format
 */
void XMC_RTC_SetAlarmStdFormat(const struct tm *const stdtime)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  XMC_RTC_ALARM_t alarm;
  

  alarm.seconds = stdtime->tm_sec;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	7a3b      	ldrb	r3, [r7, #8]
 8000a48:	f362 0305 	bfi	r3, r2, #0, #6
 8000a4c:	723b      	strb	r3, [r7, #8]
  alarm.minutes = stdtime->tm_min;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	7a7b      	ldrb	r3, [r7, #9]
 8000a5a:	f362 0305 	bfi	r3, r2, #0, #6
 8000a5e:	727b      	strb	r3, [r7, #9]
  alarm.hours = stdtime->tm_hour;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	689b      	ldr	r3, [r3, #8]
 8000a64:	f003 031f 	and.w	r3, r3, #31
 8000a68:	b2da      	uxtb	r2, r3
 8000a6a:	7abb      	ldrb	r3, [r7, #10]
 8000a6c:	f362 0304 	bfi	r3, r2, #0, #5
 8000a70:	72bb      	strb	r3, [r7, #10]
  alarm.days = stdtime->tm_mday - 1;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	68db      	ldr	r3, [r3, #12]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	3b01      	subs	r3, #1
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	f003 031f 	and.w	r3, r3, #31
 8000a80:	b2da      	uxtb	r2, r3
 8000a82:	7afb      	ldrb	r3, [r7, #11]
 8000a84:	f362 0304 	bfi	r3, r2, #0, #5
 8000a88:	72fb      	strb	r3, [r7, #11]
  alarm.month = stdtime->tm_mon;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	691b      	ldr	r3, [r3, #16]
 8000a8e:	f003 030f 	and.w	r3, r3, #15
 8000a92:	b2da      	uxtb	r2, r3
 8000a94:	7b7b      	ldrb	r3, [r7, #13]
 8000a96:	f362 0303 	bfi	r3, r2, #0, #4
 8000a9a:	737b      	strb	r3, [r7, #13]
  alarm.year = stdtime->tm_year + XMC_RTC_YEAR_OFFSET;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	695b      	ldr	r3, [r3, #20]
 8000aa0:	b29b      	uxth	r3, r3
 8000aa2:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 8000aa6:	b29b      	uxth	r3, r3
 8000aa8:	81fb      	strh	r3, [r7, #14]

  XMC_RTC_SetAlarm(&alarm);
 8000aaa:	f107 0308 	add.w	r3, r7, #8
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff ff8a 	bl	80009c8 <XMC_RTC_SetAlarm>
}
 8000ab4:	bf00      	nop
 8000ab6:	3710      	adds	r7, #16
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}

08000abc <XMC_RTC_GetAlarmStdFormat>:

/*
 * Gets the RTC module alarm time value in standard format
 */
void XMC_RTC_GetAlarmStdFormat(struct tm *const stdtime)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  XMC_RTC_ALARM_t alarm;
  
  alarm.raw0 = RTC->ATIM0;
 8000ac4:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <XMC_RTC_GetAlarmStdFormat+0x70>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	60bb      	str	r3, [r7, #8]
  alarm.raw1 = RTC->ATIM1;
 8000aca:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <XMC_RTC_GetAlarmStdFormat+0x70>)
 8000acc:	69db      	ldr	r3, [r3, #28]
 8000ace:	60fb      	str	r3, [r7, #12]

  stdtime->tm_sec = (int8_t)alarm.seconds;
 8000ad0:	7a3b      	ldrb	r3, [r7, #8]
 8000ad2:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	461a      	mov	r2, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	601a      	str	r2, [r3, #0]
  stdtime->tm_min = (int8_t)alarm.minutes;
 8000ade:	7a7b      	ldrb	r3, [r7, #9]
 8000ae0:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	605a      	str	r2, [r3, #4]
  stdtime->tm_hour = (int8_t)alarm.hours;
 8000aec:	7abb      	ldrb	r3, [r7, #10]
 8000aee:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	461a      	mov	r2, r3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	609a      	str	r2, [r3, #8]
  stdtime->tm_mday = ((int8_t)alarm.days + (int8_t)1);
 8000afa:	7afb      	ldrb	r3, [r7, #11]
 8000afc:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	60da      	str	r2, [r3, #12]
  stdtime->tm_mon = (int8_t)alarm.month;
 8000b08:	7b7b      	ldrb	r3, [r7, #13]
 8000b0a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	461a      	mov	r2, r3
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	611a      	str	r2, [r3, #16]
  stdtime->tm_year = (int32_t)alarm.year - (int32_t)XMC_RTC_YEAR_OFFSET;
 8000b16:	89fb      	ldrh	r3, [r7, #14]
 8000b18:	f2a3 726c 	subw	r2, r3, #1900	; 0x76c
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	615a      	str	r2, [r3, #20]
}
 8000b20:	bf00      	nop
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	50004a00 	.word	0x50004a00

08000b30 <XMC_RTC_GetEventStatus>:

/*
 * Gets the RTC periodic and alarm event(s) status
 */
uint32_t XMC_RTC_GetEventStatus(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  return RTC->STSSR;
 8000b34:	4b03      	ldr	r3, [pc, #12]	; (8000b44 <XMC_RTC_GetEventStatus+0x14>)
 8000b36:	68db      	ldr	r3, [r3, #12]
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	50004a00 	.word	0x50004a00

08000b48 <XMC_RTC_IsRunning>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_RTC_Start(), XMC_RTC_Stop()
 */ 
__STATIC_INLINE bool XMC_RTC_IsRunning(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  return (bool)(RTC->CTR & RTC_CTR_ENB_Msk);
 8000b4c:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <XMC_RTC_IsRunning+0x20>)
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	bf14      	ite	ne
 8000b58:	2301      	movne	r3, #1
 8000b5a:	2300      	moveq	r3, #0
 8000b5c:	b2db      	uxtb	r3, r3
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr
 8000b68:	50004a00 	.word	0x50004a00

08000b6c <XMC_SCU_GetMirrorStatus>:
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 8000b70:	4b03      	ldr	r3, [pc, #12]	; (8000b80 <XMC_SCU_GetMirrorStatus+0x14>)
 8000b72:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	50004000 	.word	0x50004000

08000b84 <XMC_RTC_Enable>:

/*
 * Enables RTC peripheral for programming its registers
 */
void XMC_RTC_Enable(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  XMC_SCU_HIB_EnableHibernateDomain();
 8000b88:	f001 f8b8 	bl	8001cfc <XMC_SCU_HIB_EnableHibernateDomain>
}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <XMC_RTC_Disable>:

/*
 * Disables RTC peripheral for programming its registers
 */
void XMC_RTC_Disable(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /*
   * Empty because disabling the hibernate
   * domain is not done intentionally.
   */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <XMC_RTC_IsEnabled>:

/*
 * Checks RTC peripheral is enabled for programming to its registers
 */
bool XMC_RTC_IsEnabled(void)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	af00      	add	r7, sp, #0
  return XMC_SCU_HIB_IsHibernateDomainEnabled();
 8000ba2:	f001 f8e9 	bl	8001d78 <XMC_SCU_HIB_IsHibernateDomainEnabled>
 8000ba6:	4603      	mov	r3, r0
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	bd80      	pop	{r7, pc}

08000bac <XMC_RTC_Init>:

/*
 * Initialize the RTC peripheral
 */
XMC_RTC_STATUS_t XMC_RTC_Init(const XMC_RTC_CONFIG_t *const config)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b082      	sub	sp, #8
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  if (XMC_RTC_IsRunning() == false)
 8000bb4:	f7ff ffc8 	bl	8000b48 <XMC_RTC_IsRunning>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	f083 0301 	eor.w	r3, r3, #1
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d03e      	beq.n	8000c42 <XMC_RTC_Init+0x96>
  {
    if (XMC_SCU_HIB_IsHibernateDomainEnabled() == false)
 8000bc4:	f001 f8d8 	bl	8001d78 <XMC_SCU_HIB_IsHibernateDomainEnabled>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	f083 0301 	eor.w	r3, r3, #1
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <XMC_RTC_Init+0x2c>
    {
      XMC_SCU_HIB_EnableHibernateDomain();
 8000bd4:	f001 f892 	bl	8001cfc <XMC_SCU_HIB_EnableHibernateDomain>
    }
    
    XMC_RTC_SetPrescaler(config->prescaler);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	8a1b      	ldrh	r3, [r3, #16]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fe11 	bl	8000804 <XMC_RTC_SetPrescaler>
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM0_Msk) != 0U)
 8000be2:	bf00      	nop
 8000be4:	f7ff ffc2 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000be8:	4603      	mov	r3, r0
 8000bea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d1f8      	bne.n	8000be4 <XMC_RTC_Init+0x38>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->TIM0 = config->time.raw0;
 8000bf2:	4a16      	ldr	r2, [pc, #88]	; (8000c4c <XMC_RTC_Init+0xa0>)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	6213      	str	r3, [r2, #32]
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_TIM1_Msk) != 0U)
 8000bfa:	bf00      	nop
 8000bfc:	f7ff ffb6 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000c00:	4603      	mov	r3, r0
 8000c02:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d1f8      	bne.n	8000bfc <XMC_RTC_Init+0x50>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->TIM1 = config->time.raw1;
 8000c0a:	4a10      	ldr	r2, [pc, #64]	; (8000c4c <XMC_RTC_Init+0xa0>)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	6253      	str	r3, [r2, #36]	; 0x24
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM0_Msk) != 0U)
 8000c12:	bf00      	nop
 8000c14:	f7ff ffaa 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d1f8      	bne.n	8000c14 <XMC_RTC_Init+0x68>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->ATIM0 = config->alarm.raw0;
 8000c22:	4a0a      	ldr	r2, [pc, #40]	; (8000c4c <XMC_RTC_Init+0xa0>)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	6193      	str	r3, [r2, #24]
    
    while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_ATIM1_Msk) != 0U)
 8000c2a:	bf00      	nop
 8000c2c:	f7ff ff9e 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000c30:	4603      	mov	r3, r0
 8000c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d1f8      	bne.n	8000c2c <XMC_RTC_Init+0x80>
    {
      /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
    }
    RTC->ATIM1 = config->alarm.raw1;    
 8000c3a:	4a04      	ldr	r2, [pc, #16]	; (8000c4c <XMC_RTC_Init+0xa0>)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	61d3      	str	r3, [r2, #28]
  }  
  return XMC_RTC_STATUS_OK;
 8000c42:	2300      	movs	r3, #0
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	50004a00 	.word	0x50004a00

08000c50 <XMC_RTC_EnableEvent>:

/*
 * Enable RTC periodic and alarm event(s)
 */ 
void XMC_RTC_EnableEvent(const uint32_t event)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_MSKSR_Msk) != 0U)
 8000c58:	bf00      	nop
 8000c5a:	f7ff ff87 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d1f8      	bne.n	8000c5a <XMC_RTC_EnableEvent+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->MSKSR |= event;
 8000c68:	4b04      	ldr	r3, [pc, #16]	; (8000c7c <XMC_RTC_EnableEvent+0x2c>)
 8000c6a:	691a      	ldr	r2, [r3, #16]
 8000c6c:	4903      	ldr	r1, [pc, #12]	; (8000c7c <XMC_RTC_EnableEvent+0x2c>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4313      	orrs	r3, r2
 8000c72:	610b      	str	r3, [r1, #16]
}
 8000c74:	bf00      	nop
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	50004a00 	.word	0x50004a00

08000c80 <XMC_RTC_DisableEvent>:

/*
 * Disable RTC periodic and alarm event(s)
 */ 
void XMC_RTC_DisableEvent(const uint32_t event)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_MSKSR_Msk) != 0U)
 8000c88:	bf00      	nop
 8000c8a:	f7ff ff6f 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d1f8      	bne.n	8000c8a <XMC_RTC_DisableEvent+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->MSKSR &= ~event;
 8000c98:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <XMC_RTC_DisableEvent+0x30>)
 8000c9a:	691a      	ldr	r2, [r3, #16]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	43db      	mvns	r3, r3
 8000ca0:	4903      	ldr	r1, [pc, #12]	; (8000cb0 <XMC_RTC_DisableEvent+0x30>)
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	610b      	str	r3, [r1, #16]
}
 8000ca6:	bf00      	nop
 8000ca8:	3708      	adds	r7, #8
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	50004a00 	.word	0x50004a00

08000cb4 <XMC_RTC_ClearEvent>:

/*
 * Clear RTC periodic and alarm event(s)
 */ 
void XMC_RTC_ClearEvent(const uint32_t event)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  while ((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CLRSR_Msk) != 0U)
 8000cbc:	bf00      	nop
 8000cbe:	f7ff ff55 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d1f8      	bne.n	8000cbe <XMC_RTC_ClearEvent+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CLRSR = event;
 8000ccc:	4a03      	ldr	r2, [pc, #12]	; (8000cdc <XMC_RTC_ClearEvent+0x28>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6153      	str	r3, [r2, #20]
}
 8000cd2:	bf00      	nop
 8000cd4:	3708      	adds	r7, #8
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	50004a00 	.word	0x50004a00

08000ce0 <XMC_RTC_EnableHibernationWakeUp>:

void XMC_RTC_EnableHibernationWakeUp(const uint32_t event)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 8000ce8:	bf00      	nop
 8000cea:	f7ff ff3f 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d1f8      	bne.n	8000cea <XMC_RTC_EnableHibernationWakeUp+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR |= event;
 8000cf8:	4b04      	ldr	r3, [pc, #16]	; (8000d0c <XMC_RTC_EnableHibernationWakeUp+0x2c>)
 8000cfa:	685a      	ldr	r2, [r3, #4]
 8000cfc:	4903      	ldr	r1, [pc, #12]	; (8000d0c <XMC_RTC_EnableHibernationWakeUp+0x2c>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	604b      	str	r3, [r1, #4]
}
 8000d04:	bf00      	nop
 8000d06:	3708      	adds	r7, #8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	50004a00 	.word	0x50004a00

08000d10 <XMC_RTC_DisableHibernationWakeUp>:

void XMC_RTC_DisableHibernationWakeUp(const uint32_t event)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  while((XMC_SCU_GetMirrorStatus() & SCU_GENERAL_MIRRSTS_RTC_CTR_Msk) != 0U)
 8000d18:	bf00      	nop
 8000d1a:	f7ff ff27 	bl	8000b6c <XMC_SCU_GetMirrorStatus>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d1f8      	bne.n	8000d1a <XMC_RTC_DisableHibernationWakeUp+0xa>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  RTC->CTR &= ~event;
 8000d28:	4b05      	ldr	r3, [pc, #20]	; (8000d40 <XMC_RTC_DisableHibernationWakeUp+0x30>)
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	43db      	mvns	r3, r3
 8000d30:	4903      	ldr	r1, [pc, #12]	; (8000d40 <XMC_RTC_DisableHibernationWakeUp+0x30>)
 8000d32:	4013      	ands	r3, r2
 8000d34:	604b      	str	r3, [r1, #4]
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	50004a00 	.word	0x50004a00

08000d44 <XMC_SCU_CLOCK_GetUsbClockSource>:
 * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <XMC_SCU_CLOCK_GetUsbClockSource+0x18>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	50004600 	.word	0x50004600

08000d60 <XMC_SCU_CLOCK_GetWdtClockSource>:
 * the clock source selected.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
 8000d64:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <XMC_SCU_CLOCK_GetWdtClockSource+0x18>)
 8000d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d68:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	50004600 	.word	0x50004600

08000d7c <XMC_SCU_CLOCK_GetExternalOutputClockSource>:
 * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n\n
 */
__STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
 8000d80:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <XMC_SCU_CLOCK_GetExternalOutputClockSource+0x1c>)
 8000d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d84:	b2db      	uxtb	r3, r3
 8000d86:	f003 0303 	and.w	r3, r3, #3
 8000d8a:	b2db      	uxtb	r3, r3
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	50004600 	.word	0x50004600

08000d9c <XMC_SCU_CLOCK_GetSystemClockFrequency>:
 * fSYS = fCPU << CPUDIV.
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8000da0:	4b06      	ldr	r3, [pc, #24]	; (8000dbc <XMC_SCU_CLOCK_GetSystemClockFrequency+0x20>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <XMC_SCU_CLOCK_GetSystemClockFrequency+0x24>)
 8000da6:	691b      	ldr	r3, [r3, #16]
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	2000ffc0 	.word	0x2000ffc0
 8000dc0:	50004600 	.word	0x50004600

08000dc4 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000dc8:	4b03      	ldr	r3, [pc, #12]	; (8000dd8 <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 8000dca:	681b      	ldr	r3, [r3, #0]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	2000ffc0 	.word	0x2000ffc0

08000ddc <XMC_SCU_GetMirrorStatus>:
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <XMC_SCU_GetMirrorStatus+0x14>)
 8000de2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	50004000 	.word	0x50004000

08000df4 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8000dfc:	f001 fd68 	bl	80028d0 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <XMC_SCU_lDelay+0x40>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a0c      	ldr	r2, [pc, #48]	; (8000e38 <XMC_SCU_lDelay+0x44>)
 8000e06:	fba2 2303 	umull	r2, r3, r2, r3
 8000e0a:	0c9a      	lsrs	r2, r3, #18
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	fb02 f303 	mul.w	r3, r2, r3
 8000e12:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8000e14:	2300      	movs	r3, #0
 8000e16:	60fb      	str	r3, [r7, #12]
 8000e18:	e003      	b.n	8000e22 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 8000e1a:	bf00      	nop
  for (i = 0U; i < delay; ++i)
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fa      	ldr	r2, [r7, #12]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d3f7      	bcc.n	8000e1a <XMC_SCU_lDelay+0x26>
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	2000ffc0 	.word	0x2000ffc0
 8000e38:	431bde83 	.word	0x431bde83

08000e3c <XMC_SCU_INTERRUPT_EnableEvent>:

/* API to enable the SCU event */
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRMSK |= (uint32_t)event;
 8000e44:	4b05      	ldr	r3, [pc, #20]	; (8000e5c <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 8000e46:	689a      	ldr	r2, [r3, #8]
 8000e48:	4904      	ldr	r1, [pc, #16]	; (8000e5c <XMC_SCU_INTERRUPT_EnableEvent+0x20>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	608b      	str	r3, [r1, #8]
}
 8000e50:	bf00      	nop
 8000e52:	370c      	adds	r7, #12
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	50004074 	.word	0x50004074

08000e60 <XMC_SCU_INTERRUPT_DisableEvent>:

/* API to disable the SCU event */
void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRMSK &= (uint32_t)~event;
 8000e68:	4b06      	ldr	r3, [pc, #24]	; (8000e84 <XMC_SCU_INTERRUPT_DisableEvent+0x24>)
 8000e6a:	689a      	ldr	r2, [r3, #8]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	43db      	mvns	r3, r3
 8000e70:	4904      	ldr	r1, [pc, #16]	; (8000e84 <XMC_SCU_INTERRUPT_DisableEvent+0x24>)
 8000e72:	4013      	ands	r3, r2
 8000e74:	608b      	str	r3, [r1, #8]
}
 8000e76:	bf00      	nop
 8000e78:	370c      	adds	r7, #12
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	50004074 	.word	0x50004074

08000e88 <XMC_SCU_INTERRUPT_TriggerEvent>:

/* API to trigger the SCU event */
void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRSET |= (uint32_t)event;
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <XMC_SCU_INTERRUPT_TriggerEvent+0x20>)
 8000e92:	691a      	ldr	r2, [r3, #16]
 8000e94:	4904      	ldr	r1, [pc, #16]	; (8000ea8 <XMC_SCU_INTERRUPT_TriggerEvent+0x20>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	610b      	str	r3, [r1, #16]
}
 8000e9c:	bf00      	nop
 8000e9e:	370c      	adds	r7, #12
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea6:	4770      	bx	lr
 8000ea8:	50004074 	.word	0x50004074

08000eac <XMC_SCU_INTERUPT_GetEventStatus>:

/* API to retrieve the SCU event status */
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  return (SCU_INTERRUPT->SRRAW);
 8000eb0:	4b03      	ldr	r3, [pc, #12]	; (8000ec0 <XMC_SCU_INTERUPT_GetEventStatus+0x14>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
}
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	50004074 	.word	0x50004074

08000ec4 <XMC_SCU_INTERRUPT_ClearEventStatus>:

/* API to clear the SCU event status */
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->SRCLR = (uint32_t)event;
 8000ecc:	4a04      	ldr	r2, [pc, #16]	; (8000ee0 <XMC_SCU_INTERRUPT_ClearEventStatus+0x1c>)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	60d3      	str	r3, [r2, #12]
}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	50004074 	.word	0x50004074

08000ee4 <XMC_SCU_GetBootMode>:


/* API to retrieve the currently deployed device bootmode */
uint32_t XMC_SCU_GetBootMode(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return (uint32_t)(SCU_GENERAL->STCON & SCU_GENERAL_STCON_SWCON_Msk);
 8000ee8:	4b04      	ldr	r3, [pc, #16]	; (8000efc <XMC_SCU_GetBootMode+0x18>)
 8000eea:	691b      	ldr	r3, [r3, #16]
 8000eec:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop
 8000efc:	50004000 	.word	0x50004000

08000f00 <XMC_SCU_SetBootMode>:

/* API to program a new device bootmode */
void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t bootmode)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	80fb      	strh	r3, [r7, #6]
  SCU_GENERAL->STCON = (uint32_t)bootmode;
 8000f0a:	4a04      	ldr	r2, [pc, #16]	; (8000f1c <XMC_SCU_SetBootMode+0x1c>)
 8000f0c:	88fb      	ldrh	r3, [r7, #6]
 8000f0e:	6113      	str	r3, [r2, #16]
}
 8000f10:	bf00      	nop
 8000f12:	370c      	adds	r7, #12
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	50004000 	.word	0x50004000

08000f20 <XMC_SCU_ReadGPR>:

/* API to read from General purpose register */
uint32_t XMC_SCU_ReadGPR(const uint32_t index)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  return (SCU_GENERAL->GPR[index]);
 8000f28:	4a05      	ldr	r2, [pc, #20]	; (8000f40 <XMC_SCU_ReadGPR+0x20>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	330a      	adds	r3, #10
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	4413      	add	r3, r2
 8000f32:	685b      	ldr	r3, [r3, #4]
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	50004000 	.word	0x50004000

08000f44 <XMC_SCU_WriteGPR>:

/* API to write to GPR */
void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  SCU_GENERAL->GPR[index] = data;
 8000f4e:	4a06      	ldr	r2, [pc, #24]	; (8000f68 <XMC_SCU_WriteGPR+0x24>)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	330a      	adds	r3, #10
 8000f54:	009b      	lsls	r3, r3, #2
 8000f56:	4413      	add	r3, r2
 8000f58:	683a      	ldr	r2, [r7, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr
 8000f68:	50004000 	.word	0x50004000

08000f6c <XMC_SCU_EnableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_EnableOutOfangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] |= (uint32_t)(1UL << channel);
 8000f76:	4a0a      	ldr	r2, [pc, #40]	; (8000fa0 <XMC_SCU_EnableOutOfRangeComparator+0x34>)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	3328      	adds	r3, #40	; 0x28
 8000f7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f80:	2101      	movs	r1, #1
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	fa01 f303 	lsl.w	r3, r1, r3
 8000f88:	4905      	ldr	r1, [pc, #20]	; (8000fa0 <XMC_SCU_EnableOutOfRangeComparator+0x34>)
 8000f8a:	431a      	orrs	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3328      	adds	r3, #40	; 0x28
 8000f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	50004000 	.word	0x50004000

08000fa4 <XMC_SCU_DisableOutOfRangeComparator>:

/* API to enable Out of Range Comparator(ORC) for a desired group and a desired channel input */
void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Group Number",XMC_SCU_CHECK_GRPNUM(group));
  XMC_ASSERT("XMC_SCU_DisableOutOfRangeComparator:Wrong Channel Number",XMC_SCU_CHECK_CHNUM(channel));
   
  SCU_GENERAL->GORCEN[group] &= (uint32_t)~(1UL << channel);
 8000fae:	4a0b      	ldr	r2, [pc, #44]	; (8000fdc <XMC_SCU_DisableOutOfRangeComparator+0x38>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3328      	adds	r3, #40	; 0x28
 8000fb4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fb8:	2101      	movs	r1, #1
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	4906      	ldr	r1, [pc, #24]	; (8000fdc <XMC_SCU_DisableOutOfRangeComparator+0x38>)
 8000fc4:	401a      	ands	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3328      	adds	r3, #40	; 0x28
 8000fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000fce:	bf00      	nop
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	50004000 	.word	0x50004000

08000fe0 <XMC_SCU_CalibrateTemperatureSensor>:

/* API to calibrate temperature sensor */
void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	011a      	lsls	r2, r3, #4
                        (uint32_t)(gain << SCU_GENERAL_DTSCON_GAIN_Pos) |
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	02db      	lsls	r3, r3, #11
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	4a05      	ldr	r2, [pc, #20]	; (800100c <XMC_SCU_CalibrateTemperatureSensor+0x2c>)
                        (uint32_t)(0x4UL << SCU_GENERAL_DTSCON_REFTRIM_Pos) |
 8000ff6:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
  SCU_GENERAL->DTSCON = ((uint32_t)(offset << SCU_GENERAL_DTSCON_OFFSET_Pos) |
 8000ffa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                        (uint32_t)(0x8UL << SCU_GENERAL_DTSCON_BGTRIM_Pos));
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	50004000 	.word	0x50004000

08001010 <XMC_SCU_EnableTemperatureSensor>:
/* API to enable die temperature measurement by powering the DTS module. */
void XMC_SCU_EnableTemperatureSensor(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  SCU_GENERAL->DTSCON &= (uint32_t)~(SCU_GENERAL_DTSCON_PWD_Msk);
 8001014:	4b06      	ldr	r3, [pc, #24]	; (8001030 <XMC_SCU_EnableTemperatureSensor+0x20>)
 8001016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800101a:	4a05      	ldr	r2, [pc, #20]	; (8001030 <XMC_SCU_EnableTemperatureSensor+0x20>)
 800101c:	f023 0301 	bic.w	r3, r3, #1
 8001020:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	50004000 	.word	0x50004000

08001034 <XMC_SCU_DisableTemperatureSensor>:

/* API to disable die temperature measurement by powering the DTS module off. */
void XMC_SCU_DisableTemperatureSensor(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_PWD_Msk;
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <XMC_SCU_DisableTemperatureSensor+0x20>)
 800103a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800103e:	4a05      	ldr	r2, [pc, #20]	; (8001054 <XMC_SCU_DisableTemperatureSensor+0x20>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	50004000 	.word	0x50004000

08001058 <XMC_SCU_IsTemperatureSensorEnabled>:

/* API to provide the die temperature sensor power status. */
bool XMC_SCU_IsTemperatureSensorEnabled(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSCON & SCU_GENERAL_DTSCON_PWD_Msk) == 0U);
 800105c:	4b07      	ldr	r3, [pc, #28]	; (800107c <XMC_SCU_IsTemperatureSensorEnabled+0x24>)
 800105e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	2b00      	cmp	r3, #0
 8001068:	bf0c      	ite	eq
 800106a:	2301      	moveq	r3, #1
 800106c:	2300      	movne	r3, #0
 800106e:	b2db      	uxtb	r3, r3
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	50004000 	.word	0x50004000

08001080 <XMC_SCU_IsTemperatureSensorReady>:

/* API to check if the die temperature sensor is ready to start a measurement. */
bool XMC_SCU_IsTemperatureSensorReady(void)
{
 8001080:	b480      	push	{r7}
 8001082:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RDY_Msk) != 0U);
 8001084:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <XMC_SCU_IsTemperatureSensorReady+0x24>)
 8001086:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800108a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf14      	ite	ne
 8001092:	2301      	movne	r3, #1
 8001094:	2300      	moveq	r3, #0
 8001096:	b2db      	uxtb	r3, r3
}
 8001098:	4618      	mov	r0, r3
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	50004000 	.word	0x50004000

080010a8 <XMC_SCU_StartTemperatureMeasurement>:
/* API to start device temperature measurements */
XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
  XMC_SCU_STATUS_t status = XMC_SCU_STATUS_OK;
 80010ae:	2300      	movs	r3, #0
 80010b0:	71fb      	strb	r3, [r7, #7]

  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 80010b2:	f7ff ffd1 	bl	8001058 <XMC_SCU_IsTemperatureSensorEnabled>
 80010b6:	4603      	mov	r3, r0
 80010b8:	f083 0301 	eor.w	r3, r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <XMC_SCU_StartTemperatureMeasurement+0x1e>
  {
    status = XMC_SCU_STATUS_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	71fb      	strb	r3, [r7, #7]
  }
   
  if (XMC_SCU_IsTemperatureSensorBusy() == true)
 80010c6:	f000 f831 	bl	800112c <XMC_SCU_IsTemperatureSensorBusy>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <XMC_SCU_StartTemperatureMeasurement+0x2c>
  {
    status = XMC_SCU_STATUS_BUSY;
 80010d0:	2302      	movs	r3, #2
 80010d2:	71fb      	strb	r3, [r7, #7]
  }

  /* And start the measurement */
  SCU_GENERAL->DTSCON |= (uint32_t)SCU_GENERAL_DTSCON_START_Msk;
 80010d4:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <XMC_SCU_StartTemperatureMeasurement+0x48>)
 80010d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80010da:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <XMC_SCU_StartTemperatureMeasurement+0x48>)
 80010dc:	f043 0302 	orr.w	r3, r3, #2
 80010e0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  
  return (status);
 80010e4:	79fb      	ldrb	r3, [r7, #7]
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	50004000 	.word	0x50004000

080010f4 <XMC_SCU_GetTemperatureMeasurement>:

/* API to retrieve the temperature measured */
uint32_t XMC_SCU_GetTemperatureMeasurement(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
  uint32_t temperature;

  if (XMC_SCU_IsTemperatureSensorEnabled() == false)
 80010fa:	f7ff ffad 	bl	8001058 <XMC_SCU_IsTemperatureSensorEnabled>
 80010fe:	4603      	mov	r3, r0
 8001100:	f083 0301 	eor.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b00      	cmp	r3, #0
 8001108:	d003      	beq.n	8001112 <XMC_SCU_GetTemperatureMeasurement+0x1e>
  {
    temperature = 0x7FFFFFFFUL;
 800110a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800110e:	607b      	str	r3, [r7, #4]
 8001110:	e005      	b.n	800111e <XMC_SCU_GetTemperatureMeasurement+0x2a>
  }
  else
  {
    temperature = (uint32_t)((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_RESULT_Msk) >> SCU_GENERAL_DTSSTAT_RESULT_Pos);
 8001112:	4b05      	ldr	r3, [pc, #20]	; (8001128 <XMC_SCU_GetTemperatureMeasurement+0x34>)
 8001114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001118:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800111c:	607b      	str	r3, [r7, #4]
  }
  
  return ((uint32_t)temperature);
 800111e:	687b      	ldr	r3, [r7, #4]
}
 8001120:	4618      	mov	r0, r3
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}
 8001128:	50004000 	.word	0x50004000

0800112c <XMC_SCU_IsTemperatureSensorBusy>:

/* API to know whether Die temperature sensor is busy */
bool XMC_SCU_IsTemperatureSensorBusy(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  return ((SCU_GENERAL->DTSSTAT & SCU_GENERAL_DTSSTAT_BUSY_Msk) != 0U);
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <XMC_SCU_IsTemperatureSensorBusy+0x24>)
 8001132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001136:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800113a:	2b00      	cmp	r3, #0
 800113c:	bf14      	ite	ne
 800113e:	2301      	movne	r3, #1
 8001140:	2300      	moveq	r3, #0
 8001142:	b2db      	uxtb	r3, r3
}
 8001144:	4618      	mov	r0, r3
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	50004000 	.word	0x50004000

08001154 <XMC_SCU_WriteToRetentionMemory>:
}
#endif  

/* API to write into Retention memory in hibernate domain */
void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  uint32_t rmacr;
  
  /* Get the address right */  
  rmacr = (uint32_t)((address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	041b      	lsls	r3, r3, #16
 8001162:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001166:	60fb      	str	r3, [r7, #12]
  
  /* Transfer from RMDATA to Retention memory */
  rmacr |= (uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk);
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	f043 0301 	orr.w	r3, r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
  
  /* Write desired data into RMDATA register */  
  SCU_GENERAL->RMDATA = data;
 8001170:	4a0b      	ldr	r2, [pc, #44]	; (80011a0 <XMC_SCU_WriteToRetentionMemory+0x4c>)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
  
  /* Write address & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 8001178:	4a09      	ldr	r2, [pc, #36]	; (80011a0 <XMC_SCU_WriteToRetentionMemory+0x4c>)
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 8001180:	bf00      	nop
 8001182:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <XMC_SCU_WriteToRetentionMemory+0x4c>)
 8001184:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001188:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800118c:	2b00      	cmp	r3, #0
 800118e:	d1f8      	bne.n	8001182 <XMC_SCU_WriteToRetentionMemory+0x2e>
  {
  }
}
 8001190:	bf00      	nop
 8001192:	bf00      	nop
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	50004000 	.word	0x50004000

080011a4 <XMC_SCU_ReadFromRetentionMemory>:

/* API to read from Retention memory in hibernate domain */
uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  uint32_t rmacr;

  /* Get the address right */  
  rmacr = ((uint32_t)(address << SCU_GENERAL_RMACR_ADDR_Pos) & (uint32_t)SCU_GENERAL_RMACR_ADDR_Msk);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	041b      	lsls	r3, r3, #16
 80011b0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80011b4:	60fb      	str	r3, [r7, #12]
  
  /* Transfer from RMDATA to Retention memory */
  rmacr &= ~((uint32_t)(SCU_GENERAL_RMACR_RDWR_Msk));
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	f023 0301 	bic.w	r3, r3, #1
 80011bc:	60fb      	str	r3, [r7, #12]
  
  /* Writing an adress & direction of transfer into RMACR register */  
  SCU_GENERAL->RMACR = rmacr;
 80011be:	4a0a      	ldr	r2, [pc, #40]	; (80011e8 <XMC_SCU_ReadFromRetentionMemory+0x44>)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
  
  /* Wait until the update of RMX register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_RMX_Msk)
 80011c6:	bf00      	nop
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <XMC_SCU_ReadFromRetentionMemory+0x44>)
 80011ca:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80011ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f8      	bne.n	80011c8 <XMC_SCU_ReadFromRetentionMemory+0x24>
  {
  }

  return (SCU_GENERAL->RMDATA);
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <XMC_SCU_ReadFromRetentionMemory+0x44>)
 80011d8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
}
 80011dc:	4618      	mov	r0, r3
 80011de:	3714      	adds	r7, #20
 80011e0:	46bd      	mov	sp, r7
 80011e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e6:	4770      	bx	lr
 80011e8:	50004000 	.word	0x50004000

080011ec <XMC_SCU_CLOCK_Init>:

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b085      	sub	sp, #20
 80011f0:	af02      	add	r7, sp, #8
 80011f2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
                 (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                 (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 80011f4:	2000      	movs	r0, #0
 80011f6:	f000 faf1 	bl	80017dc <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 80011fa:	f000 fd7f 	bl	8001cfc <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	79db      	ldrb	r3, [r3, #7]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d00a      	beq.n	800121c <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8001206:	f000 ff77 	bl	80020f8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 800120a:	bf00      	nop
 800120c:	f000 ff62 	bl	80020d4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8001210:	4603      	mov	r3, r0
 8001212:	f083 0301 	eor.w	r3, r3, #1
 8001216:	b2db      	uxtb	r3, r3
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1f7      	bne.n	800120c <XMC_SCU_CLOCK_Init+0x20>
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	7a5b      	ldrb	r3, [r3, #9]
 8001220:	4618      	mov	r0, r3
 8001222:	f000 fb6f 	bl	8001904 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 8001226:	bf00      	nop
 8001228:	f7ff fdd8 	bl	8000ddc <XMC_SCU_GetMirrorStatus>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1fa      	bne.n	8001228 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	7a1b      	ldrb	r3, [r3, #8]
 8001236:	4618      	mov	r0, r3
 8001238:	f000 fd0c 	bl	8001c54 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	7c1b      	ldrb	r3, [r3, #16]
 8001240:	4618      	mov	r0, r3
 8001242:	f000 fb7f 	bl	8001944 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	7c5b      	ldrb	r3, [r3, #17]
 800124a:	4618      	mov	r0, r3
 800124c:	f000 fba6 	bl	800199c <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	7c9b      	ldrb	r3, [r3, #18]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 fb8b 	bl	8001970 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	7cdb      	ldrb	r3, [r3, #19]
 800125e:	4618      	mov	r0, r3
 8001260:	f000 fbb2 	bl	80019c8 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	799b      	ldrb	r3, [r3, #6]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d00a      	beq.n	8001282 <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 800126c:	f000 ffd8 	bl	8002220 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 8001270:	bf00      	nop
 8001272:	f000 fffd 	bl	8002270 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 8001276:	4603      	mov	r3, r0
 8001278:	f083 0301 	eor.w	r3, r3, #1
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1f7      	bne.n	8001272 <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	78db      	ldrb	r3, [r3, #3]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d102      	bne.n	8001290 <XMC_SCU_CLOCK_Init+0xa4>
  {
    XMC_SCU_CLOCK_DisableSystemPll();
 800128a:	f001 f855 	bl	8002338 <XMC_SCU_CLOCK_DisableSystemPll>
 800128e:	e011      	b.n	80012b4 <XMC_SCU_CLOCK_Init+0xc8>
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8001290:	f001 f840 	bl	8002314 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	8898      	ldrh	r0, [r3, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	78d9      	ldrb	r1, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	785b      	ldrb	r3, [r3, #1]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80012a0:	461a      	mov	r2, r3
                                 (uint32_t)config->syspll_config.n_div,
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	781b      	ldrb	r3, [r3, #0]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80012a6:	461c      	mov	r4, r3
                                 (uint32_t)config->syspll_config.k_div);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	789b      	ldrb	r3, [r3, #2]
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	4623      	mov	r3, r4
 80012b0:	f001 f854 	bl	800235c <XMC_SCU_CLOCK_StartSystemPll>
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	68db      	ldr	r3, [r3, #12]
 80012b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012bc:	d103      	bne.n	80012c6 <XMC_SCU_CLOCK_Init+0xda>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 80012be:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80012c2:	f000 fa8b 	bl	80017dc <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 80012c6:	f001 fb03 	bl	80028d0 <SystemCoreClockUpdate>
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd90      	pop	{r4, r7, pc}
	...

080012d4 <XMC_SCU_TRAP_Enable>:

/* API to enable a trap source */
void XMC_SCU_TRAP_Enable(const uint32_t trap)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPDIS &= (uint32_t)~trap;
 80012dc:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <XMC_SCU_TRAP_Enable+0x24>)
 80012de:	689a      	ldr	r2, [r3, #8]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	43db      	mvns	r3, r3
 80012e4:	4904      	ldr	r1, [pc, #16]	; (80012f8 <XMC_SCU_TRAP_Enable+0x24>)
 80012e6:	4013      	ands	r3, r2
 80012e8:	608b      	str	r3, [r1, #8]
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	50004160 	.word	0x50004160

080012fc <XMC_SCU_TRAP_Disable>:

/* API to disable a trap source */
void XMC_SCU_TRAP_Disable(const uint32_t trap)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPDIS |= (uint32_t)trap;
 8001304:	4b05      	ldr	r3, [pc, #20]	; (800131c <XMC_SCU_TRAP_Disable+0x20>)
 8001306:	689a      	ldr	r2, [r3, #8]
 8001308:	4904      	ldr	r1, [pc, #16]	; (800131c <XMC_SCU_TRAP_Disable+0x20>)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4313      	orrs	r3, r2
 800130e:	608b      	str	r3, [r1, #8]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	50004160 	.word	0x50004160

08001320 <XMC_SCU_TRAP_GetStatus>:

/* API to determine if a trap source has generated event */
uint32_t XMC_SCU_TRAP_GetStatus(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  return (SCU_TRAP->TRAPRAW);
 8001324:	4b03      	ldr	r3, [pc, #12]	; (8001334 <XMC_SCU_TRAP_GetStatus+0x14>)
 8001326:	685b      	ldr	r3, [r3, #4]
}
 8001328:	4618      	mov	r0, r3
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	50004160 	.word	0x50004160

08001338 <XMC_SCU_TRAP_Trigger>:

/* API to manually trigger a trap event */
void XMC_SCU_TRAP_Trigger(const uint32_t trap)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPSET = (uint32_t)trap;
 8001340:	4a04      	ldr	r2, [pc, #16]	; (8001354 <XMC_SCU_TRAP_Trigger+0x1c>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6113      	str	r3, [r2, #16]
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	50004160 	.word	0x50004160

08001358 <XMC_SCU_TRAP_ClearStatus>:

/* API to clear a trap event */
void XMC_SCU_TRAP_ClearStatus(const uint32_t trap)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  SCU_TRAP->TRAPCLR = (uint32_t)trap;
 8001360:	4a04      	ldr	r2, [pc, #16]	; (8001374 <XMC_SCU_TRAP_ClearStatus+0x1c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	60d3      	str	r3, [r2, #12]
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	50004160 	.word	0x50004160

08001378 <XMC_SCU_PARITY_ClearStatus>:

/* API to clear parity error event */
void XMC_SCU_PARITY_ClearStatus(const uint32_t memory)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEFLAG |= (uint32_t)memory; 
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <XMC_SCU_PARITY_ClearStatus+0x20>)
 8001382:	695a      	ldr	r2, [r3, #20]
 8001384:	4904      	ldr	r1, [pc, #16]	; (8001398 <XMC_SCU_PARITY_ClearStatus+0x20>)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4313      	orrs	r3, r2
 800138a:	614b      	str	r3, [r1, #20]
}
 800138c:	bf00      	nop
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	5000413c 	.word	0x5000413c

0800139c <XMC_SCU_PARITY_GetStatus>:

/* API to determine if the specified parity error has occured or not */
uint32_t XMC_SCU_PARITY_GetStatus(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return (SCU_PARITY->PEFLAG);
 80013a0:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <XMC_SCU_PARITY_GetStatus+0x14>)
 80013a2:	695b      	ldr	r3, [r3, #20]
} 
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	5000413c 	.word	0x5000413c

080013b4 <XMC_SCU_PARITY_Enable>:

/* API to enable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Enable(const uint32_t memory)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEEN |= (uint32_t)memory; 
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <XMC_SCU_PARITY_Enable+0x20>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	4904      	ldr	r1, [pc, #16]	; (80013d4 <XMC_SCU_PARITY_Enable+0x20>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	600b      	str	r3, [r1, #0]
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	5000413c 	.word	0x5000413c

080013d8 <XMC_SCU_PARITY_Disable>:

/* API to disable parity error checking for the selected on-chip RAM type */
void XMC_SCU_PARITY_Disable(const uint32_t memory)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PEEN &= (uint32_t)~memory; 
 80013e0:	4b06      	ldr	r3, [pc, #24]	; (80013fc <XMC_SCU_PARITY_Disable+0x24>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	43db      	mvns	r3, r3
 80013e8:	4904      	ldr	r1, [pc, #16]	; (80013fc <XMC_SCU_PARITY_Disable+0x24>)
 80013ea:	4013      	ands	r3, r2
 80013ec:	600b      	str	r3, [r1, #0]
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	5000413c 	.word	0x5000413c

08001400 <XMC_SCU_PARITY_EnableTrapGeneration>:

/* API to enable trap assertion for the parity error source */
void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PETE |= (uint32_t)memory; 
 8001408:	4b05      	ldr	r3, [pc, #20]	; (8001420 <XMC_SCU_PARITY_EnableTrapGeneration+0x20>)
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	4904      	ldr	r1, [pc, #16]	; (8001420 <XMC_SCU_PARITY_EnableTrapGeneration+0x20>)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	4313      	orrs	r3, r2
 8001412:	608b      	str	r3, [r1, #8]
}
 8001414:	bf00      	nop
 8001416:	370c      	adds	r7, #12
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	5000413c 	.word	0x5000413c

08001424 <XMC_SCU_PARITY_DisableTrapGeneration>:

/* API to disable the assertion of trap for the parity error source */
void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  SCU_PARITY->PETE &= (uint32_t)~memory; 
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <XMC_SCU_PARITY_DisableTrapGeneration+0x24>)
 800142e:	689a      	ldr	r2, [r3, #8]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	43db      	mvns	r3, r3
 8001434:	4904      	ldr	r1, [pc, #16]	; (8001448 <XMC_SCU_PARITY_DisableTrapGeneration+0x24>)
 8001436:	4013      	ands	r3, r2
 8001438:	608b      	str	r3, [r1, #8]
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	5000413c 	.word	0x5000413c

0800144c <XMC_SCU_INTERRUPT_EnableNmiRequest>:

/* Enables a NMI source */
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN |= (uint32_t)request;
 8001454:	4b05      	ldr	r3, [pc, #20]	; (800146c <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 8001456:	695a      	ldr	r2, [r3, #20]
 8001458:	4904      	ldr	r1, [pc, #16]	; (800146c <XMC_SCU_INTERRUPT_EnableNmiRequest+0x20>)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4313      	orrs	r3, r2
 800145e:	614b      	str	r3, [r1, #20]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	50004074 	.word	0x50004074

08001470 <XMC_SCU_INTERRUPT_DisableNmiRequest>:

/* Disables a NMI source */
void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  SCU_INTERRUPT->NMIREQEN &= (uint32_t)~request;
 8001478:	4b06      	ldr	r3, [pc, #24]	; (8001494 <XMC_SCU_INTERRUPT_DisableNmiRequest+0x24>)
 800147a:	695a      	ldr	r2, [r3, #20]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	43db      	mvns	r3, r3
 8001480:	4904      	ldr	r1, [pc, #16]	; (8001494 <XMC_SCU_INTERRUPT_DisableNmiRequest+0x24>)
 8001482:	4013      	ands	r3, r2
 8001484:	614b      	str	r3, [r1, #20]
}
 8001486:	bf00      	nop
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	50004074 	.word	0x50004074

08001498 <XMC_SCU_RESET_AssertPeripheralReset>:

/* API to manually assert a reset request */
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	0f1b      	lsrs	r3, r3, #28
 80014a4:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80014ac:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	4613      	mov	r3, r2
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	4413      	add	r3, r2
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	461a      	mov	r2, r3
 80014ba:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <XMC_SCU_RESET_AssertPeripheralReset+0x38>)
 80014bc:	4413      	add	r3, r2
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	601a      	str	r2, [r3, #0]
}
 80014c2:	bf00      	nop
 80014c4:	3714      	adds	r7, #20
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	50004410 	.word	0x50004410

080014d4 <XMC_SCU_RESET_DeassertPeripheralReset>:

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	0f1b      	lsrs	r3, r3, #28
 80014e0:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80014e8:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 80014ea:	68fa      	ldr	r2, [r7, #12]
 80014ec:	4613      	mov	r3, r2
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4413      	add	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	461a      	mov	r2, r3
 80014f6:	4b05      	ldr	r3, [pc, #20]	; (800150c <XMC_SCU_RESET_DeassertPeripheralReset+0x38>)
 80014f8:	4413      	add	r3, r2
 80014fa:	68ba      	ldr	r2, [r7, #8]
 80014fc:	601a      	str	r2, [r3, #0]
}
 80014fe:	bf00      	nop
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	50004414 	.word	0x50004414

08001510 <XMC_SCU_RESET_IsPeripheralResetAsserted>:

/* Find out if the peripheral reset is asserted */
bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8001510:	b480      	push	{r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	0f1b      	lsrs	r3, r3, #28
 800151c:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001524:	60bb      	str	r3, [r7, #8]

  return ((*(uint32_t *)(&(SCU_RESET->PRSTAT0) + (index * 3U)) & mask) != 0U);
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	4613      	mov	r3, r2
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	4413      	add	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	461a      	mov	r2, r3
 8001532:	4b08      	ldr	r3, [pc, #32]	; (8001554 <XMC_SCU_RESET_IsPeripheralResetAsserted+0x44>)
 8001534:	4413      	add	r3, r2
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	4013      	ands	r3, r2
 800153c:	2b00      	cmp	r3, #0
 800153e:	bf14      	ite	ne
 8001540:	2301      	movne	r3, #1
 8001542:	2300      	moveq	r3, #0
 8001544:	b2db      	uxtb	r3, r3
}
 8001546:	4618      	mov	r0, r3
 8001548:	3714      	adds	r7, #20
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	5000440c 	.word	0x5000440c

08001558 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>:

/*
 * API to retrieve frequency of System PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;
  uint32_t p_div;
  uint32_t n_div;
  uint32_t k2_div;

  clock_frequency = XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency();
 800155e:	f000 f839 	bl	80015d4 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>
 8001562:	60f8      	str	r0, [r7, #12]
  if(SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk)
 8001564:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0301 	and.w	r3, r3, #1
 800156c:	2b00      	cmp	r3, #0
 800156e:	d009      	beq.n	8001584 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x2c>
  {
    /* Prescalar mode - fOSC is the parent*/
    clock_frequency = (uint32_t)(clock_frequency / 
                      ((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1UL));
 8001570:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001578:	3301      	adds	r3, #1
    clock_frequency = (uint32_t)(clock_frequency / 
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001580:	60fb      	str	r3, [r7, #12]
 8001582:	e01f      	b.n	80015c4 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x6c>
  }
  else
  {
    p_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1UL);
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	0e1b      	lsrs	r3, r3, #24
 800158a:	f003 030f 	and.w	r3, r3, #15
 800158e:	3301      	adds	r3, #1
 8001590:	60bb      	str	r3, [r7, #8]
    n_div  = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1UL);
 8001592:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	0a1b      	lsrs	r3, r3, #8
 8001598:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800159c:	3301      	adds	r3, #1
 800159e:	607b      	str	r3, [r7, #4]
    k2_div = (uint32_t)((((SCU_PLL->PLLCON1) & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1UL);
 80015a0:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <XMC_SCU_CLOCK_GetSystemPllClockFrequency+0x78>)
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	0c1b      	lsrs	r3, r3, #16
 80015a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015aa:	3301      	adds	r3, #1
 80015ac:	603b      	str	r3, [r7, #0]
       
    clock_frequency = (clock_frequency * n_div) / (p_div * k2_div);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	687a      	ldr	r2, [r7, #4]
 80015b2:	fb03 f202 	mul.w	r2, r3, r2
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	6839      	ldr	r1, [r7, #0]
 80015ba:	fb01 f303 	mul.w	r3, r1, r3
 80015be:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c2:	60fb      	str	r3, [r7, #12]
  }

  return (clock_frequency);
 80015c4:	68fb      	ldr	r3, [r7, #12]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3710      	adds	r7, #16
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	50004710 	.word	0x50004710

080015d4 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency>:

/**
 * API to retrieve frequency of System PLL VCO input clock
 */
uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;

  /* Prescalar mode - fOSC is the parent*/
  if((SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk) == (uint32_t)XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 80015da:	4b08      	ldr	r3, [pc, #32]	; (80015fc <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x28>)
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d103      	bne.n	80015ee <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x1a>
  {
    clock_frequency = OSCHP_GetFrequency();
 80015e6:	f001 f9dd 	bl	80029a4 <OSCHP_GetFrequency>
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	e001      	b.n	80015f2 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x1e>
  }
  else
  {
    clock_frequency = OFI_FREQUENCY;
 80015ee:	4b04      	ldr	r3, [pc, #16]	; (8001600 <XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency+0x2c>)
 80015f0:	607b      	str	r3, [r7, #4]
  }
  
  return (clock_frequency);
 80015f2:	687b      	ldr	r3, [r7, #4]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	50004710 	.word	0x50004710
 8001600:	016e3600 	.word	0x016e3600

08001604 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>:

/*
 * API to retrieve frequency of USB PLL output clock
 */
uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
  uint32_t clock_frequency;
  uint32_t n_div;
  uint32_t p_div;
  
  clock_frequency = OSCHP_GetFrequency();
 800160a:	f001 f9cb 	bl	80029a4 <OSCHP_GetFrequency>
 800160e:	60f8      	str	r0, [r7, #12]
  if((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOBYST_Msk) == 0U)
 8001610:	4b10      	ldr	r3, [pc, #64]	; (8001654 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 8001612:	691b      	ldr	r3, [r3, #16]
 8001614:	f003 0301 	and.w	r3, r3, #1
 8001618:	2b00      	cmp	r3, #0
 800161a:	d116      	bne.n	800164a <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x46>
  {
    /* Normal mode - fVCO is the parent*/
    n_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_NDIV_Msk) >> SCU_PLL_USBPLLCON_NDIV_Pos) + 1UL);
 800161c:	4b0d      	ldr	r3, [pc, #52]	; (8001654 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 800161e:	695b      	ldr	r3, [r3, #20]
 8001620:	0a1b      	lsrs	r3, r3, #8
 8001622:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001626:	3301      	adds	r3, #1
 8001628:	60bb      	str	r3, [r7, #8]
    p_div = (uint32_t)((((SCU_PLL->USBPLLCON) & SCU_PLL_USBPLLCON_PDIV_Msk) >> SCU_PLL_USBPLLCON_PDIV_Pos) + 1UL);
 800162a:	4b0a      	ldr	r3, [pc, #40]	; (8001654 <XMC_SCU_CLOCK_GetUsbPllClockFrequency+0x50>)
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	0e1b      	lsrs	r3, r3, #24
 8001630:	f003 030f 	and.w	r3, r3, #15
 8001634:	3301      	adds	r3, #1
 8001636:	607b      	str	r3, [r7, #4]
    clock_frequency = (uint32_t)((clock_frequency * n_div)/ (uint32_t)(p_div * 2UL));
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	68ba      	ldr	r2, [r7, #8]
 800163c:	fb03 f202 	mul.w	r2, r3, r2
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	fbb2 f3f3 	udiv	r3, r2, r3
 8001648:	60fb      	str	r3, [r7, #12]
  }
  return (clock_frequency);
 800164a:	68fb      	ldr	r3, [r7, #12]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	50004710 	.word	0x50004710

08001658 <XMC_SCU_CLOCK_GetCcuClockFrequency>:

/*
 * API to retrieve frequency of CCU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 800165e:	2300      	movs	r3, #0
 8001660:	607b      	str	r3, [r7, #4]
  frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 8001662:	f7ff fb9b 	bl	8000d9c <XMC_SCU_CLOCK_GetSystemClockFrequency>
 8001666:	6078      	str	r0, [r7, #4]
  
  return (uint32_t)(frequency >> ((uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >>
 8001668:	4b05      	ldr	r3, [pc, #20]	; (8001680 <XMC_SCU_CLOCK_GetCcuClockFrequency+0x28>)
 800166a:	6a1b      	ldr	r3, [r3, #32]
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	fa22 f303 	lsr.w	r3, r2, r3
                                              SCU_CLK_CCUCLKCR_CCUDIV_Pos)));
}
 8001676:	4618      	mov	r0, r3
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	50004600 	.word	0x50004600

08001684 <XMC_SCU_CLOCK_GetUsbClockFrequency>:

/*
 * API to retrieve USB and SDMMC clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 800168a:	2300      	movs	r3, #0
 800168c:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_USBCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetUsbClockSource();
 800168e:	f7ff fb59 	bl	8000d44 <XMC_SCU_CLOCK_GetUsbClockSource>
 8001692:	6038      	str	r0, [r7, #0]

  if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_SYSPLL)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800169a:	d103      	bne.n	80016a4 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x20>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 800169c:	f7ff ff5c 	bl	8001558 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 80016a0:	6078      	str	r0, [r7, #4]
 80016a2:	e005      	b.n	80016b0 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x2c>
  }
  else if (clksrc == XMC_SCU_CLOCK_USBCLKSRC_USBPLL)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d102      	bne.n	80016b0 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x2c>
  {
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 80016aa:	f7ff ffab 	bl	8001604 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
 80016ae:	6078      	str	r0, [r7, #4]
  }
  else
  {
  }

  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <XMC_SCU_CLOCK_GetUsbClockFrequency+0x44>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	f003 0307 	and.w	r3, r3, #7
                                   SCU_CLK_USBCLKCR_USBDIV_Pos) + 1UL));
 80016b8:	3301      	adds	r3, #1
  return (uint32_t)(frequency / (((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >>
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	50004600 	.word	0x50004600

080016cc <XMC_SCU_CLOCK_GetEbuClockFrequency>:
#if defined(EBU)
/*
 * API to retrieve EBU clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
  uint32_t frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 80016d2:	f7ff ff41 	bl	8001558 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 80016d6:	6078      	str	r0, [r7, #4]
  
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 80016d8:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <XMC_SCU_CLOCK_GetEbuClockFrequency+0x24>)
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
                                   SCU_CLK_EBUCLKCR_EBUDIV_Pos) + 1UL)));
 80016e0:	3301      	adds	r3, #1
  return (uint32_t)((frequency /(((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >>
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	50004600 	.word	0x50004600

080016f4 <XMC_SCU_CLOCK_GetWdtClockFrequency>:

/*
 * API to retrieve WDT clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_WDTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetWdtClockSource();
 80016fe:	f7ff fb2f 	bl	8000d60 <XMC_SCU_CLOCK_GetWdtClockSource>
 8001702:	6038      	str	r0, [r7, #0]

  if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_PLL)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800170a:	d103      	bne.n	8001714 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x20>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 800170c:	f7ff ff24 	bl	8001558 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	e00c      	b.n	800172e <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_OFI)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d102      	bne.n	8001720 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x2c>
  {
    frequency = OFI_FREQUENCY;
 800171a:	4b0a      	ldr	r3, [pc, #40]	; (8001744 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x50>)
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	e006      	b.n	800172e <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  }
  else if (clksrc == XMC_SCU_CLOCK_WDTCLKSRC_STDBY)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001726:	d102      	bne.n	800172e <XMC_SCU_CLOCK_GetWdtClockFrequency+0x3a>
  {
    frequency = OSI_FREQUENCY;
 8001728:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800172c:	607b      	str	r3, [r7, #4]
  else
  {

  }

  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 800172e:	4b06      	ldr	r3, [pc, #24]	; (8001748 <XMC_SCU_CLOCK_GetWdtClockFrequency+0x54>)
 8001730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001732:	b2db      	uxtb	r3, r3
                                    SCU_CLK_WDTCLKCR_WDTDIV_Pos) + 1UL)));
 8001734:	3301      	adds	r3, #1
  return (uint32_t)((frequency / (((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >>
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800173c:	4618      	mov	r0, r3
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	016e3600 	.word	0x016e3600
 8001748:	50004600 	.word	0x50004600

0800174c <XMC_SCU_CLOCK_GetExternalOutputClockFrequency>:
/**
 * @brief API to retrieve EXTERNAL-OUT clock frequency
 * @retval Clock frequency
 */
uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
  uint32_t frequency = 0UL;
 8001752:	2300      	movs	r3, #0
 8001754:	607b      	str	r3, [r7, #4]
  XMC_SCU_CLOCK_EXTOUTCLKSRC_t clksrc;

  clksrc = XMC_SCU_CLOCK_GetExternalOutputClockSource();
 8001756:	f7ff fb11 	bl	8000d7c <XMC_SCU_CLOCK_GetExternalOutputClockSource>
 800175a:	4603      	mov	r3, r0
 800175c:	70fb      	strb	r3, [r7, #3]

  if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL)
 800175e:	78fb      	ldrb	r3, [r7, #3]
 8001760:	2b03      	cmp	r3, #3
 8001762:	d10d      	bne.n	8001780 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x34>
  {
    frequency = XMC_SCU_CLOCK_GetSystemPllClockFrequency();
 8001764:	f7ff fef8 	bl	8001558 <XMC_SCU_CLOCK_GetSystemPllClockFrequency>
 8001768:	6078      	str	r0, [r7, #4]
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x6c>)
 800176c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800176e:	0c1b      	lsrs	r3, r3, #16
 8001770:	f3c3 0308 	ubfx	r3, r3, #0, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 8001774:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	fbb2 f3f3 	udiv	r3, r2, r3
 800177c:	607b      	str	r3, [r7, #4]
 800177e:	e016      	b.n	80017ae <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS)
 8001780:	78fb      	ldrb	r3, [r7, #3]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d103      	bne.n	800178e <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x42>
  {
    frequency = XMC_SCU_CLOCK_GetSystemClockFrequency();
 8001786:	f7ff fb09 	bl	8000d9c <XMC_SCU_CLOCK_GetSystemClockFrequency>
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	e00f      	b.n	80017ae <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  }
  else if (clksrc == XMC_SCU_CLOCK_EXTOUTCLKSRC_USB)
 800178e:	78fb      	ldrb	r3, [r7, #3]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d10c      	bne.n	80017ae <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x62>
  {
    frequency = XMC_SCU_CLOCK_GetUsbPllClockFrequency();
 8001794:	f7ff ff36 	bl	8001604 <XMC_SCU_CLOCK_GetUsbPllClockFrequency>
 8001798:	6078      	str	r0, [r7, #4]
    
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <XMC_SCU_CLOCK_GetExternalOutputClockFrequency+0x6c>)
 800179c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800179e:	0c1b      	lsrs	r3, r3, #16
 80017a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
                 SCU_CLK_EXTCLKCR_ECKDIV_Pos)+ 1UL)));
 80017a4:	3301      	adds	r3, #1
    frequency = (uint32_t)((frequency / ((((SCU_CLK->EXTCLKCR) & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >>
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017ac:	607b      	str	r3, [r7, #4]
  else
  {

  }

  return (frequency);
 80017ae:	687b      	ldr	r3, [r7, #4]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	50004600 	.word	0x50004600

080017bc <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80017c0:	f7ff fb00 	bl	8000dc4 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 80017c4:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 80017c6:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 80017c8:	695b      	ldr	r3, [r3, #20]
 80017ca:	f003 0301 	and.w	r3, r3, #1
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 80017ce:	fa22 f303 	lsr.w	r3, r2, r3
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	50004600 	.word	0x50004600

080017dc <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80017ec:	4904      	ldr	r1, [pc, #16]	; (8001800 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	50004600 	.word	0x50004600

08001804 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 800180c:	4b06      	ldr	r3, [pc, #24]	; (8001828 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8001814:	4904      	ldr	r1, [pc, #16]	; (8001828 <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4313      	orrs	r3, r2
 800181a:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr
 8001828:	50004600 	.word	0x50004600

0800182c <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 8001836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001838:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800183c:	4904      	ldr	r1, [pc, #16]	; (8001850 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4313      	orrs	r3, r2
 8001842:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	50004600 	.word	0x50004600

08001854 <XMC_SCU_CLOCK_SetExternalOutputClockSource>:

/* API to select fEXT */
void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t source)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 800185e:	4b07      	ldr	r3, [pc, #28]	; (800187c <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x28>)
 8001860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001862:	f023 0203 	bic.w	r2, r3, #3
                      ((uint32_t)source);
 8001866:	79fb      	ldrb	r3, [r7, #7]
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKSEL_Msk)) |
 8001868:	4904      	ldr	r1, [pc, #16]	; (800187c <XMC_SCU_CLOCK_SetExternalOutputClockSource+0x28>)
 800186a:	4313      	orrs	r3, r2
 800186c:	628b      	str	r3, [r1, #40]	; 0x28
}
 800186e:	bf00      	nop
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	50004600 	.word	0x50004600

08001880 <XMC_SCU_CLOCK_SetSystemPllClockSource>:

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 800188a:	88fb      	ldrh	r3, [r7, #6]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d108      	bne.n	80018a2 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8001890:	4b0b      	ldr	r3, [pc, #44]	; (80018c0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	4a0a      	ldr	r2, [pc, #40]	; (80018c0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 8001896:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800189a:	f023 0301 	bic.w	r3, r3, #1
 800189e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
  }
}
 80018a0:	e007      	b.n	80018b2 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	4a06      	ldr	r2, [pc, #24]	; (80018c0 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x40>)
 80018a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	60d3      	str	r3, [r2, #12]
}
 80018b2:	bf00      	nop
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	50004710 	.word	0x50004710

080018c4 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 80018ce:	bf00      	nop
 80018d0:	4b0a      	ldr	r3, [pc, #40]	; (80018fc <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 80018d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d1f8      	bne.n	80018d0 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80018de:	4b08      	ldr	r3, [pc, #32]	; (8001900 <XMC_SCU_HIB_SetRtcClockSource+0x3c>)
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 80018e6:	79fb      	ldrb	r3, [r7, #7]
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 80018e8:	4905      	ldr	r1, [pc, #20]	; (8001900 <XMC_SCU_HIB_SetRtcClockSource+0x3c>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	60cb      	str	r3, [r1, #12]
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	50004000 	.word	0x50004000
 8001900:	50004300 	.word	0x50004300

08001904 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800190e:	bf00      	nop
 8001910:	4b0a      	ldr	r3, [pc, #40]	; (800193c <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 8001912:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b00      	cmp	r3, #0
 800191c:	d1f8      	bne.n	8001910 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 800191e:	4b08      	ldr	r3, [pc, #32]	; (8001940 <XMC_SCU_HIB_SetStandbyClockSource+0x3c>)
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 8001926:	79fb      	ldrb	r3, [r7, #7]
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 8001928:	4905      	ldr	r1, [pc, #20]	; (8001940 <XMC_SCU_HIB_SetStandbyClockSource+0x3c>)
 800192a:	4313      	orrs	r3, r2
 800192c:	60cb      	str	r3, [r1, #12]
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	50004000 	.word	0x50004000
 8001940:	50004300 	.word	0x50004300

08001944 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 800194c:	4b07      	ldr	r3, [pc, #28]	; (800196c <XMC_SCU_CLOCK_SetSystemClockDivider+0x28>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	3b01      	subs	r3, #1
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 8001958:	4904      	ldr	r1, [pc, #16]	; (800196c <XMC_SCU_CLOCK_SetSystemClockDivider+0x28>)
 800195a:	4313      	orrs	r3, r2
 800195c:	60cb      	str	r3, [r1, #12]
}
 800195e:	bf00      	nop
 8001960:	370c      	adds	r7, #12
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	50004600 	.word	0x50004600

08001970 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8001978:	4b07      	ldr	r3, [pc, #28]	; (8001998 <XMC_SCU_CLOCK_SetCcuClockDivider+0x28>)
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3b01      	subs	r3, #1
  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8001984:	4904      	ldr	r1, [pc, #16]	; (8001998 <XMC_SCU_CLOCK_SetCcuClockDivider+0x28>)
 8001986:	4313      	orrs	r3, r2
 8001988:	620b      	str	r3, [r1, #32]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	50004600 	.word	0x50004600

0800199c <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80019a4:	4b07      	ldr	r3, [pc, #28]	; (80019c4 <XMC_SCU_CLOCK_SetCpuClockDivider+0x28>)
 80019a6:	691b      	ldr	r3, [r3, #16]
 80019a8:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	3b01      	subs	r3, #1
  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 80019b0:	4904      	ldr	r1, [pc, #16]	; (80019c4 <XMC_SCU_CLOCK_SetCpuClockDivider+0x28>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	610b      	str	r3, [r1, #16]
}
 80019b6:	bf00      	nop
 80019b8:	370c      	adds	r7, #12
 80019ba:	46bd      	mov	sp, r7
 80019bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c0:	4770      	bx	lr
 80019c2:	bf00      	nop
 80019c4:	50004600 	.word	0x50004600

080019c8 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80019d0:	4b07      	ldr	r3, [pc, #28]	; (80019f0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x28>)
 80019d2:	695b      	ldr	r3, [r3, #20]
 80019d4:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 80019dc:	4904      	ldr	r1, [pc, #16]	; (80019f0 <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x28>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	614b      	str	r3, [r1, #20]
}
 80019e2:	bf00      	nop
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
 80019ee:	bf00      	nop
 80019f0:	50004600 	.word	0x50004600

080019f4 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 80019fc:	4b07      	ldr	r3, [pc, #28]	; (8001a1c <XMC_SCU_CLOCK_SetUsbClockDivider+0x28>)
 80019fe:	699b      	ldr	r3, [r3, #24]
 8001a00:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3b01      	subs	r3, #1
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8001a08:	4904      	ldr	r1, [pc, #16]	; (8001a1c <XMC_SCU_CLOCK_SetUsbClockDivider+0x28>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	618b      	str	r3, [r1, #24]
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	50004600 	.word	0x50004600

08001a20 <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8001a28:	4b07      	ldr	r3, [pc, #28]	; (8001a48 <XMC_SCU_CLOCK_SetEbuClockDivider+0x28>)
 8001a2a:	69db      	ldr	r3, [r3, #28]
 8001a2c:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 8001a34:	4904      	ldr	r1, [pc, #16]	; (8001a48 <XMC_SCU_CLOCK_SetEbuClockDivider+0x28>)
 8001a36:	4313      	orrs	r3, r2
 8001a38:	61cb      	str	r3, [r1, #28]
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	50004600 	.word	0x50004600

08001a4c <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b083      	sub	sp, #12
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8001a54:	4b07      	ldr	r3, [pc, #28]	; (8001a74 <XMC_SCU_CLOCK_SetWdtClockDivider+0x28>)
 8001a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a58:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3b01      	subs	r3, #1
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 8001a60:	4904      	ldr	r1, [pc, #16]	; (8001a74 <XMC_SCU_CLOCK_SetWdtClockDivider+0x28>)
 8001a62:	4313      	orrs	r3, r2
 8001a64:	624b      	str	r3, [r1, #36]	; 0x24
}
 8001a66:	bf00      	nop
 8001a68:	370c      	adds	r7, #12
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	50004600 	.word	0x50004600

08001a78 <XMC_SCU_CLOCK_SetExternalOutputClockDivider>:

/* API to program the divider placed between fext and its parent */
void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t divider)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetExternalOutputClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EXTCLKCR_ECKDIV_Msk + 1UL) ) );

  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 8001a80:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x2c>)
 8001a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a84:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001a88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EXTCLKCR_ECKDIV_Pos);
 8001a8c:	687a      	ldr	r2, [r7, #4]
 8001a8e:	3a01      	subs	r2, #1
 8001a90:	0412      	lsls	r2, r2, #16
  SCU_CLK->EXTCLKCR = (SCU_CLK->EXTCLKCR & ((uint32_t)~SCU_CLK_EXTCLKCR_ECKDIV_Msk)) |
 8001a92:	4904      	ldr	r1, [pc, #16]	; (8001aa4 <XMC_SCU_CLOCK_SetExternalOutputClockDivider+0x2c>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	628b      	str	r3, [r1, #40]	; 0x28
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	50004600 	.word	0x50004600

08001aa8 <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	4603      	mov	r3, r0
 8001ab0:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 8001ab2:	4a04      	ldr	r2, [pc, #16]	; (8001ac4 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	6053      	str	r3, [r2, #4]
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	50004600 	.word	0x50004600

08001ac8 <XMC_SCU_CLOCK_DisableClock>:

/* API to disable a given module clock */
void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	4603      	mov	r3, r0
 8001ad0:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKCLR = ((uint32_t)clock);
 8001ad2:	4a04      	ldr	r2, [pc, #16]	; (8001ae4 <XMC_SCU_CLOCK_DisableClock+0x1c>)
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	6093      	str	r3, [r2, #8]
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	50004600 	.word	0x50004600

08001ae8 <XMC_SCU_CLOCK_IsClockEnabled>:

/* API to determine if module clock of the given peripheral is enabled */
bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	71fb      	strb	r3, [r7, #7]
  return (bool)(SCU_CLK->CLKSTAT & ((uint32_t)clock));
 8001af2:	4b07      	ldr	r3, [pc, #28]	; (8001b10 <XMC_SCU_CLOCK_IsClockEnabled+0x28>)
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	79fb      	ldrb	r3, [r7, #7]
 8001af8:	4013      	ands	r3, r2
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	bf14      	ite	ne
 8001afe:	2301      	movne	r3, #1
 8001b00:	2300      	moveq	r3, #0
 8001b02:	b2db      	uxtb	r3, r3
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	50004600 	.word	0x50004600

08001b14 <XMC_SCU_POWER_GetEVR13Voltage>:
  return ((*(uint32_t *)(&(SCU_CLK->CGATSTAT0) + (index * 3U)) & mask) != 0U);
}
#endif

float XMC_SCU_POWER_GetEVR13Voltage(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return (SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC13V_Msk) * XMC_SCU_POWER_LSB13V;
 8001b18:	4b08      	ldr	r3, [pc, #32]	; (8001b3c <XMC_SCU_POWER_GetEVR13Voltage+0x28>)
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	ee07 3a90 	vmov	s15, r3
 8001b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b26:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001b40 <XMC_SCU_POWER_GetEVR13Voltage+0x2c>
 8001b2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b2e:	ee17 3a90 	vmov	r3, s15
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	46bd      	mov	sp, r7
 8001b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3a:	4770      	bx	lr
 8001b3c:	50004200 	.word	0x50004200
 8001b40:	3bbe0ded 	.word	0x3bbe0ded

08001b44 <XMC_SCU_POWER_GetEVR33Voltage>:

float XMC_SCU_POWER_GetEVR33Voltage(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return ((SCU_POWER->EVRVADCSTAT & SCU_POWER_EVRVADCSTAT_VADC33V_Msk) >> SCU_POWER_EVRVADCSTAT_VADC33V_Pos) * XMC_SCU_POWER_LSB33V;
 8001b48:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <XMC_SCU_POWER_GetEVR33Voltage+0x2c>)
 8001b4a:	695b      	ldr	r3, [r3, #20]
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	ee07 3a90 	vmov	s15, r3
 8001b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b58:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001b74 <XMC_SCU_POWER_GetEVR33Voltage+0x30>
 8001b5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b60:	ee17 3a90 	vmov	r3, s15
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	50004200 	.word	0x50004200
 8001b74:	3cb851ec 	.word	0x3cb851ec

08001b78 <XMC_SCU_CLOCK_EnableUsbPll>:

/* API to enable USB PLL for USB clock */
void XMC_SCU_CLOCK_EnableUsbPll(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON &= (uint32_t)~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8001b7c:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <XMC_SCU_CLOCK_EnableUsbPll+0x20>)
 8001b7e:	695b      	ldr	r3, [r3, #20]
 8001b80:	4a05      	ldr	r2, [pc, #20]	; (8001b98 <XMC_SCU_CLOCK_EnableUsbPll+0x20>)
 8001b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b86:	f023 0302 	bic.w	r3, r3, #2
 8001b8a:	6153      	str	r3, [r2, #20]
}
 8001b8c:	bf00      	nop
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	50004710 	.word	0x50004710

08001b9c <XMC_SCU_CLOCK_DisableUsbPll>:

/* API to disable USB PLL for USB clock */
void XMC_SCU_CLOCK_DisableUsbPll(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 8001ba0:	4b06      	ldr	r3, [pc, #24]	; (8001bbc <XMC_SCU_CLOCK_DisableUsbPll+0x20>)
 8001ba2:	695b      	ldr	r3, [r3, #20]
 8001ba4:	4a05      	ldr	r2, [pc, #20]	; (8001bbc <XMC_SCU_CLOCK_DisableUsbPll+0x20>)
 8001ba6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001baa:	f043 0302 	orr.w	r3, r3, #2
 8001bae:	6153      	str	r3, [r2, #20]
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	50004710 	.word	0x50004710

08001bc0 <XMC_SCU_CLOCK_StartUsbPll>:

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8001bca:	4b1a      	ldr	r3, [pc, #104]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001bcc:	695b      	ldr	r3, [r3, #20]
 8001bce:	4a19      	ldr	r2, [pc, #100]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001bd0:	f043 0301 	orr.w	r3, r3, #1
 8001bd4:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 8001bd6:	4b17      	ldr	r3, [pc, #92]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001bd8:	695b      	ldr	r3, [r3, #20]
 8001bda:	4a16      	ldr	r2, [pc, #88]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001bdc:	f043 0310 	orr.w	r3, r3, #16
 8001be0:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	3b01      	subs	r3, #1
 8001be6:	021a      	lsls	r2, r3, #8
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	061b      	lsls	r3, r3, #24
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8001bee:	4911      	ldr	r1, [pc, #68]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	614b      	str	r3, [r1, #20]

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 8001bf4:	4b0f      	ldr	r3, [pc, #60]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001bf6:	695b      	ldr	r3, [r3, #20]
 8001bf8:	4a0e      	ldr	r2, [pc, #56]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001bfe:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8001c00:	4b0c      	ldr	r3, [pc, #48]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001c02:	695b      	ldr	r3, [r3, #20]
 8001c04:	4a0b      	ldr	r2, [pc, #44]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001c06:	f023 0310 	bic.w	r3, r3, #16
 8001c0a:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8001c0c:	4b09      	ldr	r3, [pc, #36]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	4a08      	ldr	r2, [pc, #32]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001c12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c16:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8001c18:	bf00      	nop
 8001c1a:	4b06      	ldr	r3, [pc, #24]	; (8001c34 <XMC_SCU_CLOCK_StartUsbPll+0x74>)
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	f003 0304 	and.w	r3, r3, #4
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d0f9      	beq.n	8001c1a <XMC_SCU_CLOCK_StartUsbPll+0x5a>
  {
    /* wait for PLL Lock */
  }

}
 8001c26:	bf00      	nop
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	50004710 	.word	0x50004710

08001c38 <XMC_SCU_CLOCK_StopUsbPll>:

/* API to disable USB PLL operation */
void XMC_SCU_CLOCK_StopUsbPll(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  SCU_PLL->USBPLLCON = (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk |
 8001c3c:	4b03      	ldr	r3, [pc, #12]	; (8001c4c <XMC_SCU_CLOCK_StopUsbPll+0x14>)
 8001c3e:	4a04      	ldr	r2, [pc, #16]	; (8001c50 <XMC_SCU_CLOCK_StopUsbPll+0x18>)
 8001c40:	615a      	str	r2, [r3, #20]
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}
 8001c42:	bf00      	nop
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	50004710 	.word	0x50004710
 8001c50:	00010003 	.word	0x00010003

08001c54 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	4a0e      	ldr	r2, [pc, #56]	; (8001c9c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8001c64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001c68:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8001c6a:	79fb      	ldrb	r3, [r7, #7]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d10e      	bne.n	8001c8e <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8001c70:	4b0a      	ldr	r3, [pc, #40]	; (8001c9c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	4a09      	ldr	r2, [pc, #36]	; (8001c9c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8001c76:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001c7a:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 8001c7c:	2064      	movs	r0, #100	; 0x64
 8001c7e:	f7ff f8b9 	bl	8000df4 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8001c88:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001c8c:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 8001c8e:	2064      	movs	r0, #100	; 0x64
 8001c90:	f7ff f8b0 	bl	8000df4 <XMC_SCU_lDelay>
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	50004710 	.word	0x50004710

08001ca0 <XMC_SCU_POWER_EnableUsb>:



/* API to enable USB Phy and comparator */
void XMC_SCU_POWER_EnableUsb(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRSET = (uint32_t)(SCU_POWER_PWRSET_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8001ca4:	4b04      	ldr	r3, [pc, #16]	; (8001cb8 <XMC_SCU_POWER_EnableUsb+0x18>)
 8001ca6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001caa:	605a      	str	r2, [r3, #4]
#else
  SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_USBPHYPDQ_Msk;
#endif
}
 8001cac:	bf00      	nop
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	50004200 	.word	0x50004200

08001cbc <XMC_SCU_POWER_DisableUsb>:

/* API to power down USB Phy and comparator */
void XMC_SCU_POWER_DisableUsb(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
#if defined(USB_OTG_SUPPORTED)
  SCU_POWER->PWRCLR = (uint32_t)(SCU_POWER_PWRCLR_USBOTGEN_Msk | SCU_POWER_PWRSET_USBPHYPDQ_Msk);
 8001cc0:	4b04      	ldr	r3, [pc, #16]	; (8001cd4 <XMC_SCU_POWER_DisableUsb+0x18>)
 8001cc2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001cc6:	609a      	str	r2, [r3, #8]
#else
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_USBPHYPDQ_Msk;
#endif    
}
 8001cc8:	bf00      	nop
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	50004200 	.word	0x50004200

08001cd8 <XMC_SCU_CLOCK_IsUsbPllLocked>:

/* API to check USB PLL is locked or not */
bool XMC_SCU_CLOCK_IsUsbPllLocked(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <XMC_SCU_CLOCK_IsUsbPllLocked+0x20>)
 8001cde:	691b      	ldr	r3, [r3, #16]
 8001ce0:	f003 0304 	and.w	r3, r3, #4
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	bf14      	ite	ne
 8001ce8:	2301      	movne	r3, #1
 8001cea:	2300      	moveq	r3, #0
 8001cec:	b2db      	uxtb	r3, r3
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr
 8001cf8:	50004710 	.word	0x50004710

08001cfc <XMC_SCU_HIB_EnableHibernateDomain>:

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8001d00:	4b12      	ldr	r3, [pc, #72]	; (8001d4c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d109      	bne.n	8001d20 <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8001d0e:	2201      	movs	r2, #1
 8001d10:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 8001d12:	bf00      	nop
 8001d14:	4b0d      	ldr	r3, [pc, #52]	; (8001d4c <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d0f9      	beq.n	8001d14 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 8001d20:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d00a      	beq.n	8001d42 <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 8001d2c:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8001d2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d32:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8001d34:	bf00      	nop
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f9      	bne.n	8001d36 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	50004200 	.word	0x50004200
 8001d50:	50004400 	.word	0x50004400

08001d54 <XMC_SCU_HIB_DisableHibernateDomain>:

/* API to power down the hibernation domain */
void XMC_SCU_HIB_DisableHibernateDomain(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* Disable hibernate domain */   
  SCU_POWER->PWRCLR = (uint32_t)SCU_POWER_PWRCLR_HIB_Msk;
 8001d58:	4b05      	ldr	r3, [pc, #20]	; (8001d70 <XMC_SCU_HIB_DisableHibernateDomain+0x1c>)
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	609a      	str	r2, [r3, #8]
  /* Reset of hibernate domain reset */  
  SCU_RESET->RSTSET = (uint32_t)SCU_RESET_RSTSET_HIBRS_Msk;
 8001d5e:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <XMC_SCU_HIB_DisableHibernateDomain+0x20>)
 8001d60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d64:	605a      	str	r2, [r3, #4]
}
 8001d66:	bf00      	nop
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr
 8001d70:	50004200 	.word	0x50004200
 8001d74:	50004400 	.word	0x50004400

08001d78 <XMC_SCU_HIB_IsHibernateDomainEnabled>:

/* API to check the hibernation domain is enabled or not */
bool XMC_SCU_HIB_IsHibernateDomainEnabled(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8001d7c:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <XMC_SCU_HIB_IsHibernateDomainEnabled+0x34>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d007      	beq.n	8001d98 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
          !(bool)(SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk));
 8001d88:	4b09      	ldr	r3, [pc, #36]	; (8001db0 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x38>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  return ((bool)(SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) && 
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <XMC_SCU_HIB_IsHibernateDomainEnabled+0x20>
 8001d94:	2301      	movs	r3, #1
 8001d96:	e000      	b.n	8001d9a <XMC_SCU_HIB_IsHibernateDomainEnabled+0x22>
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	b2db      	uxtb	r3, r3
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	50004200 	.word	0x50004200
 8001db0:	50004400 	.word	0x50004400

08001db4 <XMC_SCU_HIB_EnableInternalSlowClock>:

/* API to enable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_EnableInternalSlowClock(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 8001db8:	bf00      	nop
 8001dba:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <XMC_SCU_HIB_EnableInternalSlowClock+0x2c>)
 8001dbc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001dc0:	f003 0320 	and.w	r3, r3, #32
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1f8      	bne.n	8001dba <XMC_SCU_HIB_EnableInternalSlowClock+0x6>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL &= (uint32_t)~(SCU_HIBERNATE_OSCSICTRL_PWD_Msk);
 8001dc8:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <XMC_SCU_HIB_EnableInternalSlowClock+0x30>)
 8001dca:	695b      	ldr	r3, [r3, #20]
 8001dcc:	4a05      	ldr	r2, [pc, #20]	; (8001de4 <XMC_SCU_HIB_EnableInternalSlowClock+0x30>)
 8001dce:	f023 0301 	bic.w	r3, r3, #1
 8001dd2:	6153      	str	r3, [r2, #20]
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	50004000 	.word	0x50004000
 8001de4:	50004300 	.word	0x50004300

08001de8 <XMC_SCU_HIB_DisableInternalSlowClock>:

/* API to disable internal slow clock - fOSI (32.768kHz) in hibernate domain */
void XMC_SCU_HIB_DisableInternalSlowClock(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCSICTRL_Msk)
 8001dec:	bf00      	nop
 8001dee:	4b09      	ldr	r3, [pc, #36]	; (8001e14 <XMC_SCU_HIB_DisableInternalSlowClock+0x2c>)
 8001df0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001df4:	f003 0320 	and.w	r3, r3, #32
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1f8      	bne.n	8001dee <XMC_SCU_HIB_DisableInternalSlowClock+0x6>
  {
    /* Wait until OSCSICTRL register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->OSCSICTRL |= (uint32_t)SCU_HIBERNATE_OSCSICTRL_PWD_Msk;
 8001dfc:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <XMC_SCU_HIB_DisableInternalSlowClock+0x30>)
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	4a05      	ldr	r2, [pc, #20]	; (8001e18 <XMC_SCU_HIB_DisableInternalSlowClock+0x30>)
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	6153      	str	r3, [r2, #20]
}
 8001e08:	bf00      	nop
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	50004000 	.word	0x50004000
 8001e18:	50004300 	.word	0x50004300

08001e1c <XMC_SCU_HIB_ClearEventStatus>:

void XMC_SCU_HIB_ClearEventStatus(int32_t event)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 8001e24:	bf00      	nop
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <XMC_SCU_HIB_ClearEventStatus+0x2c>)
 8001e28:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d1f8      	bne.n	8001e26 <XMC_SCU_HIB_ClearEventStatus+0xa>
  {
    /* Wait until HDCLR register in hibernate domain is ready to accept a write */  
  }
  SCU_HIBERNATE->HDCLR = event;
 8001e34:	4a05      	ldr	r2, [pc, #20]	; (8001e4c <XMC_SCU_HIB_ClearEventStatus+0x30>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6053      	str	r3, [r2, #4]
}
 8001e3a:	bf00      	nop
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	50004000 	.word	0x50004000
 8001e4c:	50004300 	.word	0x50004300

08001e50 <XMC_SCU_HIB_TriggerEvent>:

void XMC_SCU_HIB_TriggerEvent(int32_t event)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8001e58:	bf00      	nop
 8001e5a:	4b08      	ldr	r3, [pc, #32]	; (8001e7c <XMC_SCU_HIB_TriggerEvent+0x2c>)
 8001e5c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1f8      	bne.n	8001e5a <XMC_SCU_HIB_TriggerEvent+0xa>
  {
    /* Wait until HDSET register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDSET = event;
 8001e68:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <XMC_SCU_HIB_TriggerEvent+0x30>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6093      	str	r3, [r2, #8]
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	50004000 	.word	0x50004000
 8001e80:	50004300 	.word	0x50004300

08001e84 <XMC_SCU_HIB_EnableEvent>:

void XMC_SCU_HIB_EnableEvent(int32_t event)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8001e8c:	bf00      	nop
 8001e8e:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <XMC_SCU_HIB_EnableEvent+0x30>)
 8001e90:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001e94:	f003 0308 	and.w	r3, r3, #8
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f8      	bne.n	8001e8e <XMC_SCU_HIB_EnableEvent+0xa>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= event;
 8001e9c:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <XMC_SCU_HIB_EnableEvent+0x34>)
 8001e9e:	68da      	ldr	r2, [r3, #12]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4905      	ldr	r1, [pc, #20]	; (8001eb8 <XMC_SCU_HIB_EnableEvent+0x34>)
 8001ea4:	4313      	orrs	r3, r2
 8001ea6:	60cb      	str	r3, [r1, #12]
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	50004000 	.word	0x50004000
 8001eb8:	50004300 	.word	0x50004300

08001ebc <XMC_SCU_HIB_DisableEvent>:

void XMC_SCU_HIB_DisableEvent(int32_t event)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1HI_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1PEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_POSEDGE);
  event = ((event & XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE) << (SCU_HIBERNATE_HDCR_AHIBIO1LO_Pos - SCU_HIBERNATE_HDSTAT_AHIBIO1NEV_Pos)) | (event & (uint32_t)~XMC_SCU_HIB_EVENT_LPAC_HIB_IO_1_NEGEDGE);
#endif
#endif

  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8001ec4:	bf00      	nop
 8001ec6:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <XMC_SCU_HIB_DisableEvent+0x34>)
 8001ec8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001ecc:	f003 0308 	and.w	r3, r3, #8
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1f8      	bne.n	8001ec6 <XMC_SCU_HIB_DisableEvent+0xa>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR &= ~event;
 8001ed4:	4b07      	ldr	r3, [pc, #28]	; (8001ef4 <XMC_SCU_HIB_DisableEvent+0x38>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	43d2      	mvns	r2, r2
 8001edc:	4611      	mov	r1, r2
 8001ede:	4a05      	ldr	r2, [pc, #20]	; (8001ef4 <XMC_SCU_HIB_DisableEvent+0x38>)
 8001ee0:	400b      	ands	r3, r1
 8001ee2:	60d3      	str	r3, [r2, #12]
}
 8001ee4:	bf00      	nop
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	50004000 	.word	0x50004000
 8001ef4:	50004300 	.word	0x50004300

08001ef8 <XMC_SCU_HIB_EnterHibernateState>:

void XMC_SCU_HIB_EnterHibernateState(void) 
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8001efc:	bf00      	nop
 8001efe:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <XMC_SCU_HIB_EnterHibernateState+0x2c>)
 8001f00:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001f04:	f003 0308 	and.w	r3, r3, #8
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1f8      	bne.n	8001efe <XMC_SCU_HIB_EnterHibernateState+0x6>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_HIB_Msk;
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <XMC_SCU_HIB_EnterHibernateState+0x30>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	4a05      	ldr	r2, [pc, #20]	; (8001f28 <XMC_SCU_HIB_EnterHibernateState+0x30>)
 8001f12:	f043 0310 	orr.w	r3, r3, #16
 8001f16:	60d3      	str	r3, [r2, #12]
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	50004000 	.word	0x50004000
 8001f28:	50004300 	.word	0x50004300

08001f2c <XMC_SCU_HIB_EnterHibernateStateEx>:

void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  if (mode == XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL)
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <XMC_SCU_HIB_EnterHibernateStateEx+0x14>
  {
    XMC_SCU_HIB_EnterHibernateState();
 8001f3c:	f7ff ffdc 	bl	8001ef8 <XMC_SCU_HIB_EnterHibernateState>
      /* Wait until HDCR register in hibernate domain is ready to accept a write */
    }
    SCU_HIBERNATE->HINTSET = SCU_HIBERNATE_HINTSET_HIBNINT_Msk;
  }
#endif
}
 8001f40:	bf00      	nop
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <XMC_SCU_HIB_SetWakeupTriggerInput>:

void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	4603      	mov	r3, r0
 8001f50:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8001f52:	bf00      	nop
 8001f54:	4b0e      	ldr	r3, [pc, #56]	; (8001f90 <XMC_SCU_HIB_SetWakeupTriggerInput+0x48>)
 8001f56:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001f5a:	f003 0308 	and.w	r3, r3, #8
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1f8      	bne.n	8001f54 <XMC_SCU_HIB_SetWakeupTriggerInput+0xc>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d106      	bne.n	8001f76 <XMC_SCU_HIB_SetWakeupTriggerInput+0x2e>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_WKUPSEL_Msk;
 8001f68:	4b0a      	ldr	r3, [pc, #40]	; (8001f94 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	4a09      	ldr	r2, [pc, #36]	; (8001f94 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8001f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f72:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
  }
}
 8001f74:	e005      	b.n	8001f82 <XMC_SCU_HIB_SetWakeupTriggerInput+0x3a>
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_WKUPSEL_Msk; 
 8001f76:	4b07      	ldr	r3, [pc, #28]	; (8001f94 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	4a06      	ldr	r2, [pc, #24]	; (8001f94 <XMC_SCU_HIB_SetWakeupTriggerInput+0x4c>)
 8001f7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f80:	60d3      	str	r3, [r2, #12]
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	50004000 	.word	0x50004000
 8001f94:	50004300 	.word	0x50004300

08001f98 <XMC_SCU_HIB_SetPinMode>:

void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	6039      	str	r1, [r7, #0]
 8001fa2:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8001fa4:	bf00      	nop
 8001fa6:	4b0f      	ldr	r3, [pc, #60]	; (8001fe4 <XMC_SCU_HIB_SetPinMode+0x4c>)
 8001fa8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8001fac:	f003 0308 	and.w	r3, r3, #8
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1f8      	bne.n	8001fa6 <XMC_SCU_HIB_SetPinMode+0xe>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8001fb4:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <XMC_SCU_HIB_SetPinMode+0x50>)
 8001fb6:	68da      	ldr	r2, [r3, #12]
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8001fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	401a      	ands	r2, r3
                        (mode << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin));
 8001fc8:	79fb      	ldrb	r3, [r7, #7]
 8001fca:	009b      	lsls	r3, r3, #2
 8001fcc:	6839      	ldr	r1, [r7, #0]
 8001fce:	fa01 f303 	lsl.w	r3, r1, r3
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0SEL_Msk << (SCU_HIBERNATE_HDCR_HIBIOSEL_Size * pin))) |
 8001fd2:	4905      	ldr	r1, [pc, #20]	; (8001fe8 <XMC_SCU_HIB_SetPinMode+0x50>)
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60cb      	str	r3, [r1, #12]
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	50004000 	.word	0x50004000
 8001fe8:	50004300 	.word	0x50004300

08001fec <XMC_SCU_HIB_SetPinOutputLevel>:

void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b083      	sub	sp, #12
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	460a      	mov	r2, r1
 8001ff6:	71fb      	strb	r3, [r7, #7]
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	80bb      	strh	r3, [r7, #4]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8001ffc:	bf00      	nop
 8001ffe:	4b0f      	ldr	r3, [pc, #60]	; (800203c <XMC_SCU_HIB_SetPinOutputLevel+0x50>)
 8002000:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1f8      	bne.n	8001ffe <XMC_SCU_HIB_SetPinOutputLevel+0x12>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 800200c:	4b0c      	ldr	r3, [pc, #48]	; (8002040 <XMC_SCU_HIB_SetPinOutputLevel+0x54>)
 800200e:	68da      	ldr	r2, [r3, #12]
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002016:	fa01 f303 	lsl.w	r3, r1, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	4013      	ands	r3, r2
                        (level << pin);
 800201e:	88b9      	ldrh	r1, [r7, #4]
 8002020:	79fa      	ldrb	r2, [r7, #7]
 8002022:	fa01 f202 	lsl.w	r2, r1, r2
 8002026:	4611      	mov	r1, r2
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ~(SCU_HIBERNATE_HDCR_HIBIO0POL_Msk << pin)) |
 8002028:	4a05      	ldr	r2, [pc, #20]	; (8002040 <XMC_SCU_HIB_SetPinOutputLevel+0x54>)
 800202a:	430b      	orrs	r3, r1
 800202c:	60d3      	str	r3, [r2, #12]
}
 800202e:	bf00      	nop
 8002030:	370c      	adds	r7, #12
 8002032:	46bd      	mov	sp, r7
 8002034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop
 800203c:	50004000 	.word	0x50004000
 8002040:	50004300 	.word	0x50004300

08002044 <XMC_SCU_HIB_SetInput0>:

void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800204e:	bf00      	nop
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <XMC_SCU_HIB_SetInput0+0x48>)
 8002052:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002056:	f003 0308 	and.w	r3, r3, #8
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1f8      	bne.n	8002050 <XMC_SCU_HIB_SetInput0+0xc>
  {
    /* Wait until HDCR register in hibernate domain is ready to accept a write */    
  }

  if (pin == XMC_SCU_HIB_IO_0)
 800205e:	79fb      	ldrb	r3, [r7, #7]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d106      	bne.n	8002072 <XMC_SCU_HIB_SetInput0+0x2e>
  {
    SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_GPI0SEL_Msk;
 8002064:	4b0a      	ldr	r3, [pc, #40]	; (8002090 <XMC_SCU_HIB_SetInput0+0x4c>)
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4a09      	ldr	r2, [pc, #36]	; (8002090 <XMC_SCU_HIB_SetInput0+0x4c>)
 800206a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800206e:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
  }
}
 8002070:	e005      	b.n	800207e <XMC_SCU_HIB_SetInput0+0x3a>
    SCU_HIBERNATE->HDCR &= ~SCU_HIBERNATE_HDCR_GPI0SEL_Msk; 
 8002072:	4b07      	ldr	r3, [pc, #28]	; (8002090 <XMC_SCU_HIB_SetInput0+0x4c>)
 8002074:	68db      	ldr	r3, [r3, #12]
 8002076:	4a06      	ldr	r2, [pc, #24]	; (8002090 <XMC_SCU_HIB_SetInput0+0x4c>)
 8002078:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800207c:	60d3      	str	r3, [r2, #12]
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	50004000 	.word	0x50004000
 8002090:	50004300 	.word	0x50004300

08002094 <XMC_SCU_HIB_SetSR0Input>:

void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	80fb      	strh	r3, [r7, #6]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800209e:	bf00      	nop
 80020a0:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <XMC_SCU_HIB_SetSR0Input+0x38>)
 80020a2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80020a6:	f003 0308 	and.w	r3, r3, #8
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1f8      	bne.n	80020a0 <XMC_SCU_HIB_SetSR0Input+0xc>
    /* Wait until HDCR register in hibernate domain is ready to accept a write */
  }
#if ((UC_SERIES == XMC44) || (UC_SERIES == XMC42) || (UC_SERIES == XMC41))
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk | SCU_HIBERNATE_HDCR_ADIG0SEL_Msk)) | 
#else
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & (uint32_t)~(SCU_HIBERNATE_HDCR_GPI0SEL_Msk)) | 
 80020ae:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <XMC_SCU_HIB_SetSR0Input+0x3c>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80020b6:	88fb      	ldrh	r3, [r7, #6]
 80020b8:	4905      	ldr	r1, [pc, #20]	; (80020d0 <XMC_SCU_HIB_SetSR0Input+0x3c>)
 80020ba:	4313      	orrs	r3, r2
 80020bc:	60cb      	str	r3, [r1, #12]
#endif  
                        input;
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	50004000 	.word	0x50004000
 80020d0:	50004300 	.word	0x50004300

080020d4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 80020d4:	b480      	push	{r7}
 80020d6:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	bf0c      	ite	eq
 80020e4:	2301      	moveq	r3, #1
 80020e6:	2300      	movne	r3, #0
 80020e8:	b2db      	uxtb	r3, r3
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	50004300 	.word	0x50004300

080020f8 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80020fc:	bf00      	nop
 80020fe:	4b17      	ldr	r3, [pc, #92]	; (800215c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8002100:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002104:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002108:	2b00      	cmp	r3, #0
 800210a:	d1f8      	bne.n	80020fe <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6>
  {
    /* Wait until no pending update to OSCULCTRL register in hibernate domain */
  }
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 800210c:	4b14      	ldr	r3, [pc, #80]	; (8002160 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	4a13      	ldr	r2, [pc, #76]	; (8002160 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 8002112:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002116:	61d3      	str	r3, [r2, #28]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8002118:	bf00      	nop
 800211a:	4b10      	ldr	r3, [pc, #64]	; (800215c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 800211c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002120:	f003 0308 	and.w	r3, r3, #8
 8002124:	2b00      	cmp	r3, #0
 8002126:	d1f8      	bne.n	800211a <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x22>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8002128:	4b0d      	ldr	r3, [pc, #52]	; (8002160 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	4a0c      	ldr	r2, [pc, #48]	; (8002160 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 800212e:	f043 0308 	orr.w	r3, r3, #8
 8002132:	60d3      	str	r3, [r2, #12]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8002134:	bf00      	nop
 8002136:	4b09      	ldr	r3, [pc, #36]	; (800215c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8002138:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b00      	cmp	r3, #0
 8002142:	d1f8      	bne.n	8002136 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3e>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x68>)
 8002146:	2208      	movs	r2, #8
 8002148:	609a      	str	r2, [r3, #8]

  while (XMC_SCU_GetMirrorStatus() != 0)
 800214a:	bf00      	nop
 800214c:	f7fe fe46 	bl	8000ddc <XMC_SCU_GetMirrorStatus>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1fa      	bne.n	800214c <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x54>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }
}
 8002156:	bf00      	nop
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	50004000 	.word	0x50004000
 8002160:	50004300 	.word	0x50004300

08002164 <XMC_SCU_CLOCK_DisableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_DisableLowPowerOscillator(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8002168:	bf00      	nop
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x2c>)
 800216c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1f8      	bne.n	800216a <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= (uint32_t)SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8002178:	4b06      	ldr	r3, [pc, #24]	; (8002194 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x30>)
 800217a:	69db      	ldr	r3, [r3, #28]
 800217c:	4a05      	ldr	r2, [pc, #20]	; (8002194 <XMC_SCU_CLOCK_DisableLowPowerOscillator+0x30>)
 800217e:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8002182:	61d3      	str	r3, [r2, #28]
}
 8002184:	bf00      	nop
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop
 8002190:	50004000 	.word	0x50004000
 8002194:	50004300 	.word	0x50004300

08002198 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void)
{
 8002198:	b480      	push	{r7}
 800219a:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 800219c:	bf00      	nop
 800219e:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x2c>)
 80021a0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80021a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d1f8      	bne.n	800219e <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL |= SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x30>)
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	4a05      	ldr	r2, [pc, #20]	; (80021c8 <XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput+0x30>)
 80021b2:	f043 0331 	orr.w	r3, r3, #49	; 0x31
 80021b6:	61d3      	str	r3, [r2, #28]
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	50004000 	.word	0x50004000
 80021c8:	50004300 	.word	0x50004300

080021cc <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 80021d0:	bf00      	nop
 80021d2:	4b0a      	ldr	r3, [pc, #40]	; (80021fc <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x30>)
 80021d4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80021d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d1f8      	bne.n	80021d2 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x6>
  {
    /* Wait until OSCULCTRL register in hibernate domain is ready to accept a write */    
  }
  SCU_HIBERNATE->OSCULCTRL = (SCU_HIBERNATE->OSCULCTRL & ~(uint32_t)(SCU_HIBERNATE_OSCULCTRL_X1DEN_Msk | SCU_HIBERNATE_OSCULCTRL_MODE_Msk)) |
 80021e0:	4b07      	ldr	r3, [pc, #28]	; (8002200 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x34>)
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	f023 0331 	bic.w	r3, r3, #49	; 0x31
 80021e8:	4a05      	ldr	r2, [pc, #20]	; (8002200 <XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput+0x34>)
 80021ea:	f043 0320 	orr.w	r3, r3, #32
 80021ee:	61d3      	str	r3, [r2, #28]
                             (SCU_HIBERNATE_OSCULCTRL_MODE_OSC_POWER_DOWN << SCU_HIBERNATE_OSCULCTRL_MODE_Pos);                       
}
 80021f0:	bf00      	nop
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	50004000 	.word	0x50004000
 8002200:	50004300 	.word	0x50004300

08002204 <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
 8002208:	4b04      	ldr	r3, [pc, #16]	; (800221c <XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus+0x18>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	f003 0301 	and.w	r3, r3, #1
}
 8002210:	4618      	mov	r0, r3
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	50004300 	.word	0x50004300

08002220 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8002220:	b598      	push	{r3, r4, r7, lr}
 8002222:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8002224:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	4a0e      	ldr	r2, [pc, #56]	; (8002264 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800222a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800222e:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8002230:	4b0d      	ldr	r3, [pc, #52]	; (8002268 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8002238:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 800223c:	f000 fbb2 	bl	80029a4 <OSCHP_GetFrequency>
 8002240:	4603      	mov	r3, r0
 8002242:	4a0a      	ldr	r2, [pc, #40]	; (800226c <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8002244:	fba2 2303 	umull	r2, r3, r2, r3
 8002248:	0d1b      	lsrs	r3, r3, #20
 800224a:	3b01      	subs	r3, #1
 800224c:	041b      	lsls	r3, r3, #16
  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 800224e:	4a06      	ldr	r2, [pc, #24]	; (8002268 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8002250:	4323      	orrs	r3, r4
 8002252:	6053      	str	r3, [r2, #4]

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8002254:	4b03      	ldr	r3, [pc, #12]	; (8002264 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	4a02      	ldr	r2, [pc, #8]	; (8002264 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 800225a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800225e:	6053      	str	r3, [r2, #4]
}
 8002260:	bf00      	nop
 8002262:	bd98      	pop	{r3, r4, r7, pc}
 8002264:	50004710 	.word	0x50004710
 8002268:	50004700 	.word	0x50004700
 800226c:	6b5fca6b 	.word	0x6b5fca6b

08002270 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8002274:	4b07      	ldr	r3, [pc, #28]	; (8002294 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 7360 	and.w	r3, r3, #896	; 0x380
 800227c:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8002280:	bf0c      	ite	eq
 8002282:	2301      	moveq	r3, #1
 8002284:	2300      	movne	r3, #0
 8002286:	b2db      	uxtb	r3, r3
}
 8002288:	4618      	mov	r0, r3
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	50004710 	.word	0x50004710

08002298 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator>:

/* API to disable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL |= (uint32_t)SCU_OSC_OSCHPCTRL_MODE_Msk;
 800229c:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0x1c>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	4a04      	ldr	r2, [pc, #16]	; (80022b4 <XMC_SCU_CLOCK_DisableHighPerformanceOscillator+0x1c>)
 80022a2:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80022a6:	6053      	str	r3, [r2, #4]
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	50004700 	.word	0x50004700

080022b8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL |= SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 80022bc:	4b05      	ldr	r3, [pc, #20]	; (80022d4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	4a04      	ldr	r2, [pc, #16]	; (80022d4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	6053      	str	r3, [r2, #4]
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	50004700 	.word	0x50004700

080022d8 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput>:

void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  SCU_OSC->OSCHPCTRL &= ~SCU_OSC_OSCHPCTRL_X1DEN_Msk;
 80022dc:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	4a04      	ldr	r2, [pc, #16]	; (80022f4 <XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput+0x1c>)
 80022e2:	f023 0301 	bic.w	r3, r3, #1
 80022e6:	6053      	str	r3, [r2, #4]
}
 80022e8:	bf00      	nop
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	50004700 	.word	0x50004700

080022f8 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus>:

uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
 80022fc:	4b04      	ldr	r3, [pc, #16]	; (8002310 <XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus+0x18>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0301 	and.w	r3, r3, #1
}
 8002304:	4618      	mov	r0, r3
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	50004700 	.word	0x50004700

08002314 <XMC_SCU_CLOCK_EnableSystemPll>:

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8002318:	4b06      	ldr	r3, [pc, #24]	; (8002334 <XMC_SCU_CLOCK_EnableSystemPll+0x20>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	4a05      	ldr	r2, [pc, #20]	; (8002334 <XMC_SCU_CLOCK_EnableSystemPll+0x20>)
 800231e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002322:	f023 0302 	bic.w	r3, r3, #2
 8002326:	6053      	str	r3, [r2, #4]
}
 8002328:	bf00      	nop
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	50004710 	.word	0x50004710

08002338 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <XMC_SCU_CLOCK_DisableSystemPll+0x20>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	4a05      	ldr	r2, [pc, #20]	; (8002358 <XMC_SCU_CLOCK_DisableSystemPll+0x20>)
 8002342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002346:	f043 0302 	orr.w	r3, r3, #2
 800234a:	6053      	str	r3, [r2, #4]
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	50004710 	.word	0x50004710

0800235c <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	60ba      	str	r2, [r7, #8]
 8002364:	607b      	str	r3, [r7, #4]
 8002366:	4603      	mov	r3, r0
 8002368:	81fb      	strh	r3, [r7, #14]
 800236a:	460b      	mov	r3, r1
 800236c:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 800236e:	89fb      	ldrh	r3, [r7, #14]
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff fa85 	bl	8001880 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8002376:	7b7b      	ldrb	r3, [r7, #13]
 8002378:	2b01      	cmp	r3, #1
 800237a:	f040 8084 	bne.w	8002486 <XMC_SCU_CLOCK_StartSystemPll+0x12a>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 800237e:	89fb      	ldrh	r3, [r7, #14]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d109      	bne.n	8002398 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8002384:	f000 fb0e 	bl	80029a4 <OSCHP_GetFrequency>
 8002388:	4603      	mov	r3, r0
 800238a:	4a4c      	ldr	r2, [pc, #304]	; (80024bc <XMC_SCU_CLOCK_StartSystemPll+0x160>)
 800238c:	fba2 2303 	umull	r2, r3, r2, r3
 8002390:	0c9b      	lsrs	r3, r3, #18
 8002392:	059b      	lsls	r3, r3, #22
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	e002      	b.n	800239e <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8002398:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 800239c:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	fb03 f202 	mul.w	r2, r3, r2
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ac:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	4a43      	ldr	r2, [pc, #268]	; (80024c0 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 80023b2:	fba2 2303 	umull	r2, r3, r2, r3
 80023b6:	091b      	lsrs	r3, r3, #4
 80023b8:	0d9b      	lsrs	r3, r3, #22
 80023ba:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 80023bc:	4b41      	ldr	r3, [pc, #260]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	4a40      	ldr	r2, [pc, #256]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	6053      	str	r3, [r2, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 80023c8:	4b3e      	ldr	r3, [pc, #248]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	4a3d      	ldr	r2, [pc, #244]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023ce:	f043 0310 	orr.w	r3, r3, #16
 80023d2:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80023d4:	4b3b      	ldr	r3, [pc, #236]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	4b3b      	ldr	r3, [pc, #236]	; (80024c8 <XMC_SCU_CLOCK_StartSystemPll+0x16c>)
 80023da:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	3a01      	subs	r2, #1
 80023e0:	0212      	lsls	r2, r2, #8
 80023e2:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 80023e4:	693b      	ldr	r3, [r7, #16]
 80023e6:	3b01      	subs	r3, #1
 80023e8:	041b      	lsls	r3, r3, #16
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 80023ea:	431a      	orrs	r2, r3
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	061b      	lsls	r3, r3, #24
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 80023f2:	4934      	ldr	r1, [pc, #208]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023f4:	4313      	orrs	r3, r2
 80023f6:	608b      	str	r3, [r1, #8]

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80023f8:	4b32      	ldr	r3, [pc, #200]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	4a31      	ldr	r2, [pc, #196]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80023fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002402:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8002404:	4b2f      	ldr	r3, [pc, #188]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4a2e      	ldr	r2, [pc, #184]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800240a:	f023 0310 	bic.w	r3, r3, #16
 800240e:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8002410:	4b2c      	ldr	r3, [pc, #176]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	4a2b      	ldr	r2, [pc, #172]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8002416:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800241a:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 800241c:	bf00      	nop
 800241e:	4b29      	ldr	r3, [pc, #164]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0304 	and.w	r3, r3, #4
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f9      	beq.n	800241e <XMC_SCU_CLOCK_StartSystemPll+0xc2>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 800242a:	4b26      	ldr	r3, [pc, #152]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4a25      	ldr	r2, [pc, #148]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8002430:	f023 0301 	bic.w	r3, r3, #1
 8002434:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8002436:	bf00      	nop
 8002438:	4b22      	ldr	r3, [pc, #136]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1f9      	bne.n	8002438 <XMC_SCU_CLOCK_StartSystemPll+0xdc>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	4a21      	ldr	r2, [pc, #132]	; (80024cc <XMC_SCU_CLOCK_StartSystemPll+0x170>)
 8002448:	fba2 2303 	umull	r2, r3, r2, r3
 800244c:	095b      	lsrs	r3, r3, #5
 800244e:	0d9b      	lsrs	r3, r3, #22
 8002450:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8002452:	6a3a      	ldr	r2, [r7, #32]
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	429a      	cmp	r2, r3
 8002458:	d202      	bcs.n	8002460 <XMC_SCU_CLOCK_StartSystemPll+0x104>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 800245a:	6938      	ldr	r0, [r7, #16]
 800245c:	f000 f84a 	bl	80024f4 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	085b      	lsrs	r3, r3, #1
 8002464:	4a1a      	ldr	r2, [pc, #104]	; (80024d0 <XMC_SCU_CLOCK_StartSystemPll+0x174>)
 8002466:	fba2 2303 	umull	r2, r3, r2, r3
 800246a:	095b      	lsrs	r3, r3, #5
 800246c:	0d9b      	lsrs	r3, r3, #22
 800246e:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8002470:	6a3a      	ldr	r2, [r7, #32]
 8002472:	693b      	ldr	r3, [r7, #16]
 8002474:	429a      	cmp	r2, r3
 8002476:	d202      	bcs.n	800247e <XMC_SCU_CLOCK_StartSystemPll+0x122>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8002478:	6938      	ldr	r0, [r7, #16]
 800247a:	f000 f83b 	bl	80024f4 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 800247e:	6a38      	ldr	r0, [r7, #32]
 8002480:	f000 f838 	bl	80024f4 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
    {
      /* wait for prescaler mode */
    }
  }
}
 8002484:	e015      	b.n	80024b2 <XMC_SCU_CLOCK_StartSystemPll+0x156>
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8002486:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 800248e:	6a3b      	ldr	r3, [r7, #32]
 8002490:	3b01      	subs	r3, #1
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8002492:	490c      	ldr	r1, [pc, #48]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8002494:	4313      	orrs	r3, r2
 8002496:	608b      	str	r3, [r1, #8]
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8002498:	4b0a      	ldr	r3, [pc, #40]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	4a09      	ldr	r2, [pc, #36]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 80024a4:	bf00      	nop
 80024a6:	4b07      	ldr	r3, [pc, #28]	; (80024c4 <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0301 	and.w	r3, r3, #1
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f9      	beq.n	80024a6 <XMC_SCU_CLOCK_StartSystemPll+0x14a>
}
 80024b2:	bf00      	nop
 80024b4:	3718      	adds	r7, #24
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	431bde83 	.word	0x431bde83
 80024c0:	aaaaaaab 	.word	0xaaaaaaab
 80024c4:	50004710 	.word	0x50004710
 80024c8:	f08080ff 	.word	0xf08080ff
 80024cc:	88888889 	.word	0x88888889
 80024d0:	b60b60b7 	.word	0xb60b60b7

080024d4 <XMC_SCU_CLOCK_StopSystemPll>:

/* API to stop main PLL operation */
void XMC_SCU_CLOCK_StopSystemPll(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
 80024d8:	4b05      	ldr	r3, [pc, #20]	; (80024f0 <XMC_SCU_CLOCK_StopSystemPll+0x1c>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	4a04      	ldr	r2, [pc, #16]	; (80024f0 <XMC_SCU_CLOCK_StopSystemPll+0x1c>)
 80024de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e2:	6053      	str	r3, [r2, #4]
}
 80024e4:	bf00      	nop
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	50004710 	.word	0x50004710

080024f4 <XMC_SCU_CLOCK_StepSystemPllFrequency>:

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 80024fc:	4b08      	ldr	r3, [pc, #32]	; (8002520 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x2c>)
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3b01      	subs	r3, #1
 8002508:	041b      	lsls	r3, r3, #16
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 800250a:	4905      	ldr	r1, [pc, #20]	; (8002520 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x2c>)
 800250c:	4313      	orrs	r3, r2
 800250e:	608b      	str	r3, [r1, #8]

  XMC_SCU_lDelay(50U);
 8002510:	2032      	movs	r0, #50	; 0x32
 8002512:	f7fe fc6f 	bl	8000df4 <XMC_SCU_lDelay>
}
 8002516:	bf00      	nop
 8002518:	3708      	adds	r7, #8
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	50004710 	.word	0x50004710

08002524 <XMC_SCU_CLOCK_IsSystemPllLocked>:

/* API to check main PLL is locked or not */
bool XMC_SCU_CLOCK_IsSystemPllLocked(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  return (bool)((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) != 0UL);
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <XMC_SCU_CLOCK_IsSystemPllLocked+0x20>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f003 0304 	and.w	r3, r3, #4
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf14      	ite	ne
 8002534:	2301      	movne	r3, #1
 8002536:	2300      	moveq	r3, #0
 8002538:	b2db      	uxtb	r3, r3
}
 800253a:	4618      	mov	r0, r3
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	50004710 	.word	0x50004710

08002548 <XMC_SCU_INTERRUPT_SetEventHandler>:
/*
 * API to assign the event handler function to be executed on occurrence of the selected event.
 */
XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event,
                                                   const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  uint32_t index;
  XMC_SCU_STATUS_t status;
  
  index = 0U;
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 8002556:	e002      	b.n	800255e <XMC_SCU_INTERRUPT_SetEventHandler+0x16>
  {
    index++;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3301      	adds	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
  while (((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) == 0U) && (index < XMC_SCU_INTERRUPT_EVENT_MAX))
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	fa22 f303 	lsr.w	r3, r2, r3
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	2b00      	cmp	r3, #0
 800256c:	d102      	bne.n	8002574 <XMC_SCU_INTERRUPT_SetEventHandler+0x2c>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2b1f      	cmp	r3, #31
 8002572:	d9f1      	bls.n	8002558 <XMC_SCU_INTERRUPT_SetEventHandler+0x10>
  }
  
  if (index == XMC_SCU_INTERRUPT_EVENT_MAX)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2b20      	cmp	r3, #32
 8002578:	d102      	bne.n	8002580 <XMC_SCU_INTERRUPT_SetEventHandler+0x38>
  {
    status = XMC_SCU_STATUS_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	72fb      	strb	r3, [r7, #11]
 800257e:	e006      	b.n	800258e <XMC_SCU_INTERRUPT_SetEventHandler+0x46>
  }
  else
  {
    event_handler_list[index] = handler;
 8002580:	4906      	ldr	r1, [pc, #24]	; (800259c <XMC_SCU_INTERRUPT_SetEventHandler+0x54>)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    status = XMC_SCU_STATUS_OK;      
 800258a:	2300      	movs	r3, #0
 800258c:	72fb      	strb	r3, [r7, #11]
  }
  
  return (status);
 800258e:	7afb      	ldrb	r3, [r7, #11]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	2000043c 	.word	0x2000043c

080025a0 <XMC_SCU_IRQHandler>:

/*
 * API to execute callback functions for multiple events.
 */
void XMC_SCU_IRQHandler(uint32_t sr_num)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  XMC_SCU_INTERRUPT_EVENT_t event;
  XMC_SCU_INTERRUPT_EVENT_HANDLER_t event_handler;
  
  XMC_UNUSED_ARG(sr_num);
  
  index = 0U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]
  event = XMC_SCU_INTERUPT_GetEventStatus();
 80025ac:	f7fe fc7e 	bl	8000eac <XMC_SCU_INTERUPT_GetEventStatus>
 80025b0:	6138      	str	r0, [r7, #16]
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 80025b2:	e01c      	b.n	80025ee <XMC_SCU_IRQHandler+0x4e>
  {    
    if ((event & ((XMC_SCU_INTERRUPT_EVENT_t)1 << index)) != 0U)
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	fa22 f303 	lsr.w	r3, r2, r3
 80025bc:	f003 0301 	and.w	r3, r3, #1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d011      	beq.n	80025e8 <XMC_SCU_IRQHandler+0x48>
    {
      event_handler = event_handler_list[index];
 80025c4:	4a0e      	ldr	r2, [pc, #56]	; (8002600 <XMC_SCU_IRQHandler+0x60>)
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025cc:	60fb      	str	r3, [r7, #12]
      if (event_handler != NULL)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <XMC_SCU_IRQHandler+0x38>
      {
          (event_handler)();
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	4798      	blx	r3
      }
      
      XMC_SCU_INTERRUPT_ClearEventStatus((uint32_t)(1UL << index));
 80025d8:	2201      	movs	r2, #1
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	fa02 f303 	lsl.w	r3, r2, r3
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7fe fc6f 	bl	8000ec4 <XMC_SCU_INTERRUPT_ClearEventStatus>
      
      break;
 80025e6:	e006      	b.n	80025f6 <XMC_SCU_IRQHandler+0x56>
    }   
    index++;    
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	3301      	adds	r3, #1
 80025ec:	617b      	str	r3, [r7, #20]
  while (index < XMC_SCU_INTERRUPT_EVENT_MAX)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	2b1f      	cmp	r3, #31
 80025f2:	d9df      	bls.n	80025b4 <XMC_SCU_IRQHandler+0x14>
  }
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	3718      	adds	r7, #24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	2000043c 	.word	0x2000043c

08002604 <delay>:

/*******************************************************************************
 * LOCAL FUNCTIONS
 *******************************************************************************/
static void delay(uint32_t cycles)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  volatile uint32_t i;

  for(i = 0UL; i < cycles ;++i)
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
 8002610:	e003      	b.n	800261a <delay+0x16>
  {
    __NOP();
 8002612:	bf00      	nop
  for(i = 0UL; i < cycles ;++i)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	3301      	adds	r3, #1
 8002618:	60fb      	str	r3, [r7, #12]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	429a      	cmp	r2, r3
 8002620:	d8f7      	bhi.n	8002612 <delay+0xe>
  }
}
 8002622:	bf00      	nop
 8002624:	bf00      	nop
 8002626:	3714      	adds	r7, #20
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 8002630:	b598      	push	{r3, r4, r7, lr}
 8002632:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 8002634:	4a06      	ldr	r2, [pc, #24]	; (8002650 <SystemInit+0x20>)
 8002636:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800263a:	4614      	mov	r4, r2
 800263c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800263e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 8002642:	f000 f807 	bl	8002654 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 8002646:	f000 f83f 	bl	80026c8 <SystemCoreClockSetup>
}
 800264a:	bf00      	nop
 800264c:	bd98      	pop	{r3, r4, r7, pc}
 800264e:	bf00      	nop
 8002650:	2000ffc4 	.word	0x2000ffc4

08002654 <SystemCoreSetup>:

__WEAK void SystemCoreSetup(void)
{
 8002654:	b480      	push	{r7}
 8002656:	b083      	sub	sp, #12
 8002658:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800265a:	b672      	cpsid	i
}
 800265c:	bf00      	nop
  uint32_t temp;
	
  /* relocate vector table */
  __disable_irq();
  SCB->VTOR = (uint32_t)(&__Vectors);
 800265e:	4b17      	ldr	r3, [pc, #92]	; (80026bc <SystemCoreSetup+0x68>)
 8002660:	4a17      	ldr	r2, [pc, #92]	; (80026c0 <SystemCoreSetup+0x6c>)
 8002662:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002664:	f3bf 8f4f 	dsb	sy
}
 8002668:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 800266a:	b662      	cpsie	i
}
 800266c:	bf00      	nop
  __DSB();
  __enable_irq();
    
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 800266e:	4b13      	ldr	r3, [pc, #76]	; (80026bc <SystemCoreSetup+0x68>)
 8002670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002674:	4a11      	ldr	r2, [pc, #68]	; (80026bc <SystemCoreSetup+0x68>)
 8002676:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800267a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
                 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif

  /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
  SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 800267e:	4b0f      	ldr	r3, [pc, #60]	; (80026bc <SystemCoreSetup+0x68>)
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	4a0e      	ldr	r2, [pc, #56]	; (80026bc <SystemCoreSetup+0x68>)
 8002684:	f023 0308 	bic.w	r3, r3, #8
 8002688:	6153      	str	r3, [r2, #20]

  temp = FLASH0->FCON;
 800268a:	4b0e      	ldr	r3, [pc, #56]	; (80026c4 <SystemCoreSetup+0x70>)
 800268c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f023 030f 	bic.w	r3, r3, #15
 800269a:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f043 0303 	orr.w	r3, r3, #3
 80026a2:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 80026a4:	4b07      	ldr	r3, [pc, #28]	; (80026c4 <SystemCoreSetup+0x70>)
 80026a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80026aa:	461a      	mov	r2, r3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6153      	str	r3, [r2, #20]
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000ed00 	.word	0xe000ed00
 80026c0:	08000000 	.word	0x08000000
 80026c4:	58001000 	.word	0x58001000

080026c8 <SystemCoreClockSetup>:

__WEAK void SystemCoreClockSetup(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
#else
  /* Automatic calibration uses the fSTDBY */

  /* Enable HIB domain */
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80026cc:	4b75      	ldr	r3, [pc, #468]	; (80028a4 <SystemCoreClockSetup+0x1dc>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d10c      	bne.n	80026f2 <SystemCoreClockSetup+0x2a>
  {
    SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 80026d8:	4b72      	ldr	r3, [pc, #456]	; (80028a4 <SystemCoreClockSetup+0x1dc>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4a71      	ldr	r2, [pc, #452]	; (80028a4 <SystemCoreClockSetup+0x1dc>)
 80026de:	f043 0301 	orr.w	r3, r3, #1
 80026e2:	6053      	str	r3, [r2, #4]

    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 80026e4:	bf00      	nop
 80026e6:	4b6f      	ldr	r3, [pc, #444]	; (80028a4 <SystemCoreClockSetup+0x1dc>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0f9      	beq.n	80026e6 <SystemCoreClockSetup+0x1e>
      /* wait until HIB domain is enabled */
    }
  }

  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 80026f2:	4b6d      	ldr	r3, [pc, #436]	; (80028a8 <SystemCoreClockSetup+0x1e0>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d009      	beq.n	8002712 <SystemCoreClockSetup+0x4a>
  {
    SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 80026fe:	4b6a      	ldr	r3, [pc, #424]	; (80028a8 <SystemCoreClockSetup+0x1e0>)
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	4a69      	ldr	r2, [pc, #420]	; (80028a8 <SystemCoreClockSetup+0x1e0>)
 8002704:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002708:	6093      	str	r3, [r2, #8]
    delay(DELAY_CNT_150US_50MHZ);
 800270a:	f641 504c 	movw	r0, #7500	; 0x1d4c
 800270e:	f7ff ff79 	bl	8002604 <delay>
  SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;

#endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */

  /* Enable automatic calibration of internal fast oscillator */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 8002712:	4b66      	ldr	r3, [pc, #408]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	4a65      	ldr	r2, [pc, #404]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002718:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800271c:	6053      	str	r3, [r2, #4]
#endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */

  delay(DELAY_CNT_50US_50MHZ);
 800271e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8002722:	f7ff ff6f 	bl	8002604 <delay>

#if ENABLE_PLL

  /* enable PLL */
  SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8002726:	4b61      	ldr	r3, [pc, #388]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	4a60      	ldr	r2, [pc, #384]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800272c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002730:	f023 0302 	bic.w	r3, r3, #2
 8002734:	6053      	str	r3, [r2, #4]

#if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
  /* enable OSC_HP */
  if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 8002736:	4b5e      	ldr	r3, [pc, #376]	; (80028b0 <SystemCoreClockSetup+0x1e8>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800273e:	2b00      	cmp	r3, #0
 8002740:	d029      	beq.n	8002796 <SystemCoreClockSetup+0xce>
  {
    SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 8002742:	4b5b      	ldr	r3, [pc, #364]	; (80028b0 <SystemCoreClockSetup+0x1e8>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	4a5a      	ldr	r2, [pc, #360]	; (80028b0 <SystemCoreClockSetup+0x1e8>)
 8002748:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800274c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002750:	6053      	str	r3, [r2, #4]
    SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 8002752:	f000 f927 	bl	80029a4 <OSCHP_GetFrequency>
 8002756:	4603      	mov	r3, r0
 8002758:	4a56      	ldr	r2, [pc, #344]	; (80028b4 <SystemCoreClockSetup+0x1ec>)
 800275a:	fba2 2303 	umull	r2, r3, r2, r3
 800275e:	0d1b      	lsrs	r3, r3, #20
 8002760:	3b01      	subs	r3, #1
 8002762:	041a      	lsls	r2, r3, #16
 8002764:	4b52      	ldr	r3, [pc, #328]	; (80028b0 <SystemCoreClockSetup+0x1e8>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	4951      	ldr	r1, [pc, #324]	; (80028b0 <SystemCoreClockSetup+0x1e8>)
 800276a:	4313      	orrs	r3, r2
 800276c:	604b      	str	r3, [r1, #4]

    /* select OSC_HP clock as PLL input */
    SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 800276e:	4b4f      	ldr	r3, [pc, #316]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002770:	68db      	ldr	r3, [r3, #12]
 8002772:	4a4e      	ldr	r2, [pc, #312]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002774:	f023 0301 	bic.w	r3, r3, #1
 8002778:	60d3      	str	r3, [r2, #12]

    /* restart OSC Watchdog */
    SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 800277a:	4b4c      	ldr	r3, [pc, #304]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	4a4b      	ldr	r2, [pc, #300]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002780:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002784:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 8002786:	bf00      	nop
 8002788:	4b48      	ldr	r3, [pc, #288]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8002790:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8002794:	d1f8      	bne.n	8002788 <SystemCoreClockSetup+0xc0>
  /* select backup clock as PLL input */
  SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
#endif

  /* Go to bypass the Main PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 8002796:	4b45      	ldr	r3, [pc, #276]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	4a44      	ldr	r2, [pc, #272]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	6053      	str	r3, [r2, #4]

  /* disconnect Oscillator from PLL */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 80027a2:	4b42      	ldr	r3, [pc, #264]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	4a41      	ldr	r2, [pc, #260]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027a8:	f043 0310 	orr.w	r3, r3, #16
 80027ac:	6053      	str	r3, [r2, #4]

  /* Setup divider settings for main PLL */
  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 80027ae:	4b3f      	ldr	r3, [pc, #252]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027b0:	4a41      	ldr	r2, [pc, #260]	; (80028b8 <SystemCoreClockSetup+0x1f0>)
 80027b2:	609a      	str	r2, [r3, #8]
                      (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
                      (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 80027b4:	4b3d      	ldr	r3, [pc, #244]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	4a3c      	ldr	r2, [pc, #240]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80027be:	6053      	str	r3, [r2, #4]

  /* connect Oscillator to PLL */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 80027c0:	4b3a      	ldr	r3, [pc, #232]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	4a39      	ldr	r2, [pc, #228]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027c6:	f023 0310 	bic.w	r3, r3, #16
 80027ca:	6053      	str	r3, [r2, #4]

  /* restart PLL Lock detection */
  SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 80027cc:	4b37      	ldr	r3, [pc, #220]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	4a36      	ldr	r2, [pc, #216]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027d6:	6053      	str	r3, [r2, #4]

  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 80027d8:	bf00      	nop
 80027da:	4b34      	ldr	r3, [pc, #208]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f9      	beq.n	80027da <SystemCoreClockSetup+0x112>
  {
    /* wait for PLL Lock */
  }

  /* Disable bypass- put PLL clock back */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 80027e6:	4b31      	ldr	r3, [pc, #196]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	4a30      	ldr	r2, [pc, #192]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027ec:	f023 0301 	bic.w	r3, r3, #1
 80027f0:	6053      	str	r3, [r2, #4]
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 80027f2:	bf00      	nop
 80027f4:	4b2d      	ldr	r3, [pc, #180]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1f9      	bne.n	80027f4 <SystemCoreClockSetup+0x12c>
  }
#endif /* ENABLE_PLL */

#if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
  /* Switch system clock to PLL */
  SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 8002800:	4b2e      	ldr	r3, [pc, #184]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	4a2d      	ldr	r2, [pc, #180]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 8002806:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800280a:	60d3      	str	r3, [r2, #12]
  /* Switch system clock to backup clock */
  SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
#endif

  /* Before scaling to final frequency we need to setup the clock dividers */
  SCU_CLK->PBCLKCR = PBCLKDIV;
 800280c:	4b2b      	ldr	r3, [pc, #172]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 800280e:	2200      	movs	r2, #0
 8002810:	615a      	str	r2, [r3, #20]
  SCU_CLK->CPUCLKCR = CPUCLKDIV;
 8002812:	4b2a      	ldr	r3, [pc, #168]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 8002814:	2200      	movs	r2, #0
 8002816:	611a      	str	r2, [r3, #16]
  SCU_CLK->CCUCLKCR = CCUCLKDIV;
 8002818:	4b28      	ldr	r3, [pc, #160]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 800281a:	2200      	movs	r2, #0
 800281c:	621a      	str	r2, [r3, #32]
  SCU_CLK->WDTCLKCR = WDTCLKDIV;
 800281e:	4b27      	ldr	r3, [pc, #156]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 8002820:	2200      	movs	r2, #0
 8002822:	625a      	str	r2, [r3, #36]	; 0x24
  SCU_CLK->EBUCLKCR = EBUCLKDIV;
 8002824:	4b25      	ldr	r3, [pc, #148]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 8002826:	2200      	movs	r2, #0
 8002828:	61da      	str	r2, [r3, #28]
  SCU_CLK->USBCLKCR = USBCLKDIV;
 800282a:	4b24      	ldr	r3, [pc, #144]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 800282c:	2203      	movs	r2, #3
 800282e:	619a      	str	r2, [r3, #24]

#if ENABLE_PLL
  /* PLL frequency stepping...*/
  /* Reset OSCDISCDIS */
  SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8002830:	4b1e      	ldr	r3, [pc, #120]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	4a1d      	ldr	r2, [pc, #116]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002836:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800283a:	6053      	str	r3, [r2, #4]

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 800283c:	4b1b      	ldr	r3, [pc, #108]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800283e:	4a20      	ldr	r2, [pc, #128]	; (80028c0 <SystemCoreClockSetup+0x1f8>)
 8002840:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_60MHZ);
 8002842:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002846:	f7ff fedd 	bl	8002604 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 800284a:	bf00      	nop
 800284c:	4b17      	ldr	r3, [pc, #92]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f003 0304 	and.w	r3, r3, #4
 8002854:	2b00      	cmp	r3, #0
 8002856:	d0f9      	beq.n	800284c <SystemCoreClockSetup+0x184>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8002858:	4b14      	ldr	r3, [pc, #80]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800285a:	4a1a      	ldr	r2, [pc, #104]	; (80028c4 <SystemCoreClockSetup+0x1fc>)
 800285c:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_90MHZ);
 800285e:	f241 1094 	movw	r0, #4500	; 0x1194
 8002862:	f7ff fecf 	bl	8002604 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8002866:	bf00      	nop
 8002868:	4b10      	ldr	r3, [pc, #64]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0f9      	beq.n	8002868 <SystemCoreClockSetup+0x1a0>
  {
    /* wait for PLL Lock */
  }

  SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 8002874:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002876:	4a14      	ldr	r2, [pc, #80]	; (80028c8 <SystemCoreClockSetup+0x200>)
 8002878:	609a      	str	r2, [r3, #8]
	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));


  delay(DELAY_CNT_50US_120MHZ);
 800287a:	f241 7070 	movw	r0, #6000	; 0x1770
 800287e:	f7ff fec1 	bl	8002604 <delay>
  while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8002882:	bf00      	nop
 8002884:	4b09      	ldr	r3, [pc, #36]	; (80028ac <SystemCoreClockSetup+0x1e4>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f003 0304 	and.w	r3, r3, #4
 800288c:	2b00      	cmp	r3, #0
 800288e:	d0f9      	beq.n	8002884 <SystemCoreClockSetup+0x1bc>
  {
    /* wait for PLL Lock */
  }

  SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 8002890:	4b0e      	ldr	r3, [pc, #56]	; (80028cc <SystemCoreClockSetup+0x204>)
 8002892:	2205      	movs	r2, #5
 8002894:	60da      	str	r2, [r3, #12]
    /* wait for PLL Lock */
  }
#endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */

  /* Enable selected clocks */
  SCU_CLK->CLKSET = ENABLE_SCUCLK;
 8002896:	4b09      	ldr	r3, [pc, #36]	; (80028bc <SystemCoreClockSetup+0x1f4>)
 8002898:	2200      	movs	r2, #0
 800289a:	605a      	str	r2, [r3, #4]
  PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
#endif

#endif  /* ENABLE_EXTCLK == 1  */

  SystemCoreClockUpdate();
 800289c:	f000 f818 	bl	80028d0 <SystemCoreClockUpdate>
}
 80028a0:	bf00      	nop
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	50004200 	.word	0x50004200
 80028a8:	50004400 	.word	0x50004400
 80028ac:	50004710 	.word	0x50004710
 80028b0:	50004700 	.word	0x50004700
 80028b4:	6b5fca6b 	.word	0x6b5fca6b
 80028b8:	01134f00 	.word	0x01134f00
 80028bc:	50004600 	.word	0x50004600
 80028c0:	01074f00 	.word	0x01074f00
 80028c4:	01044f00 	.word	0x01044f00
 80028c8:	01034f00 	.word	0x01034f00
 80028cc:	50004160 	.word	0x50004160

080028d0 <SystemCoreClockUpdate>:

__WEAK void SystemCoreClockUpdate(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b084      	sub	sp, #16
 80028d4:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80028d6:	4b2f      	ldr	r3, [pc, #188]	; (8002994 <SystemCoreClockUpdate+0xc4>)
 80028d8:	68db      	ldr	r3, [r3, #12]
 80028da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d03e      	beq.n	8002960 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80028e2:	4b2d      	ldr	r3, [pc, #180]	; (8002998 <SystemCoreClockUpdate+0xc8>)
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d002      	beq.n	80028f4 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80028ee:	4b2b      	ldr	r3, [pc, #172]	; (800299c <SystemCoreClockUpdate+0xcc>)
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	e002      	b.n	80028fa <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80028f4:	f000 f856 	bl	80029a4 <OSCHP_GetFrequency>
 80028f8:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80028fa:	4b27      	ldr	r3, [pc, #156]	; (8002998 <SystemCoreClockUpdate+0xc8>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	d020      	beq.n	8002948 <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 8002906:	4b24      	ldr	r3, [pc, #144]	; (8002998 <SystemCoreClockUpdate+0xc8>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	0e1b      	lsrs	r3, r3, #24
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	3301      	adds	r3, #1
 8002912:	607b      	str	r3, [r7, #4]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8002914:	4b20      	ldr	r3, [pc, #128]	; (8002998 <SystemCoreClockUpdate+0xc8>)
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800291e:	3301      	adds	r3, #1
 8002920:	603b      	str	r3, [r7, #0]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8002922:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <SystemCoreClockUpdate+0xc8>)
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	0c1b      	lsrs	r3, r3, #16
 8002928:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800292c:	3301      	adds	r3, #1
 800292e:	60bb      	str	r3, [r7, #8]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	68ba      	ldr	r2, [r7, #8]
 8002934:	fb02 f303 	mul.w	r3, r2, r3
 8002938:	68fa      	ldr	r2, [r7, #12]
 800293a:	fbb2 f2f3 	udiv	r2, r2, r3
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	fb02 f303 	mul.w	r3, r2, r3
 8002944:	60fb      	str	r3, [r7, #12]
 8002946:	e00d      	b.n	8002964 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 8002948:	4b13      	ldr	r3, [pc, #76]	; (8002998 <SystemCoreClockUpdate+0xc8>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002950:	3301      	adds	r3, #1
 8002952:	60bb      	str	r3, [r7, #8]
      
      temp = (temp / kdiv);
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	68bb      	ldr	r3, [r7, #8]
 8002958:	fbb2 f3f3 	udiv	r3, r2, r3
 800295c:	60fb      	str	r3, [r7, #12]
 800295e:	e001      	b.n	8002964 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8002960:	4b0e      	ldr	r3, [pc, #56]	; (800299c <SystemCoreClockUpdate+0xcc>)
 8002962:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8002964:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <SystemCoreClockUpdate+0xc4>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	b2db      	uxtb	r3, r3
 800296a:	3301      	adds	r3, #1
 800296c:	68fa      	ldr	r2, [r7, #12]
 800296e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002972:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8002974:	4b07      	ldr	r3, [pc, #28]	; (8002994 <SystemCoreClockUpdate+0xc4>)
 8002976:	691b      	ldr	r3, [r3, #16]
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	3301      	adds	r3, #1
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	fbb2 f3f3 	udiv	r3, r2, r3
 8002984:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 8002986:	4a06      	ldr	r2, [pc, #24]	; (80029a0 <SystemCoreClockUpdate+0xd0>)
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6013      	str	r3, [r2, #0]
}
 800298c:	bf00      	nop
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	50004600 	.word	0x50004600
 8002998:	50004710 	.word	0x50004710
 800299c:	016e3600 	.word	0x016e3600
 80029a0:	2000ffc0 	.word	0x2000ffc0

080029a4 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
 80029a8:	4b02      	ldr	r3, [pc, #8]	; (80029b4 <OSCHP_GetFrequency+0x10>)
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	00b71b00 	.word	0x00b71b00

080029b8 <_sbrk>:

// defined in linker script
extern caddr_t Heap_Bank1_Start;
extern caddr_t Heap_Bank1_End;
caddr_t _sbrk(int nbytes)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b084      	sub	sp, #16
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  static caddr_t heap_ptr = NULL;
  caddr_t base;

  if (heap_ptr == NULL) {
 80029c0:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <_sbrk+0x5c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d102      	bne.n	80029ce <_sbrk+0x16>
    heap_ptr = (caddr_t)&Heap_Bank1_Start;
 80029c8:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <_sbrk+0x5c>)
 80029ca:	4a13      	ldr	r2, [pc, #76]	; (8002a18 <_sbrk+0x60>)
 80029cc:	601a      	str	r2, [r3, #0]
  }

  base = heap_ptr;
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <_sbrk+0x5c>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	60fb      	str	r3, [r7, #12]

  /* heap word alignment */
  nbytes = (nbytes + 3) & ~0x3U;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	3303      	adds	r3, #3
 80029d8:	f023 0303 	bic.w	r3, r3, #3
 80029dc:	607b      	str	r3, [r7, #4]
  if ((caddr_t)&Heap_Bank1_End > (heap_ptr + nbytes))
 80029de:	4b0d      	ldr	r3, [pc, #52]	; (8002a14 <_sbrk+0x5c>)
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4413      	add	r3, r2
 80029e6:	4a0d      	ldr	r2, [pc, #52]	; (8002a1c <_sbrk+0x64>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d207      	bcs.n	80029fc <_sbrk+0x44>
  {
    heap_ptr += nbytes;
 80029ec:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <_sbrk+0x5c>)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	4413      	add	r3, r2
 80029f4:	4a07      	ldr	r2, [pc, #28]	; (8002a14 <_sbrk+0x5c>)
 80029f6:	6013      	str	r3, [r2, #0]
    return (base);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	e006      	b.n	8002a0a <_sbrk+0x52>
  }
  else
  {
    /* Heap overflow */
    errno = ENOMEM;
 80029fc:	f000 f818 	bl	8002a30 <__errno>
 8002a00:	4603      	mov	r3, r0
 8002a02:	220c      	movs	r2, #12
 8002a04:	601a      	str	r2, [r3, #0]
    return ((caddr_t)-1);
 8002a06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	bf00      	nop
 8002a14:	200004c0 	.word	0x200004c0
 8002a18:	200004c8 	.word	0x200004c8
 8002a1c:	2000ffc0 	.word	0x2000ffc0

08002a20 <_init>:

/* Init */
void _init(void)
{}
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	bf00      	nop
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr
	...

08002a30 <__errno>:
 8002a30:	4b01      	ldr	r3, [pc, #4]	; (8002a38 <__errno+0x8>)
 8002a32:	6818      	ldr	r0, [r3, #0]
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000000 	.word	0x20000000

08002a3c <__libc_init_array>:
 8002a3c:	b570      	push	{r4, r5, r6, lr}
 8002a3e:	4e0d      	ldr	r6, [pc, #52]	; (8002a74 <__libc_init_array+0x38>)
 8002a40:	4d0d      	ldr	r5, [pc, #52]	; (8002a78 <__libc_init_array+0x3c>)
 8002a42:	1b76      	subs	r6, r6, r5
 8002a44:	10b6      	asrs	r6, r6, #2
 8002a46:	d006      	beq.n	8002a56 <__libc_init_array+0x1a>
 8002a48:	2400      	movs	r4, #0
 8002a4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a4e:	3401      	adds	r4, #1
 8002a50:	4798      	blx	r3
 8002a52:	42a6      	cmp	r6, r4
 8002a54:	d1f9      	bne.n	8002a4a <__libc_init_array+0xe>
 8002a56:	4e09      	ldr	r6, [pc, #36]	; (8002a7c <__libc_init_array+0x40>)
 8002a58:	4d09      	ldr	r5, [pc, #36]	; (8002a80 <__libc_init_array+0x44>)
 8002a5a:	1b76      	subs	r6, r6, r5
 8002a5c:	f7ff ffe0 	bl	8002a20 <_init>
 8002a60:	10b6      	asrs	r6, r6, #2
 8002a62:	d006      	beq.n	8002a72 <__libc_init_array+0x36>
 8002a64:	2400      	movs	r4, #0
 8002a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a6a:	3401      	adds	r4, #1
 8002a6c:	4798      	blx	r3
 8002a6e:	42a6      	cmp	r6, r4
 8002a70:	d1f9      	bne.n	8002a66 <__libc_init_array+0x2a>
 8002a72:	bd70      	pop	{r4, r5, r6, pc}
 8002a74:	20000430 	.word	0x20000430
 8002a78:	20000430 	.word	0x20000430
 8002a7c:	20000430 	.word	0x20000430
 8002a80:	20000430 	.word	0x20000430

08002a84 <memcpy>:
 8002a84:	4684      	mov	ip, r0
 8002a86:	ea41 0300 	orr.w	r3, r1, r0
 8002a8a:	f013 0303 	ands.w	r3, r3, #3
 8002a8e:	d16d      	bne.n	8002b6c <memcpy+0xe8>
 8002a90:	3a40      	subs	r2, #64	; 0x40
 8002a92:	d341      	bcc.n	8002b18 <memcpy+0x94>
 8002a94:	f851 3b04 	ldr.w	r3, [r1], #4
 8002a98:	f840 3b04 	str.w	r3, [r0], #4
 8002a9c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002aa0:	f840 3b04 	str.w	r3, [r0], #4
 8002aa4:	f851 3b04 	ldr.w	r3, [r1], #4
 8002aa8:	f840 3b04 	str.w	r3, [r0], #4
 8002aac:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ab0:	f840 3b04 	str.w	r3, [r0], #4
 8002ab4:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ab8:	f840 3b04 	str.w	r3, [r0], #4
 8002abc:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ac0:	f840 3b04 	str.w	r3, [r0], #4
 8002ac4:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ac8:	f840 3b04 	str.w	r3, [r0], #4
 8002acc:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ad0:	f840 3b04 	str.w	r3, [r0], #4
 8002ad4:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ad8:	f840 3b04 	str.w	r3, [r0], #4
 8002adc:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ae0:	f840 3b04 	str.w	r3, [r0], #4
 8002ae4:	f851 3b04 	ldr.w	r3, [r1], #4
 8002ae8:	f840 3b04 	str.w	r3, [r0], #4
 8002aec:	f851 3b04 	ldr.w	r3, [r1], #4
 8002af0:	f840 3b04 	str.w	r3, [r0], #4
 8002af4:	f851 3b04 	ldr.w	r3, [r1], #4
 8002af8:	f840 3b04 	str.w	r3, [r0], #4
 8002afc:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b00:	f840 3b04 	str.w	r3, [r0], #4
 8002b04:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b08:	f840 3b04 	str.w	r3, [r0], #4
 8002b0c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b10:	f840 3b04 	str.w	r3, [r0], #4
 8002b14:	3a40      	subs	r2, #64	; 0x40
 8002b16:	d2bd      	bcs.n	8002a94 <memcpy+0x10>
 8002b18:	3230      	adds	r2, #48	; 0x30
 8002b1a:	d311      	bcc.n	8002b40 <memcpy+0xbc>
 8002b1c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b20:	f840 3b04 	str.w	r3, [r0], #4
 8002b24:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b28:	f840 3b04 	str.w	r3, [r0], #4
 8002b2c:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b30:	f840 3b04 	str.w	r3, [r0], #4
 8002b34:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b38:	f840 3b04 	str.w	r3, [r0], #4
 8002b3c:	3a10      	subs	r2, #16
 8002b3e:	d2ed      	bcs.n	8002b1c <memcpy+0x98>
 8002b40:	320c      	adds	r2, #12
 8002b42:	d305      	bcc.n	8002b50 <memcpy+0xcc>
 8002b44:	f851 3b04 	ldr.w	r3, [r1], #4
 8002b48:	f840 3b04 	str.w	r3, [r0], #4
 8002b4c:	3a04      	subs	r2, #4
 8002b4e:	d2f9      	bcs.n	8002b44 <memcpy+0xc0>
 8002b50:	3204      	adds	r2, #4
 8002b52:	d008      	beq.n	8002b66 <memcpy+0xe2>
 8002b54:	07d2      	lsls	r2, r2, #31
 8002b56:	bf1c      	itt	ne
 8002b58:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8002b5c:	f800 3b01 	strbne.w	r3, [r0], #1
 8002b60:	d301      	bcc.n	8002b66 <memcpy+0xe2>
 8002b62:	880b      	ldrh	r3, [r1, #0]
 8002b64:	8003      	strh	r3, [r0, #0]
 8002b66:	4660      	mov	r0, ip
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	2a08      	cmp	r2, #8
 8002b6e:	d313      	bcc.n	8002b98 <memcpy+0x114>
 8002b70:	078b      	lsls	r3, r1, #30
 8002b72:	d08d      	beq.n	8002a90 <memcpy+0xc>
 8002b74:	f010 0303 	ands.w	r3, r0, #3
 8002b78:	d08a      	beq.n	8002a90 <memcpy+0xc>
 8002b7a:	f1c3 0304 	rsb	r3, r3, #4
 8002b7e:	1ad2      	subs	r2, r2, r3
 8002b80:	07db      	lsls	r3, r3, #31
 8002b82:	bf1c      	itt	ne
 8002b84:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8002b88:	f800 3b01 	strbne.w	r3, [r0], #1
 8002b8c:	d380      	bcc.n	8002a90 <memcpy+0xc>
 8002b8e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8002b92:	f820 3b02 	strh.w	r3, [r0], #2
 8002b96:	e77b      	b.n	8002a90 <memcpy+0xc>
 8002b98:	3a04      	subs	r2, #4
 8002b9a:	d3d9      	bcc.n	8002b50 <memcpy+0xcc>
 8002b9c:	3a01      	subs	r2, #1
 8002b9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ba2:	f800 3b01 	strb.w	r3, [r0], #1
 8002ba6:	d2f9      	bcs.n	8002b9c <memcpy+0x118>
 8002ba8:	780b      	ldrb	r3, [r1, #0]
 8002baa:	7003      	strb	r3, [r0, #0]
 8002bac:	784b      	ldrb	r3, [r1, #1]
 8002bae:	7043      	strb	r3, [r0, #1]
 8002bb0:	788b      	ldrb	r3, [r1, #2]
 8002bb2:	7083      	strb	r3, [r0, #2]
 8002bb4:	4660      	mov	r0, ip
 8002bb6:	4770      	bx	lr
 8002bb8:	01000100 	.word	0x01000100
 8002bbc:	00000000 	.word	0x00000000
 8002bc0:	01000000 	.word	0x01000000
 8002bc4:	01000101 	.word	0x01000101
 8002bc8:	01010100 	.word	0x01010100
 8002bcc:	00000100 	.word	0x00000100
 8002bd0:	01000100 	.word	0x01000100
 8002bd4:	00000101 	.word	0x00000101
 8002bd8:	01010100 	.word	0x01010100
 8002bdc:	00000100 	.word	0x00000100
 8002be0:	00000000 	.word	0x00000000
 8002be4:	01010100 	.word	0x01010100
 8002be8:	01010100 	.word	0x01010100
 8002bec:	01000000 	.word	0x01000000
 8002bf0:	01000101 	.word	0x01000101
 8002bf4:	01000101 	.word	0x01000101
 8002bf8:	00000101 	.word	0x00000101
 8002bfc:	01000100 	.word	0x01000100
 8002c00:	01000101 	.word	0x01000101
 8002c04:	01000000 	.word	0x01000000
 8002c08:	01000100 	.word	0x01000100
 8002c0c:	01000000 	.word	0x01000000
 8002c10:	00000003 	.word	0x00000003
 8002c14:	00000000 	.word	0x00000000

08002c18 <_global_impure_ptr>:
 8002c18:	20000008                                ... 
