#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 23 12:47:46 2022
# Process ID: 4860
# Current directory: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14048 C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/vivado.log
# Journal file: C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1076.531 ; gain = 0.000
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:61]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:61]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:61]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:61]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:61]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
CRITICAL WARNING: [HDL 9-806] Syntax error near "o_param_s". [C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd:62]
update_module_reference design_1_calcul_param_2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_7bits
Adding component instance block -- xilinx.com:module_ref:mef_decod_i2s_v1b:1.0 - MEF_decodeur_i2s
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_droite
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_gauche
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b:1.0 - registre_decalage_24bits
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_nbits_0
Adding component instance block -- xilinx.com:module_ref:mef_cod_i2s_vsb:1.0 - mef_cod_i2s_vsb_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b_fd:1.0 - reg_dec_24b_fd_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:affhexPmodSSD_v3:1.0 - M10_conversion_affichage
Adding component instance block -- xilinx.com:module_ref:calcul_param_1:1.0 - M5_parametre_1
Adding component instance block -- xilinx.com:module_ref:calcul_param_2:1.0 - M6_parametre_2
Adding component instance block -- xilinx.com:module_ref:calcul_param_3:1.0 - M7_parametre_3
Adding component instance block -- xilinx.com:module_ref:module_commande:1.0 - M8_commande
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_fonction
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_parametre
Adding component instance block -- xilinx.com:module_ref:sig_fct_3:1.0 - M4_fonction3
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M2_fonction_distortion_dure1
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M3_fonction_distorsion_dure2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - parametre_0
Successfully read diagram <design_1> from block design file <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_calcul_param_2_0_0 from calcul_param_2_v1_0 1.0 to calcul_param_2_v1_0 1.0
Wrote  : <C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1216.910 ; gain = 140.379
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:01:10 . Memory (MB): peak = 1216.910 ; gain = 140.379
update_module_reference design_1_calcul_param_2_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'calcul_param_2'.
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1235.309 ; gain = 14.234
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
update_module_reference design_1_calcul_param_2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_7bits
Adding component instance block -- xilinx.com:module_ref:mef_decod_i2s_v1b:1.0 - MEF_decodeur_i2s
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_droite
Adding component instance block -- xilinx.com:module_ref:reg_24b:1.0 - registre_24bits_gauche
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b:1.0 - registre_decalage_24bits
Adding component instance block -- xilinx.com:module_ref:compteur_nbits:1.0 - compteur_nbits_0
Adding component instance block -- xilinx.com:module_ref:mef_cod_i2s_vsb:1.0 - mef_cod_i2s_vsb_0
Adding component instance block -- xilinx.com:module_ref:mux2:1.0 - mux2_0
Adding component instance block -- xilinx.com:module_ref:reg_dec_24b_fd:1.0 - reg_dec_24b_fd_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:affhexPmodSSD_v3:1.0 - M10_conversion_affichage
Adding component instance block -- xilinx.com:module_ref:calcul_param_1:1.0 - M5_parametre_1
Adding component instance block -- xilinx.com:module_ref:calcul_param_3:1.0 - M7_parametre_3
Adding component instance block -- xilinx.com:module_ref:module_commande:1.0 - M8_commande
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_fonction
Adding component instance block -- xilinx.com:module_ref:mux4:1.0 - Multiplexeur_choix_parametre
Adding component instance block -- xilinx.com:module_ref:sig_fct_3:1.0 - M4_fonction3
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M2_fonction_distortion_dure1
Adding component instance block -- xilinx.com:module_ref:sig_fct_sat_dure:1.0 - M3_fonction_distorsion_dure2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - parametre_0
Adding component instance block -- xilinx.com:module_ref:calcul_param_2:1.0 - M6_parametre_2
Successfully read diagram <design_1> from block design file <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_calcul_param_2_0_0 from calcul_param_2_v1_0 1.0 to calcul_param_2_v1_0 1.0
Wrote  : <C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1241.973 ; gain = 4.645
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1241.973 ; gain = 4.645
open_bd_design {C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
source C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/schema.tcl
# highlight_objects [get_bd_cells M5_parametre_1] -color red
# highlight_objects [get_bd_cells M6_parametre_2] -color red
# highlight_objects [get_bd_cells M8_commande] -color red
# highlight_objects [get_bd_cells M1_decodeur_i2s/MEF_decodeur_i2s] -color red
# set curDir [get_property DIRECTORY [current_project]]
# set_property location {1 178 353} [get_bd_cells M1_decodeur_i2s]
# set_property location {2 448 219} [get_bd_cells M2_fonction_distortion_dure1]
# set_property location {2 434 305} [get_bd_cells M3_fonction_distorsion_dure2]
# set_property location {2 410 384} [get_bd_cells M4_fonction3]
# set_property location {2.5 737 268} [get_bd_cells Multiplexeur_choix_fonction]
# set_property location {1 139 570} [get_bd_cells M9_codeur_i2s]
# set_property location {2 429 734} [get_bd_cells M8_commande]
# set_property location {3.5 1059 166} [get_bd_cells M5_parametre_1]
# set_property location {4 1057 59} [get_bd_cells parametre_0]
# set_property location {4 1026 341} [get_bd_cells M6_parametre_2]
# set_property location {4 1070 477} [get_bd_cells M7_parametre_3]
# set_property location {4.5 1369 284} [get_bd_cells Multiplexeur_choix_parametre]
# set_property location {5.5 1637 268} [get_bd_cells M10_conversion_affichage]
# set_property location {-72 570} [get_bd_ports o_pbdat]
# set_property location {-134 728} [get_bd_ports i_btn]
# set_property location {-116 750} [get_bd_ports i_sw]
# set_property location {-89 380} [get_bd_ports clk_100MHz]
# set_property location {-95 357} [get_bd_ports i_lrc]
# set_property location {-96 341} [get_bd_ports i_recdat]
# set_property location {2130 272} [get_bd_ports JPmod]
# set_property location {2130 120} [get_bd_ports o_param]
# set_property location {2130 700} [get_bd_ports o_sel_fct]
# set_property location {2130 725} [get_bd_ports o_sel_par]
# set_property USER_COMMENTS.comment_1 {Modules à modifier:
# MEF_decodeur_i2s (dans M1_decodeur_i2s)
# M5_parametre_1
# M6_parametre_2
# M8_commande
# Pour plus de clarté, vous pouvez cacher les fils pour les horloges
# et les resets dans les paramètres (engrenage en haut a droite de cette fenêtre).
# } [current_bd_design]
update_compile_order -fileset sources_1
add_files -norecurse {{D:/APP2 S4/Adder_1bit.vhd} {D:/APP2 S4/Adder_8bit.vhd}}
update_compile_order -fileset sources_1
file mkdir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new
close [ open C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Add_24bits.vhd w ]
add_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/new/Add_24bits.vhd
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_24bits_droite/i_reset (associated clock /M1_decodeur_i2s/registre_24bits_droite/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_24bits_gauche/i_reset (associated clock /M1_decodeur_i2s/registre_24bits_gauche/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M1_decodeur_i2s/registre_decalage_24bits/i_reset (associated clock /M1_decodeur_i2s/registre_decalage_24bits/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M9_codeur_i2s/reg_dec_24b_fd_0/i_reset (associated clock /M9_codeur_i2s/reg_dec_24b_fd_0/i_clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-1348] Reset pin /M10_conversion_affichage/reset (associated clock /M10_conversion_affichage/clk) is connected to asynchronous reset source /M8_commande/o_reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_100MHz.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/M1_decodeur_i2s/registre_decalage_24bits/i_load
/M1_decodeur_i2s/registre_decalage_24bits/i_dat_load

Wrote  : <C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
VHDL Output written to : c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/M1_decodeur_i2s/registre_decalage_24bits/i_load
/M1_decodeur_i2s/registre_decalage_24bits/i_dat_load

Wrote  : <C:\Users\antho\Documents\Programmes\S4APP2\pb_logique_seq\pb_logique_seq.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
VHDL Output written to : c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/ui/bd_a93fd001.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block M6_parametre_2 .
Exporting to file c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File c:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simul_module_sig_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simul_module_sig_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj simul_module_sig_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/compteur_nbits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'compteur_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mef_decod_i2s_v1b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_decod_i2s_v1b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/reg_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mef_cod_i2s_vsb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mef_cod_i2s_vsb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/reg_dec_24b_fd.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_dec_24b_fd'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/affhex_pmodssd_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'affhexPmodSSD_v3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calcul_param_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/conditionne_btn_v7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conditionne_btn_v7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/strb_gen_v3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'strb_gen'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/module_commande.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_commande'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sources_1/imports/new/sig_fct_sat_dure.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sig_fct_sat_dure'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_0/sim/design_1_compteur_nbits_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_decod_i2s_v1b_0_0/sim/design_1_mef_decod_i2s_v1b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_decod_i2s_v1b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_0/sim/design_1_reg_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_24b_0_1/sim/design_1_reg_24b_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_24b_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_0_0/sim/design_1_reg_dec_24b_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_compteur_nbits_0_1/sim/design_1_compteur_nbits_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_compteur_nbits_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mef_cod_i2s_vsb_0_0/sim/design_1_mef_cod_i2s_vsb_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mef_cod_i2s_vsb_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux2_0_0/sim/design_1_mux2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_reg_dec_24b_fd_0_0/sim/design_1_reg_dec_24b_fd_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_reg_dec_24b_fd_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_affhexPmodSSD_v3_0_0/sim/design_1_affhexPmodSSD_v3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_affhexPmodSSD_v3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_1_0_0/sim/design_1_calcul_param_1_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_1_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_2_0_0/sim/design_1_calcul_param_2_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_2_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_calcul_param_3_0_0/sim/design_1_calcul_param_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_calcul_param_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_module_commande_0_0/sim/design_1_module_commande_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_module_commande_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_0/sim/design_1_mux4_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_mux4_0_1/sim/design_1_mux4_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_mux4_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_3_0_0/sim/design_1_sig_fct_3_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_3_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_0/sim/design_1_sig_fct_sat_dure_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/ip/design_1_sig_fct_sat_dure_0_1/sim/design_1_sig_fct_sat_dure_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_sig_fct_sat_dure_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'M1_decodeur_i2s_imp_17RYJKZ'
INFO: [VRFC 10-3107] analyzing entity 'M9_codeur_i2s_imp_1VJCTGL'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simul_module_sig_tb'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1515.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.sim/sim_1/behav/xsim'
"xelab -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ae302d5aa3284400815652c101d33dae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L xlconstant_v1_1_7 -L xlslice_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simul_module_sig_tb_behav xil_defaultlib.simul_module_sig_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.compteur_nbits [\compteur_nbits(nbits=7)\]
Compiling architecture design_1_compteur_nbits_0_1_arch of entity xil_defaultlib.design_1_compteur_nbits_0_1 [design_1_compteur_nbits_0_1_defa...]
Compiling architecture behavioral of entity xil_defaultlib.mef_cod_i2s_vsb [mef_cod_i2s_vsb_default]
Compiling architecture design_1_mef_cod_i2s_vsb_0_0_arch of entity xil_defaultlib.design_1_mef_cod_i2s_vsb_0_0 [design_1_mef_cod_i2s_vsb_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture design_1_mux2_0_0_arch of entity xil_defaultlib.design_1_mux2_0_0 [design_1_mux2_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b_fd [reg_dec_24b_fd_default]
Compiling architecture design_1_reg_dec_24b_fd_0_0_arch of entity xil_defaultlib.design_1_reg_dec_24b_fd_0_0 [design_1_reg_dec_24b_fd_0_0_defa...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_1
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling architecture structure of entity xil_defaultlib.M9_codeur_i2s_imp_1VJCTGL [m9_codeur_i2s_imp_1vjctgl_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.affhexPmodSSD_v3 [affhexpmodssd_v3_default]
Compiling architecture design_1_affhexpmodssd_v3_0_0_arch of entity xil_defaultlib.design_1_affhexPmodSSD_v3_0_0 [design_1_affhexpmodssd_v3_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.mef_decod_i2s_v1b [mef_decod_i2s_v1b_default]
Compiling architecture design_1_mef_decod_i2s_v1b_0_0_arch of entity xil_defaultlib.design_1_mef_decod_i2s_v1b_0_0 [design_1_mef_decod_i2s_v1b_0_0_d...]
Compiling architecture design_1_compteur_nbits_0_0_arch of entity xil_defaultlib.design_1_compteur_nbits_0_0 [design_1_compteur_nbits_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.reg_24b [reg_24b_default]
Compiling architecture design_1_reg_24b_0_0_arch of entity xil_defaultlib.design_1_reg_24b_0_0 [design_1_reg_24b_0_0_default]
Compiling architecture design_1_reg_24b_0_1_arch of entity xil_defaultlib.design_1_reg_24b_0_1 [design_1_reg_24b_0_1_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_dec_24b [reg_dec_24b_default]
Compiling architecture design_1_reg_dec_24b_0_0_arch of entity xil_defaultlib.design_1_reg_dec_24b_0_0 [design_1_reg_dec_24b_0_0_default]
Compiling architecture structure of entity xil_defaultlib.M1_decodeur_i2s_imp_17RYJKZ [m1_decodeur_i2s_imp_17ryjkz_defa...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_sat_dure [\sig_fct_sat_dure(c_ech_u24_max=...]
Compiling architecture design_1_sig_fct_sat_dure_0_0_arch of entity xil_defaultlib.design_1_sig_fct_sat_dure_0_0 [design_1_sig_fct_sat_dure_0_0_de...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_sat_dure [sig_fct_sat_dure_default]
Compiling architecture design_1_sig_fct_sat_dure_0_1_arch of entity xil_defaultlib.design_1_sig_fct_sat_dure_0_1 [design_1_sig_fct_sat_dure_0_1_de...]
Compiling architecture behavioral of entity xil_defaultlib.sig_fct_3 [sig_fct_3_default]
Compiling architecture design_1_sig_fct_3_0_0_arch of entity xil_defaultlib.design_1_sig_fct_3_0_0 [design_1_sig_fct_3_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_1 [calcul_param_1_default]
Compiling architecture design_1_calcul_param_1_0_0_arch of entity xil_defaultlib.design_1_calcul_param_1_0_0 [design_1_calcul_param_1_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_2 [calcul_param_2_default]
Compiling architecture design_1_calcul_param_2_0_0_arch of entity xil_defaultlib.design_1_calcul_param_2_0_0 [design_1_calcul_param_2_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.calcul_param_3 [calcul_param_3_default]
Compiling architecture design_1_calcul_param_3_0_0_arch of entity xil_defaultlib.design_1_calcul_param_3_0_0 [design_1_calcul_param_3_0_0_defa...]
Compiling architecture behavioral of entity xil_defaultlib.strb_gen [strb_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.conditionne_btn_v7 [conditionne_btn_v7_default]
Compiling architecture behavior of entity xil_defaultlib.module_commande [module_commande_default]
Compiling architecture design_1_module_commande_0_0_arch of entity xil_defaultlib.design_1_module_commande_0_0 [design_1_module_commande_0_0_def...]
Compiling architecture behavioral of entity xil_defaultlib.mux4 [mux4_default]
Compiling architecture design_1_mux4_0_0_arch of entity xil_defaultlib.design_1_mux4_0_0 [design_1_mux4_0_0_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4 [\mux4(input_length=8)\]
Compiling architecture design_1_mux4_0_1_arch of entity xil_defaultlib.design_1_mux4_0_1 [design_1_mux4_0_1_default]
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture behavioral of entity xil_defaultlib.simul_module_sig_tb
Built simulation snapshot simul_module_sig_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.sim/sim_1/behav/xsim/xsim.dir/simul_module_sig_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 23 18:55:13 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/antho/Documents/Programmes/S4APP2/pb_logique_seq/pb_logique_seq.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simul_module_sig_tb_behav -key {Behavioral:sim_1:Functional:simul_module_sig_tb} -tclbatch {simul_module_sig_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
