// Seed: 1847371959
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input id_8
);
  logic id_9;
  logic id_10;
  type_17(
      1'h0, 1
  );
endmodule
