
VREF_L011K4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c78  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002d38  08002d38  00003d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002da4  08002da4  0000400c  2**0
                  CONTENTS
  4 .ARM          00000008  08002da4  08002da4  00003da4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002dac  08002dac  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002dac  08002dac  00003dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002db0  08002db0  00003db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002db4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  2000000c  08002dc0  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000011c  08002dc0  0000411c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b08  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000162a  00000000  00000000  0000cb3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000728  00000000  00000000  0000e168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000588  00000000  00000000  0000e890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010773  00000000  00000000  0000ee18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009b24  00000000  00000000  0001f58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000659be  00000000  00000000  000290af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008ea6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000018a4  00000000  00000000  0008eab0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  00090354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002d20 	.word	0x08002d20

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002d20 	.word	0x08002d20

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	@ (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	@ (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__udivmoddi4>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	4657      	mov	r7, sl
 8000264:	464e      	mov	r6, r9
 8000266:	4645      	mov	r5, r8
 8000268:	46de      	mov	lr, fp
 800026a:	b5e0      	push	{r5, r6, r7, lr}
 800026c:	0004      	movs	r4, r0
 800026e:	000d      	movs	r5, r1
 8000270:	4692      	mov	sl, r2
 8000272:	4699      	mov	r9, r3
 8000274:	b083      	sub	sp, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d830      	bhi.n	80002dc <__udivmoddi4+0x7c>
 800027a:	d02d      	beq.n	80002d8 <__udivmoddi4+0x78>
 800027c:	4649      	mov	r1, r9
 800027e:	4650      	mov	r0, sl
 8000280:	f000 f8ba 	bl	80003f8 <__clzdi2>
 8000284:	0029      	movs	r1, r5
 8000286:	0006      	movs	r6, r0
 8000288:	0020      	movs	r0, r4
 800028a:	f000 f8b5 	bl	80003f8 <__clzdi2>
 800028e:	1a33      	subs	r3, r6, r0
 8000290:	4698      	mov	r8, r3
 8000292:	3b20      	subs	r3, #32
 8000294:	d434      	bmi.n	8000300 <__udivmoddi4+0xa0>
 8000296:	469b      	mov	fp, r3
 8000298:	4653      	mov	r3, sl
 800029a:	465a      	mov	r2, fp
 800029c:	4093      	lsls	r3, r2
 800029e:	4642      	mov	r2, r8
 80002a0:	001f      	movs	r7, r3
 80002a2:	4653      	mov	r3, sl
 80002a4:	4093      	lsls	r3, r2
 80002a6:	001e      	movs	r6, r3
 80002a8:	42af      	cmp	r7, r5
 80002aa:	d83b      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80002ac:	42af      	cmp	r7, r5
 80002ae:	d100      	bne.n	80002b2 <__udivmoddi4+0x52>
 80002b0:	e079      	b.n	80003a6 <__udivmoddi4+0x146>
 80002b2:	465b      	mov	r3, fp
 80002b4:	1ba4      	subs	r4, r4, r6
 80002b6:	41bd      	sbcs	r5, r7
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	da00      	bge.n	80002be <__udivmoddi4+0x5e>
 80002bc:	e076      	b.n	80003ac <__udivmoddi4+0x14c>
 80002be:	2200      	movs	r2, #0
 80002c0:	2300      	movs	r3, #0
 80002c2:	9200      	str	r2, [sp, #0]
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	2301      	movs	r3, #1
 80002c8:	465a      	mov	r2, fp
 80002ca:	4093      	lsls	r3, r2
 80002cc:	9301      	str	r3, [sp, #4]
 80002ce:	2301      	movs	r3, #1
 80002d0:	4642      	mov	r2, r8
 80002d2:	4093      	lsls	r3, r2
 80002d4:	9300      	str	r3, [sp, #0]
 80002d6:	e029      	b.n	800032c <__udivmoddi4+0xcc>
 80002d8:	4282      	cmp	r2, r0
 80002da:	d9cf      	bls.n	800027c <__udivmoddi4+0x1c>
 80002dc:	2200      	movs	r2, #0
 80002de:	2300      	movs	r3, #0
 80002e0:	9200      	str	r2, [sp, #0]
 80002e2:	9301      	str	r3, [sp, #4]
 80002e4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <__udivmoddi4+0x8e>
 80002ea:	601c      	str	r4, [r3, #0]
 80002ec:	605d      	str	r5, [r3, #4]
 80002ee:	9800      	ldr	r0, [sp, #0]
 80002f0:	9901      	ldr	r1, [sp, #4]
 80002f2:	b003      	add	sp, #12
 80002f4:	bcf0      	pop	{r4, r5, r6, r7}
 80002f6:	46bb      	mov	fp, r7
 80002f8:	46b2      	mov	sl, r6
 80002fa:	46a9      	mov	r9, r5
 80002fc:	46a0      	mov	r8, r4
 80002fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000300:	4642      	mov	r2, r8
 8000302:	469b      	mov	fp, r3
 8000304:	2320      	movs	r3, #32
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	4652      	mov	r2, sl
 800030a:	40da      	lsrs	r2, r3
 800030c:	4641      	mov	r1, r8
 800030e:	0013      	movs	r3, r2
 8000310:	464a      	mov	r2, r9
 8000312:	408a      	lsls	r2, r1
 8000314:	0017      	movs	r7, r2
 8000316:	4642      	mov	r2, r8
 8000318:	431f      	orrs	r7, r3
 800031a:	4653      	mov	r3, sl
 800031c:	4093      	lsls	r3, r2
 800031e:	001e      	movs	r6, r3
 8000320:	42af      	cmp	r7, r5
 8000322:	d9c3      	bls.n	80002ac <__udivmoddi4+0x4c>
 8000324:	2200      	movs	r2, #0
 8000326:	2300      	movs	r3, #0
 8000328:	9200      	str	r2, [sp, #0]
 800032a:	9301      	str	r3, [sp, #4]
 800032c:	4643      	mov	r3, r8
 800032e:	2b00      	cmp	r3, #0
 8000330:	d0d8      	beq.n	80002e4 <__udivmoddi4+0x84>
 8000332:	07fb      	lsls	r3, r7, #31
 8000334:	0872      	lsrs	r2, r6, #1
 8000336:	431a      	orrs	r2, r3
 8000338:	4646      	mov	r6, r8
 800033a:	087b      	lsrs	r3, r7, #1
 800033c:	e00e      	b.n	800035c <__udivmoddi4+0xfc>
 800033e:	42ab      	cmp	r3, r5
 8000340:	d101      	bne.n	8000346 <__udivmoddi4+0xe6>
 8000342:	42a2      	cmp	r2, r4
 8000344:	d80c      	bhi.n	8000360 <__udivmoddi4+0x100>
 8000346:	1aa4      	subs	r4, r4, r2
 8000348:	419d      	sbcs	r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	1924      	adds	r4, r4, r4
 800034e:	416d      	adcs	r5, r5
 8000350:	2100      	movs	r1, #0
 8000352:	3e01      	subs	r6, #1
 8000354:	1824      	adds	r4, r4, r0
 8000356:	414d      	adcs	r5, r1
 8000358:	2e00      	cmp	r6, #0
 800035a:	d006      	beq.n	800036a <__udivmoddi4+0x10a>
 800035c:	42ab      	cmp	r3, r5
 800035e:	d9ee      	bls.n	800033e <__udivmoddi4+0xde>
 8000360:	3e01      	subs	r6, #1
 8000362:	1924      	adds	r4, r4, r4
 8000364:	416d      	adcs	r5, r5
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__udivmoddi4+0xfc>
 800036a:	9800      	ldr	r0, [sp, #0]
 800036c:	9901      	ldr	r1, [sp, #4]
 800036e:	465b      	mov	r3, fp
 8000370:	1900      	adds	r0, r0, r4
 8000372:	4169      	adcs	r1, r5
 8000374:	2b00      	cmp	r3, #0
 8000376:	db24      	blt.n	80003c2 <__udivmoddi4+0x162>
 8000378:	002b      	movs	r3, r5
 800037a:	465a      	mov	r2, fp
 800037c:	4644      	mov	r4, r8
 800037e:	40d3      	lsrs	r3, r2
 8000380:	002a      	movs	r2, r5
 8000382:	40e2      	lsrs	r2, r4
 8000384:	001c      	movs	r4, r3
 8000386:	465b      	mov	r3, fp
 8000388:	0015      	movs	r5, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	db2a      	blt.n	80003e4 <__udivmoddi4+0x184>
 800038e:	0026      	movs	r6, r4
 8000390:	409e      	lsls	r6, r3
 8000392:	0033      	movs	r3, r6
 8000394:	0026      	movs	r6, r4
 8000396:	4647      	mov	r7, r8
 8000398:	40be      	lsls	r6, r7
 800039a:	0032      	movs	r2, r6
 800039c:	1a80      	subs	r0, r0, r2
 800039e:	4199      	sbcs	r1, r3
 80003a0:	9000      	str	r0, [sp, #0]
 80003a2:	9101      	str	r1, [sp, #4]
 80003a4:	e79e      	b.n	80002e4 <__udivmoddi4+0x84>
 80003a6:	42a3      	cmp	r3, r4
 80003a8:	d8bc      	bhi.n	8000324 <__udivmoddi4+0xc4>
 80003aa:	e782      	b.n	80002b2 <__udivmoddi4+0x52>
 80003ac:	4642      	mov	r2, r8
 80003ae:	2320      	movs	r3, #32
 80003b0:	2100      	movs	r1, #0
 80003b2:	1a9b      	subs	r3, r3, r2
 80003b4:	2200      	movs	r2, #0
 80003b6:	9100      	str	r1, [sp, #0]
 80003b8:	9201      	str	r2, [sp, #4]
 80003ba:	2201      	movs	r2, #1
 80003bc:	40da      	lsrs	r2, r3
 80003be:	9201      	str	r2, [sp, #4]
 80003c0:	e785      	b.n	80002ce <__udivmoddi4+0x6e>
 80003c2:	4642      	mov	r2, r8
 80003c4:	2320      	movs	r3, #32
 80003c6:	1a9b      	subs	r3, r3, r2
 80003c8:	002a      	movs	r2, r5
 80003ca:	4646      	mov	r6, r8
 80003cc:	409a      	lsls	r2, r3
 80003ce:	0023      	movs	r3, r4
 80003d0:	40f3      	lsrs	r3, r6
 80003d2:	4644      	mov	r4, r8
 80003d4:	4313      	orrs	r3, r2
 80003d6:	002a      	movs	r2, r5
 80003d8:	40e2      	lsrs	r2, r4
 80003da:	001c      	movs	r4, r3
 80003dc:	465b      	mov	r3, fp
 80003de:	0015      	movs	r5, r2
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	dad4      	bge.n	800038e <__udivmoddi4+0x12e>
 80003e4:	4642      	mov	r2, r8
 80003e6:	002f      	movs	r7, r5
 80003e8:	2320      	movs	r3, #32
 80003ea:	0026      	movs	r6, r4
 80003ec:	4097      	lsls	r7, r2
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	40de      	lsrs	r6, r3
 80003f2:	003b      	movs	r3, r7
 80003f4:	4333      	orrs	r3, r6
 80003f6:	e7cd      	b.n	8000394 <__udivmoddi4+0x134>

080003f8 <__clzdi2>:
 80003f8:	b510      	push	{r4, lr}
 80003fa:	2900      	cmp	r1, #0
 80003fc:	d103      	bne.n	8000406 <__clzdi2+0xe>
 80003fe:	f000 f807 	bl	8000410 <__clzsi2>
 8000402:	3020      	adds	r0, #32
 8000404:	e002      	b.n	800040c <__clzdi2+0x14>
 8000406:	0008      	movs	r0, r1
 8000408:	f000 f802 	bl	8000410 <__clzsi2>
 800040c:	bd10      	pop	{r4, pc}
 800040e:	46c0      	nop			@ (mov r8, r8)

08000410 <__clzsi2>:
 8000410:	211c      	movs	r1, #28
 8000412:	2301      	movs	r3, #1
 8000414:	041b      	lsls	r3, r3, #16
 8000416:	4298      	cmp	r0, r3
 8000418:	d301      	bcc.n	800041e <__clzsi2+0xe>
 800041a:	0c00      	lsrs	r0, r0, #16
 800041c:	3910      	subs	r1, #16
 800041e:	0a1b      	lsrs	r3, r3, #8
 8000420:	4298      	cmp	r0, r3
 8000422:	d301      	bcc.n	8000428 <__clzsi2+0x18>
 8000424:	0a00      	lsrs	r0, r0, #8
 8000426:	3908      	subs	r1, #8
 8000428:	091b      	lsrs	r3, r3, #4
 800042a:	4298      	cmp	r0, r3
 800042c:	d301      	bcc.n	8000432 <__clzsi2+0x22>
 800042e:	0900      	lsrs	r0, r0, #4
 8000430:	3904      	subs	r1, #4
 8000432:	a202      	add	r2, pc, #8	@ (adr r2, 800043c <__clzsi2+0x2c>)
 8000434:	5c10      	ldrb	r0, [r2, r0]
 8000436:	1840      	adds	r0, r0, r1
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	02020304 	.word	0x02020304
 8000440:	01010101 	.word	0x01010101
	...

0800044c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000450:	f000 fa76 	bl	8000940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000454:	f000 f844 	bl	80004e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000458:	f000 f94a 	bl	80006f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800045c:	f000 f918 	bl	8000690 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000460:	f000 f8b0 	bl	80005c4 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  (void)HAL_ADC_Start(&hadc);
 8000464:	4b18      	ldr	r3, [pc, #96]	@ (80004c8 <main+0x7c>)
 8000466:	0018      	movs	r0, r3
 8000468:	f000 fc72 	bl	8000d50 <HAL_ADC_Start>
  adc_val = HAL_ADC_GetValue(&hadc);
 800046c:	4b16      	ldr	r3, [pc, #88]	@ (80004c8 <main+0x7c>)
 800046e:	0018      	movs	r0, r3
 8000470:	f000 fd5e 	bl	8000f30 <HAL_ADC_GetValue>
 8000474:	0002      	movs	r2, r0
 8000476:	4b15      	ldr	r3, [pc, #84]	@ (80004cc <main+0x80>)
 8000478:	601a      	str	r2, [r3, #0]

  VREFINT_CAL = *((uint16_t*)0x1FFF75AA);
 800047a:	4b15      	ldr	r3, [pc, #84]	@ (80004d0 <main+0x84>)
 800047c:	881a      	ldrh	r2, [r3, #0]
 800047e:	4b15      	ldr	r3, [pc, #84]	@ (80004d4 <main+0x88>)
 8000480:	801a      	strh	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_ADC_PollForConversion(&hadc, 100) == HAL_OK){
 8000482:	4b11      	ldr	r3, [pc, #68]	@ (80004c8 <main+0x7c>)
 8000484:	2164      	movs	r1, #100	@ 0x64
 8000486:	0018      	movs	r0, r3
 8000488:	f000 fcb6 	bl	8000df8 <HAL_ADC_PollForConversion>
 800048c:	1e03      	subs	r3, r0, #0
 800048e:	d116      	bne.n	80004be <main+0x72>
	 	  adc_val = HAL_ADC_GetValue(&hadc);
 8000490:	4b0d      	ldr	r3, [pc, #52]	@ (80004c8 <main+0x7c>)
 8000492:	0018      	movs	r0, r3
 8000494:	f000 fd4c 	bl	8000f30 <HAL_ADC_GetValue>
 8000498:	0002      	movs	r2, r0
 800049a:	4b0c      	ldr	r3, [pc, #48]	@ (80004cc <main+0x80>)
 800049c:	601a      	str	r2, [r3, #0]
	 	  voltage = ( 3000 ) * 4095/adc_val; //*VREFINT_CAL_ADDR);// *
 800049e:	4b0b      	ldr	r3, [pc, #44]	@ (80004cc <main+0x80>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	0019      	movs	r1, r3
 80004a4:	480c      	ldr	r0, [pc, #48]	@ (80004d8 <main+0x8c>)
 80004a6:	f7ff fe2f 	bl	8000108 <__udivsi3>
 80004aa:	0003      	movs	r3, r0
 80004ac:	001a      	movs	r2, r3
 80004ae:	4b0b      	ldr	r3, [pc, #44]	@ (80004dc <main+0x90>)
 80004b0:	601a      	str	r2, [r3, #0]

	 	  HAL_Delay(1000);
 80004b2:	23fa      	movs	r3, #250	@ 0xfa
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	0018      	movs	r0, r3
 80004b8:	f000 fab2 	bl	8000a20 <HAL_Delay>
 80004bc:	e7e1      	b.n	8000482 <main+0x36>
	} else {HAL_Delay(10);}
 80004be:	200a      	movs	r0, #10
 80004c0:	f000 faae 	bl	8000a20 <HAL_Delay>
	  if (HAL_ADC_PollForConversion(&hadc, 100) == HAL_OK){
 80004c4:	e7dd      	b.n	8000482 <main+0x36>
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	20000028 	.word	0x20000028
 80004cc:	2000010c 	.word	0x2000010c
 80004d0:	1fff75aa 	.word	0x1fff75aa
 80004d4:	20000114 	.word	0x20000114
 80004d8:	00bb7448 	.word	0x00bb7448
 80004dc:	20000110 	.word	0x20000110

080004e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e0:	b590      	push	{r4, r7, lr}
 80004e2:	b099      	sub	sp, #100	@ 0x64
 80004e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e6:	242c      	movs	r4, #44	@ 0x2c
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	0018      	movs	r0, r3
 80004ec:	2334      	movs	r3, #52	@ 0x34
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f002 fbe9 	bl	8002cc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f6:	2318      	movs	r3, #24
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	0018      	movs	r0, r3
 80004fc:	2314      	movs	r3, #20
 80004fe:	001a      	movs	r2, r3
 8000500:	2100      	movs	r1, #0
 8000502:	f002 fbe1 	bl	8002cc8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000506:	003b      	movs	r3, r7
 8000508:	0018      	movs	r0, r3
 800050a:	2318      	movs	r3, #24
 800050c:	001a      	movs	r2, r3
 800050e:	2100      	movs	r1, #0
 8000510:	f002 fbda 	bl	8002cc8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000514:	4b29      	ldr	r3, [pc, #164]	@ (80005bc <SystemClock_Config+0xdc>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a29      	ldr	r2, [pc, #164]	@ (80005c0 <SystemClock_Config+0xe0>)
 800051a:	401a      	ands	r2, r3
 800051c:	4b27      	ldr	r3, [pc, #156]	@ (80005bc <SystemClock_Config+0xdc>)
 800051e:	2180      	movs	r1, #128	@ 0x80
 8000520:	0109      	lsls	r1, r1, #4
 8000522:	430a      	orrs	r2, r1
 8000524:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000526:	0021      	movs	r1, r4
 8000528:	187b      	adds	r3, r7, r1
 800052a:	2202      	movs	r2, #2
 800052c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2201      	movs	r2, #1
 8000532:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2210      	movs	r2, #16
 8000538:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2202      	movs	r2, #2
 800053e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2280      	movs	r2, #128	@ 0x80
 800054a:	02d2      	lsls	r2, r2, #11
 800054c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	2280      	movs	r2, #128	@ 0x80
 8000552:	03d2      	lsls	r2, r2, #15
 8000554:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000556:	187b      	adds	r3, r7, r1
 8000558:	0018      	movs	r0, r3
 800055a:	f001 f83b 	bl	80015d4 <HAL_RCC_OscConfig>
 800055e:	1e03      	subs	r3, r0, #0
 8000560:	d001      	beq.n	8000566 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000562:	f000 f915 	bl	8000790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000566:	2118      	movs	r1, #24
 8000568:	187b      	adds	r3, r7, r1
 800056a:	220f      	movs	r2, #15
 800056c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2203      	movs	r2, #3
 8000572:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2200      	movs	r2, #0
 8000578:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800057a:	187b      	adds	r3, r7, r1
 800057c:	2200      	movs	r2, #0
 800057e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2200      	movs	r2, #0
 8000584:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2101      	movs	r1, #1
 800058a:	0018      	movs	r0, r3
 800058c:	f001 fb9e 	bl	8001ccc <HAL_RCC_ClockConfig>
 8000590:	1e03      	subs	r3, r0, #0
 8000592:	d001      	beq.n	8000598 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000594:	f000 f8fc 	bl	8000790 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000598:	003b      	movs	r3, r7
 800059a:	2202      	movs	r2, #2
 800059c:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800059e:	003b      	movs	r3, r7
 80005a0:	2200      	movs	r2, #0
 80005a2:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005a4:	003b      	movs	r3, r7
 80005a6:	0018      	movs	r0, r3
 80005a8:	f001 fd94 	bl	80020d4 <HAL_RCCEx_PeriphCLKConfig>
 80005ac:	1e03      	subs	r3, r0, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80005b0:	f000 f8ee 	bl	8000790 <Error_Handler>
  }
}
 80005b4:	46c0      	nop			@ (mov r8, r8)
 80005b6:	46bd      	mov	sp, r7
 80005b8:	b019      	add	sp, #100	@ 0x64
 80005ba:	bd90      	pop	{r4, r7, pc}
 80005bc:	40007000 	.word	0x40007000
 80005c0:	ffffe7ff 	.word	0xffffe7ff

080005c4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ca:	003b      	movs	r3, r7
 80005cc:	0018      	movs	r0, r3
 80005ce:	2308      	movs	r3, #8
 80005d0:	001a      	movs	r2, r3
 80005d2:	2100      	movs	r1, #0
 80005d4:	f002 fb78 	bl	8002cc8 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80005d8:	4b2a      	ldr	r3, [pc, #168]	@ (8000684 <MX_ADC_Init+0xc0>)
 80005da:	4a2b      	ldr	r2, [pc, #172]	@ (8000688 <MX_ADC_Init+0xc4>)
 80005dc:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80005de:	4b29      	ldr	r3, [pc, #164]	@ (8000684 <MX_ADC_Init+0xc0>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80005e4:	4b27      	ldr	r3, [pc, #156]	@ (8000684 <MX_ADC_Init+0xc0>)
 80005e6:	2280      	movs	r2, #128	@ 0x80
 80005e8:	05d2      	lsls	r2, r2, #23
 80005ea:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80005ec:	4b25      	ldr	r3, [pc, #148]	@ (8000684 <MX_ADC_Init+0xc0>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005f2:	4b24      	ldr	r3, [pc, #144]	@ (8000684 <MX_ADC_Init+0xc0>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80005f8:	4b22      	ldr	r3, [pc, #136]	@ (8000684 <MX_ADC_Init+0xc0>)
 80005fa:	2201      	movs	r2, #1
 80005fc:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005fe:	4b21      	ldr	r3, [pc, #132]	@ (8000684 <MX_ADC_Init+0xc0>)
 8000600:	2200      	movs	r2, #0
 8000602:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000604:	4b1f      	ldr	r3, [pc, #124]	@ (8000684 <MX_ADC_Init+0xc0>)
 8000606:	2220      	movs	r2, #32
 8000608:	2101      	movs	r1, #1
 800060a:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800060c:	4b1d      	ldr	r3, [pc, #116]	@ (8000684 <MX_ADC_Init+0xc0>)
 800060e:	2221      	movs	r2, #33	@ 0x21
 8000610:	2100      	movs	r1, #0
 8000612:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000614:	4b1b      	ldr	r3, [pc, #108]	@ (8000684 <MX_ADC_Init+0xc0>)
 8000616:	2200      	movs	r2, #0
 8000618:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800061a:	4b1a      	ldr	r3, [pc, #104]	@ (8000684 <MX_ADC_Init+0xc0>)
 800061c:	22c2      	movs	r2, #194	@ 0xc2
 800061e:	32ff      	adds	r2, #255	@ 0xff
 8000620:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000622:	4b18      	ldr	r3, [pc, #96]	@ (8000684 <MX_ADC_Init+0xc0>)
 8000624:	222c      	movs	r2, #44	@ 0x2c
 8000626:	2100      	movs	r1, #0
 8000628:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800062a:	4b16      	ldr	r3, [pc, #88]	@ (8000684 <MX_ADC_Init+0xc0>)
 800062c:	2204      	movs	r2, #4
 800062e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000630:	4b14      	ldr	r3, [pc, #80]	@ (8000684 <MX_ADC_Init+0xc0>)
 8000632:	2200      	movs	r2, #0
 8000634:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000636:	4b13      	ldr	r3, [pc, #76]	@ (8000684 <MX_ADC_Init+0xc0>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 800063c:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <MX_ADC_Init+0xc0>)
 800063e:	2200      	movs	r2, #0
 8000640:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000642:	4b10      	ldr	r3, [pc, #64]	@ (8000684 <MX_ADC_Init+0xc0>)
 8000644:	2200      	movs	r2, #0
 8000646:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000648:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_ADC_Init+0xc0>)
 800064a:	0018      	movs	r0, r3
 800064c:	f000 fa0c 	bl	8000a68 <HAL_ADC_Init>
 8000650:	1e03      	subs	r3, r0, #0
 8000652:	d001      	beq.n	8000658 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8000654:	f000 f89c 	bl	8000790 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000658:	003b      	movs	r3, r7
 800065a:	4a0c      	ldr	r2, [pc, #48]	@ (800068c <MX_ADC_Init+0xc8>)
 800065c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800065e:	003b      	movs	r3, r7
 8000660:	2280      	movs	r2, #128	@ 0x80
 8000662:	0152      	lsls	r2, r2, #5
 8000664:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000666:	003a      	movs	r2, r7
 8000668:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <MX_ADC_Init+0xc0>)
 800066a:	0011      	movs	r1, r2
 800066c:	0018      	movs	r0, r3
 800066e:	f000 fc6b 	bl	8000f48 <HAL_ADC_ConfigChannel>
 8000672:	1e03      	subs	r3, r0, #0
 8000674:	d001      	beq.n	800067a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000676:	f000 f88b 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800067a:	46c0      	nop			@ (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	20000028 	.word	0x20000028
 8000688:	40012400 	.word	0x40012400
 800068c:	44020000 	.word	0x44020000

08000690 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000694:	4b14      	ldr	r3, [pc, #80]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 8000696:	4a15      	ldr	r2, [pc, #84]	@ (80006ec <MX_USART2_UART_Init+0x5c>)
 8000698:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800069a:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 800069c:	22e1      	movs	r2, #225	@ 0xe1
 800069e:	0252      	lsls	r2, r2, #9
 80006a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006a8:	4b0f      	ldr	r3, [pc, #60]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006ae:	4b0e      	ldr	r3, [pc, #56]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006b4:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006b6:	220c      	movs	r2, #12
 80006b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ba:	4b0b      	ldr	r3, [pc, #44]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006bc:	2200      	movs	r2, #0
 80006be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c0:	4b09      	ldr	r3, [pc, #36]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006c6:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006cc:	4b06      	ldr	r3, [pc, #24]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006d2:	4b05      	ldr	r3, [pc, #20]	@ (80006e8 <MX_USART2_UART_Init+0x58>)
 80006d4:	0018      	movs	r0, r3
 80006d6:	f001 fe29 	bl	800232c <HAL_UART_Init>
 80006da:	1e03      	subs	r3, r0, #0
 80006dc:	d001      	beq.n	80006e2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006de:	f000 f857 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006e2:	46c0      	nop			@ (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	20000084 	.word	0x20000084
 80006ec:	40004400 	.word	0x40004400

080006f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b089      	sub	sp, #36	@ 0x24
 80006f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f6:	240c      	movs	r4, #12
 80006f8:	193b      	adds	r3, r7, r4
 80006fa:	0018      	movs	r0, r3
 80006fc:	2314      	movs	r3, #20
 80006fe:	001a      	movs	r2, r3
 8000700:	2100      	movs	r1, #0
 8000702:	f002 fae1 	bl	8002cc8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000706:	4b20      	ldr	r3, [pc, #128]	@ (8000788 <MX_GPIO_Init+0x98>)
 8000708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800070a:	4b1f      	ldr	r3, [pc, #124]	@ (8000788 <MX_GPIO_Init+0x98>)
 800070c:	2104      	movs	r1, #4
 800070e:	430a      	orrs	r2, r1
 8000710:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000712:	4b1d      	ldr	r3, [pc, #116]	@ (8000788 <MX_GPIO_Init+0x98>)
 8000714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000716:	2204      	movs	r2, #4
 8000718:	4013      	ands	r3, r2
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800071e:	4b1a      	ldr	r3, [pc, #104]	@ (8000788 <MX_GPIO_Init+0x98>)
 8000720:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000722:	4b19      	ldr	r3, [pc, #100]	@ (8000788 <MX_GPIO_Init+0x98>)
 8000724:	2101      	movs	r1, #1
 8000726:	430a      	orrs	r2, r1
 8000728:	62da      	str	r2, [r3, #44]	@ 0x2c
 800072a:	4b17      	ldr	r3, [pc, #92]	@ (8000788 <MX_GPIO_Init+0x98>)
 800072c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800072e:	2201      	movs	r2, #1
 8000730:	4013      	ands	r3, r2
 8000732:	607b      	str	r3, [r7, #4]
 8000734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000736:	4b14      	ldr	r3, [pc, #80]	@ (8000788 <MX_GPIO_Init+0x98>)
 8000738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800073a:	4b13      	ldr	r3, [pc, #76]	@ (8000788 <MX_GPIO_Init+0x98>)
 800073c:	2102      	movs	r1, #2
 800073e:	430a      	orrs	r2, r1
 8000740:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000742:	4b11      	ldr	r3, [pc, #68]	@ (8000788 <MX_GPIO_Init+0x98>)
 8000744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000746:	2202      	movs	r2, #2
 8000748:	4013      	ands	r3, r2
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800074e:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <MX_GPIO_Init+0x9c>)
 8000750:	2200      	movs	r2, #0
 8000752:	2108      	movs	r1, #8
 8000754:	0018      	movs	r0, r3
 8000756:	f000 ff1f 	bl	8001598 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800075a:	0021      	movs	r1, r4
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2208      	movs	r2, #8
 8000760:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000762:	187b      	adds	r3, r7, r1
 8000764:	2201      	movs	r2, #1
 8000766:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	187b      	adds	r3, r7, r1
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000774:	187b      	adds	r3, r7, r1
 8000776:	4a05      	ldr	r2, [pc, #20]	@ (800078c <MX_GPIO_Init+0x9c>)
 8000778:	0019      	movs	r1, r3
 800077a:	0010      	movs	r0, r2
 800077c:	f000 fda6 	bl	80012cc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000780:	46c0      	nop			@ (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	b009      	add	sp, #36	@ 0x24
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	40021000 	.word	0x40021000
 800078c:	50000400 	.word	0x50000400

08000790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000794:	b672      	cpsid	i
}
 8000796:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000798:	46c0      	nop			@ (mov r8, r8)
 800079a:	e7fd      	b.n	8000798 <Error_Handler+0x8>

0800079c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007a0:	4b07      	ldr	r3, [pc, #28]	@ (80007c0 <HAL_MspInit+0x24>)
 80007a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_MspInit+0x24>)
 80007a6:	2101      	movs	r1, #1
 80007a8:	430a      	orrs	r2, r1
 80007aa:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ac:	4b04      	ldr	r3, [pc, #16]	@ (80007c0 <HAL_MspInit+0x24>)
 80007ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80007b0:	4b03      	ldr	r3, [pc, #12]	@ (80007c0 <HAL_MspInit+0x24>)
 80007b2:	2180      	movs	r1, #128	@ 0x80
 80007b4:	0549      	lsls	r1, r1, #21
 80007b6:	430a      	orrs	r2, r1
 80007b8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	46c0      	nop			@ (mov r8, r8)
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a06      	ldr	r2, [pc, #24]	@ (80007ec <HAL_ADC_MspInit+0x28>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d106      	bne.n	80007e4 <HAL_ADC_MspInit+0x20>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <HAL_ADC_MspInit+0x2c>)
 80007d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007da:	4b05      	ldr	r3, [pc, #20]	@ (80007f0 <HAL_ADC_MspInit+0x2c>)
 80007dc:	2180      	movs	r1, #128	@ 0x80
 80007de:	0089      	lsls	r1, r1, #2
 80007e0:	430a      	orrs	r2, r1
 80007e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80007e4:	46c0      	nop			@ (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b002      	add	sp, #8
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	40012400 	.word	0x40012400
 80007f0:	40021000 	.word	0x40021000

080007f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f4:	b590      	push	{r4, r7, lr}
 80007f6:	b089      	sub	sp, #36	@ 0x24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fc:	240c      	movs	r4, #12
 80007fe:	193b      	adds	r3, r7, r4
 8000800:	0018      	movs	r0, r3
 8000802:	2314      	movs	r3, #20
 8000804:	001a      	movs	r2, r3
 8000806:	2100      	movs	r1, #0
 8000808:	f002 fa5e 	bl	8002cc8 <memset>
  if(huart->Instance==USART2)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a18      	ldr	r2, [pc, #96]	@ (8000874 <HAL_UART_MspInit+0x80>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d129      	bne.n	800086a <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000816:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <HAL_UART_MspInit+0x84>)
 8000818:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800081a:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <HAL_UART_MspInit+0x84>)
 800081c:	2180      	movs	r1, #128	@ 0x80
 800081e:	0289      	lsls	r1, r1, #10
 8000820:	430a      	orrs	r2, r1
 8000822:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <HAL_UART_MspInit+0x84>)
 8000826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000828:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <HAL_UART_MspInit+0x84>)
 800082a:	2101      	movs	r1, #1
 800082c:	430a      	orrs	r2, r1
 800082e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000830:	4b11      	ldr	r3, [pc, #68]	@ (8000878 <HAL_UART_MspInit+0x84>)
 8000832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000834:	2201      	movs	r2, #1
 8000836:	4013      	ands	r3, r2
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 800083c:	0021      	movs	r1, r4
 800083e:	187b      	adds	r3, r7, r1
 8000840:	4a0e      	ldr	r2, [pc, #56]	@ (800087c <HAL_UART_MspInit+0x88>)
 8000842:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000844:	187b      	adds	r3, r7, r1
 8000846:	2202      	movs	r2, #2
 8000848:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084a:	187b      	adds	r3, r7, r1
 800084c:	2200      	movs	r2, #0
 800084e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000850:	187b      	adds	r3, r7, r1
 8000852:	2203      	movs	r2, #3
 8000854:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000856:	187b      	adds	r3, r7, r1
 8000858:	2204      	movs	r2, #4
 800085a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800085c:	187a      	adds	r2, r7, r1
 800085e:	23a0      	movs	r3, #160	@ 0xa0
 8000860:	05db      	lsls	r3, r3, #23
 8000862:	0011      	movs	r1, r2
 8000864:	0018      	movs	r0, r3
 8000866:	f000 fd31 	bl	80012cc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800086a:	46c0      	nop			@ (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b009      	add	sp, #36	@ 0x24
 8000870:	bd90      	pop	{r4, r7, pc}
 8000872:	46c0      	nop			@ (mov r8, r8)
 8000874:	40004400 	.word	0x40004400
 8000878:	40021000 	.word	0x40021000
 800087c:	00008004 	.word	0x00008004

08000880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000884:	46c0      	nop			@ (mov r8, r8)
 8000886:	e7fd      	b.n	8000884 <NMI_Handler+0x4>

08000888 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088c:	46c0      	nop			@ (mov r8, r8)
 800088e:	e7fd      	b.n	800088c <HardFault_Handler+0x4>

08000890 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000894:	46c0      	nop			@ (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008a8:	f000 f89e 	bl	80009e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ac:	46c0      	nop			@ (mov r8, r8)
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008b6:	46c0      	nop			@ (mov r8, r8)
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80008bc:	4813      	ldr	r0, [pc, #76]	@ (800090c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80008be:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008c0:	f7ff fff7 	bl	80008b2 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80008c4:	4812      	ldr	r0, [pc, #72]	@ (8000910 <LoopForever+0x6>)
    LDR R1, [R0]
 80008c6:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80008c8:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80008ca:	4a12      	ldr	r2, [pc, #72]	@ (8000914 <LoopForever+0xa>)
    CMP R1, R2
 80008cc:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80008ce:	d105      	bne.n	80008dc <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80008d0:	4811      	ldr	r0, [pc, #68]	@ (8000918 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80008d2:	4912      	ldr	r1, [pc, #72]	@ (800091c <LoopForever+0x12>)
    STR R1, [R0]
 80008d4:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80008d6:	4812      	ldr	r0, [pc, #72]	@ (8000920 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80008d8:	4912      	ldr	r1, [pc, #72]	@ (8000924 <LoopForever+0x1a>)
    STR R1, [R0]
 80008da:	6001      	str	r1, [r0, #0]

080008dc <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008dc:	4812      	ldr	r0, [pc, #72]	@ (8000928 <LoopForever+0x1e>)
  ldr r1, =_edata
 80008de:	4913      	ldr	r1, [pc, #76]	@ (800092c <LoopForever+0x22>)
  ldr r2, =_sidata
 80008e0:	4a13      	ldr	r2, [pc, #76]	@ (8000930 <LoopForever+0x26>)
  movs r3, #0
 80008e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e4:	e002      	b.n	80008ec <LoopCopyDataInit>

080008e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ea:	3304      	adds	r3, #4

080008ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f0:	d3f9      	bcc.n	80008e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f2:	4a10      	ldr	r2, [pc, #64]	@ (8000934 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80008f4:	4c10      	ldr	r4, [pc, #64]	@ (8000938 <LoopForever+0x2e>)
  movs r3, #0
 80008f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008f8:	e001      	b.n	80008fe <LoopFillZerobss>

080008fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008fc:	3204      	adds	r2, #4

080008fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000900:	d3fb      	bcc.n	80008fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000902:	f002 f9e9 	bl	8002cd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000906:	f7ff fda1 	bl	800044c <main>

0800090a <LoopForever>:

LoopForever:
    b LoopForever
 800090a:	e7fe      	b.n	800090a <LoopForever>
   ldr   r0, =_estack
 800090c:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000910:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000914:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000918:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 800091c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000920:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000924:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800092c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000930:	08002db4 	.word	0x08002db4
  ldr r2, =_sbss
 8000934:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000938:	2000011c 	.word	0x2000011c

0800093c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800093c:	e7fe      	b.n	800093c <ADC1_COMP_IRQHandler>
	...

08000940 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	2200      	movs	r2, #0
 800094a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800094c:	4b0b      	ldr	r3, [pc, #44]	@ (800097c <HAL_Init+0x3c>)
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	4b0a      	ldr	r3, [pc, #40]	@ (800097c <HAL_Init+0x3c>)
 8000952:	2140      	movs	r1, #64	@ 0x40
 8000954:	430a      	orrs	r2, r1
 8000956:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000958:	2000      	movs	r0, #0
 800095a:	f000 f811 	bl	8000980 <HAL_InitTick>
 800095e:	1e03      	subs	r3, r0, #0
 8000960:	d003      	beq.n	800096a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	2201      	movs	r2, #1
 8000966:	701a      	strb	r2, [r3, #0]
 8000968:	e001      	b.n	800096e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800096a:	f7ff ff17 	bl	800079c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800096e:	1dfb      	adds	r3, r7, #7
 8000970:	781b      	ldrb	r3, [r3, #0]
}
 8000972:	0018      	movs	r0, r3
 8000974:	46bd      	mov	sp, r7
 8000976:	b002      	add	sp, #8
 8000978:	bd80      	pop	{r7, pc}
 800097a:	46c0      	nop			@ (mov r8, r8)
 800097c:	40022000 	.word	0x40022000

08000980 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b083      	sub	sp, #12
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000988:	4b14      	ldr	r3, [pc, #80]	@ (80009dc <HAL_InitTick+0x5c>)
 800098a:	681c      	ldr	r4, [r3, #0]
 800098c:	4b14      	ldr	r3, [pc, #80]	@ (80009e0 <HAL_InitTick+0x60>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	0019      	movs	r1, r3
 8000992:	23fa      	movs	r3, #250	@ 0xfa
 8000994:	0098      	lsls	r0, r3, #2
 8000996:	f7ff fbb7 	bl	8000108 <__udivsi3>
 800099a:	0003      	movs	r3, r0
 800099c:	0019      	movs	r1, r3
 800099e:	0020      	movs	r0, r4
 80009a0:	f7ff fbb2 	bl	8000108 <__udivsi3>
 80009a4:	0003      	movs	r3, r0
 80009a6:	0018      	movs	r0, r3
 80009a8:	f000 fc83 	bl	80012b2 <HAL_SYSTICK_Config>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d001      	beq.n	80009b4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80009b0:	2301      	movs	r3, #1
 80009b2:	e00f      	b.n	80009d4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2b03      	cmp	r3, #3
 80009b8:	d80b      	bhi.n	80009d2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009ba:	6879      	ldr	r1, [r7, #4]
 80009bc:	2301      	movs	r3, #1
 80009be:	425b      	negs	r3, r3
 80009c0:	2200      	movs	r2, #0
 80009c2:	0018      	movs	r0, r3
 80009c4:	f000 fc60 	bl	8001288 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <HAL_InitTick+0x64>)
 80009ca:	687a      	ldr	r2, [r7, #4]
 80009cc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009ce:	2300      	movs	r3, #0
 80009d0:	e000      	b.n	80009d4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009d2:	2301      	movs	r3, #1
}
 80009d4:	0018      	movs	r0, r3
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b003      	add	sp, #12
 80009da:	bd90      	pop	{r4, r7, pc}
 80009dc:	20000000 	.word	0x20000000
 80009e0:	20000008 	.word	0x20000008
 80009e4:	20000004 	.word	0x20000004

080009e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009ec:	4b05      	ldr	r3, [pc, #20]	@ (8000a04 <HAL_IncTick+0x1c>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	001a      	movs	r2, r3
 80009f2:	4b05      	ldr	r3, [pc, #20]	@ (8000a08 <HAL_IncTick+0x20>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	18d2      	adds	r2, r2, r3
 80009f8:	4b03      	ldr	r3, [pc, #12]	@ (8000a08 <HAL_IncTick+0x20>)
 80009fa:	601a      	str	r2, [r3, #0]
}
 80009fc:	46c0      	nop			@ (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			@ (mov r8, r8)
 8000a04:	20000008 	.word	0x20000008
 8000a08:	20000118 	.word	0x20000118

08000a0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a10:	4b02      	ldr	r3, [pc, #8]	@ (8000a1c <HAL_GetTick+0x10>)
 8000a12:	681b      	ldr	r3, [r3, #0]
}
 8000a14:	0018      	movs	r0, r3
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	46c0      	nop			@ (mov r8, r8)
 8000a1c:	20000118 	.word	0x20000118

08000a20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a28:	f7ff fff0 	bl	8000a0c <HAL_GetTick>
 8000a2c:	0003      	movs	r3, r0
 8000a2e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	3301      	adds	r3, #1
 8000a38:	d005      	beq.n	8000a46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a64 <HAL_Delay+0x44>)
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	001a      	movs	r2, r3
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	189b      	adds	r3, r3, r2
 8000a44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	f7ff ffe0 	bl	8000a0c <HAL_GetTick>
 8000a4c:	0002      	movs	r2, r0
 8000a4e:	68bb      	ldr	r3, [r7, #8]
 8000a50:	1ad3      	subs	r3, r2, r3
 8000a52:	68fa      	ldr	r2, [r7, #12]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	d8f7      	bhi.n	8000a48 <HAL_Delay+0x28>
  {
  }
}
 8000a58:	46c0      	nop			@ (mov r8, r8)
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	b004      	add	sp, #16
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	46c0      	nop			@ (mov r8, r8)
 8000a64:	20000008 	.word	0x20000008

08000a68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d101      	bne.n	8000a7a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8000a76:	2301      	movs	r3, #1
 8000a78:	e159      	b.n	8000d2e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d10a      	bne.n	8000a98 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	2200      	movs	r2, #0
 8000a86:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2250      	movs	r2, #80	@ 0x50
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	0018      	movs	r0, r3
 8000a94:	f7ff fe96 	bl	80007c4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a9c:	2210      	movs	r2, #16
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	2b10      	cmp	r3, #16
 8000aa2:	d005      	beq.n	8000ab0 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	2204      	movs	r2, #4
 8000aac:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000aae:	d00b      	beq.n	8000ac8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ab4:	2210      	movs	r2, #16
 8000ab6:	431a      	orrs	r2, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2250      	movs	r2, #80	@ 0x50
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e132      	b.n	8000d2e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000acc:	4a9a      	ldr	r2, [pc, #616]	@ (8000d38 <HAL_ADC_Init+0x2d0>)
 8000ace:	4013      	ands	r3, r2
 8000ad0:	2202      	movs	r2, #2
 8000ad2:	431a      	orrs	r2, r3
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	689b      	ldr	r3, [r3, #8]
 8000ade:	2203      	movs	r2, #3
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	2b01      	cmp	r3, #1
 8000ae4:	d108      	bne.n	8000af8 <HAL_ADC_Init+0x90>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2201      	movs	r2, #1
 8000aee:	4013      	ands	r3, r2
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d101      	bne.n	8000af8 <HAL_ADC_Init+0x90>
 8000af4:	2301      	movs	r3, #1
 8000af6:	e000      	b.n	8000afa <HAL_ADC_Init+0x92>
 8000af8:	2300      	movs	r3, #0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d149      	bne.n	8000b92 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	23c0      	movs	r3, #192	@ 0xc0
 8000b04:	061b      	lsls	r3, r3, #24
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d00b      	beq.n	8000b22 <HAL_ADC_Init+0xba>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	685a      	ldr	r2, [r3, #4]
 8000b0e:	2380      	movs	r3, #128	@ 0x80
 8000b10:	05db      	lsls	r3, r3, #23
 8000b12:	429a      	cmp	r2, r3
 8000b14:	d005      	beq.n	8000b22 <HAL_ADC_Init+0xba>
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	685a      	ldr	r2, [r3, #4]
 8000b1a:	2380      	movs	r3, #128	@ 0x80
 8000b1c:	061b      	lsls	r3, r3, #24
 8000b1e:	429a      	cmp	r2, r3
 8000b20:	d111      	bne.n	8000b46 <HAL_ADC_Init+0xde>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	691a      	ldr	r2, [r3, #16]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	0092      	lsls	r2, r2, #2
 8000b2e:	0892      	lsrs	r2, r2, #2
 8000b30:	611a      	str	r2, [r3, #16]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	6919      	ldr	r1, [r3, #16]
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	430a      	orrs	r2, r1
 8000b42:	611a      	str	r2, [r3, #16]
 8000b44:	e014      	b.n	8000b70 <HAL_ADC_Init+0x108>
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	691a      	ldr	r2, [r3, #16]
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	0092      	lsls	r2, r2, #2
 8000b52:	0892      	lsrs	r2, r2, #2
 8000b54:	611a      	str	r2, [r3, #16]
 8000b56:	4b79      	ldr	r3, [pc, #484]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	4b78      	ldr	r3, [pc, #480]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000b5c:	4978      	ldr	r1, [pc, #480]	@ (8000d40 <HAL_ADC_Init+0x2d8>)
 8000b5e:	400a      	ands	r2, r1
 8000b60:	601a      	str	r2, [r3, #0]
 8000b62:	4b76      	ldr	r3, [pc, #472]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000b64:	6819      	ldr	r1, [r3, #0]
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	685a      	ldr	r2, [r3, #4]
 8000b6a:	4b74      	ldr	r3, [pc, #464]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000b6c:	430a      	orrs	r2, r1
 8000b6e:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	68da      	ldr	r2, [r3, #12]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	2118      	movs	r1, #24
 8000b7c:	438a      	bics	r2, r1
 8000b7e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	68d9      	ldr	r1, [r3, #12]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	689a      	ldr	r2, [r3, #8]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8000b92:	4b6a      	ldr	r3, [pc, #424]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	4b69      	ldr	r3, [pc, #420]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000b98:	496a      	ldr	r1, [pc, #424]	@ (8000d44 <HAL_ADC_Init+0x2dc>)
 8000b9a:	400a      	ands	r2, r1
 8000b9c:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8000b9e:	4b67      	ldr	r3, [pc, #412]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000ba0:	6819      	ldr	r1, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ba6:	065a      	lsls	r2, r3, #25
 8000ba8:	4b64      	ldr	r3, [pc, #400]	@ (8000d3c <HAL_ADC_Init+0x2d4>)
 8000baa:	430a      	orrs	r2, r1
 8000bac:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	689a      	ldr	r2, [r3, #8]
 8000bb4:	2380      	movs	r3, #128	@ 0x80
 8000bb6:	055b      	lsls	r3, r3, #21
 8000bb8:	4013      	ands	r3, r2
 8000bba:	d108      	bne.n	8000bce <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	689a      	ldr	r2, [r3, #8]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	2180      	movs	r1, #128	@ 0x80
 8000bc8:	0549      	lsls	r1, r1, #21
 8000bca:	430a      	orrs	r2, r1
 8000bcc:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	68da      	ldr	r2, [r3, #12]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	495b      	ldr	r1, [pc, #364]	@ (8000d48 <HAL_ADC_Init+0x2e0>)
 8000bda:	400a      	ands	r2, r1
 8000bdc:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	68d9      	ldr	r1, [r3, #12]
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	691b      	ldr	r3, [r3, #16]
 8000bec:	2b02      	cmp	r3, #2
 8000bee:	d101      	bne.n	8000bf4 <HAL_ADC_Init+0x18c>
 8000bf0:	2304      	movs	r3, #4
 8000bf2:	e000      	b.n	8000bf6 <HAL_ADC_Init+0x18e>
 8000bf4:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000bf6:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	2020      	movs	r0, #32
 8000bfc:	5c1b      	ldrb	r3, [r3, r0]
 8000bfe:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8000c00:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	202c      	movs	r0, #44	@ 0x2c
 8000c06:	5c1b      	ldrb	r3, [r3, r0]
 8000c08:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000c0a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8000c10:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	699b      	ldr	r3, [r3, #24]
 8000c16:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8000c18:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8000c20:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	430a      	orrs	r2, r1
 8000c28:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c2e:	23c2      	movs	r3, #194	@ 0xc2
 8000c30:	33ff      	adds	r3, #255	@ 0xff
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d00b      	beq.n	8000c4e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	68d9      	ldr	r1, [r3, #12]
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8000c44:	431a      	orrs	r2, r3
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	430a      	orrs	r2, r1
 8000c4c:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	2221      	movs	r2, #33	@ 0x21
 8000c52:	5c9b      	ldrb	r3, [r3, r2]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d11a      	bne.n	8000c8e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	2220      	movs	r2, #32
 8000c5c:	5c9b      	ldrb	r3, [r3, r2]
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d109      	bne.n	8000c76 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	2180      	movs	r1, #128	@ 0x80
 8000c6e:	0249      	lsls	r1, r1, #9
 8000c70:	430a      	orrs	r2, r1
 8000c72:	60da      	str	r2, [r3, #12]
 8000c74:	e00b      	b.n	8000c8e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000c7a:	2220      	movs	r2, #32
 8000c7c:	431a      	orrs	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c86:	2201      	movs	r2, #1
 8000c88:	431a      	orrs	r2, r3
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d11f      	bne.n	8000cd6 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	691a      	ldr	r2, [r3, #16]
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	492a      	ldr	r1, [pc, #168]	@ (8000d4c <HAL_ADC_Init+0x2e4>)
 8000ca2:	400a      	ands	r2, r1
 8000ca4:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	6919      	ldr	r1, [r3, #16]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8000cb4:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8000cba:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	430a      	orrs	r2, r1
 8000cc2:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	691a      	ldr	r2, [r3, #16]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	2101      	movs	r1, #1
 8000cd0:	430a      	orrs	r2, r1
 8000cd2:	611a      	str	r2, [r3, #16]
 8000cd4:	e00e      	b.n	8000cf4 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	691b      	ldr	r3, [r3, #16]
 8000cdc:	2201      	movs	r2, #1
 8000cde:	4013      	ands	r3, r2
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d107      	bne.n	8000cf4 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	691a      	ldr	r2, [r3, #16]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	2101      	movs	r1, #1
 8000cf0:	438a      	bics	r2, r1
 8000cf2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	695a      	ldr	r2, [r3, #20]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	2107      	movs	r1, #7
 8000d00:	438a      	bics	r2, r1
 8000d02:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	6959      	ldr	r1, [r3, #20]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	430a      	orrs	r2, r1
 8000d14:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2200      	movs	r2, #0
 8000d1a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d20:	2203      	movs	r2, #3
 8000d22:	4393      	bics	r3, r2
 8000d24:	2201      	movs	r2, #1
 8000d26:	431a      	orrs	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8000d2c:	2300      	movs	r3, #0
}
 8000d2e:	0018      	movs	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b002      	add	sp, #8
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	46c0      	nop			@ (mov r8, r8)
 8000d38:	fffffefd 	.word	0xfffffefd
 8000d3c:	40012708 	.word	0x40012708
 8000d40:	ffc3ffff 	.word	0xffc3ffff
 8000d44:	fdffffff 	.word	0xfdffffff
 8000d48:	fffe0219 	.word	0xfffe0219
 8000d4c:	fffffc03 	.word	0xfffffc03

08000d50 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000d50:	b590      	push	{r4, r7, lr}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d58:	230f      	movs	r3, #15
 8000d5a:	18fb      	adds	r3, r7, r3
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	2204      	movs	r2, #4
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d138      	bne.n	8000dde <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2250      	movs	r2, #80	@ 0x50
 8000d70:	5c9b      	ldrb	r3, [r3, r2]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d101      	bne.n	8000d7a <HAL_ADC_Start+0x2a>
 8000d76:	2302      	movs	r3, #2
 8000d78:	e038      	b.n	8000dec <HAL_ADC_Start+0x9c>
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	2250      	movs	r2, #80	@ 0x50
 8000d7e:	2101      	movs	r1, #1
 8000d80:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	69db      	ldr	r3, [r3, #28]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d007      	beq.n	8000d9a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8000d8a:	230f      	movs	r3, #15
 8000d8c:	18fc      	adds	r4, r7, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	0018      	movs	r0, r3
 8000d92:	f000 f95f 	bl	8001054 <ADC_Enable>
 8000d96:	0003      	movs	r3, r0
 8000d98:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000d9a:	230f      	movs	r3, #15
 8000d9c:	18fb      	adds	r3, r7, r3
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d120      	bne.n	8000de6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000da8:	4a12      	ldr	r2, [pc, #72]	@ (8000df4 <HAL_ADC_Start+0xa4>)
 8000daa:	4013      	ands	r3, r2
 8000dac:	2280      	movs	r2, #128	@ 0x80
 8000dae:	0052      	lsls	r2, r2, #1
 8000db0:	431a      	orrs	r2, r3
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	2200      	movs	r2, #0
 8000dba:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2250      	movs	r2, #80	@ 0x50
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	221c      	movs	r2, #28
 8000dca:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	689a      	ldr	r2, [r3, #8]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2104      	movs	r1, #4
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	609a      	str	r2, [r3, #8]
 8000ddc:	e003      	b.n	8000de6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000dde:	230f      	movs	r3, #15
 8000de0:	18fb      	adds	r3, r7, r3
 8000de2:	2202      	movs	r2, #2
 8000de4:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8000de6:	230f      	movs	r3, #15
 8000de8:	18fb      	adds	r3, r7, r3
 8000dea:	781b      	ldrb	r3, [r3, #0]
}
 8000dec:	0018      	movs	r0, r3
 8000dee:	46bd      	mov	sp, r7
 8000df0:	b005      	add	sp, #20
 8000df2:	bd90      	pop	{r4, r7, pc}
 8000df4:	fffff0fe 	.word	0xfffff0fe

08000df8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8000e02:	2300      	movs	r3, #0
 8000e04:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8000e06:	2300      	movs	r3, #0
 8000e08:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	695b      	ldr	r3, [r3, #20]
 8000e0e:	2b08      	cmp	r3, #8
 8000e10:	d102      	bne.n	8000e18 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000e12:	2308      	movs	r3, #8
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	e014      	b.n	8000e42 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	2201      	movs	r2, #1
 8000e20:	4013      	ands	r3, r2
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d10b      	bne.n	8000e3e <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e2a:	2220      	movs	r2, #32
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2250      	movs	r2, #80	@ 0x50
 8000e36:	2100      	movs	r1, #0
 8000e38:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e072      	b.n	8000f24 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8000e3e:	230c      	movs	r3, #12
 8000e40:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000e42:	f7ff fde3 	bl	8000a0c <HAL_GetTick>
 8000e46:	0003      	movs	r3, r0
 8000e48:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e4a:	e01f      	b.n	8000e8c <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	d01c      	beq.n	8000e8c <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d007      	beq.n	8000e68 <HAL_ADC_PollForConversion+0x70>
 8000e58:	f7ff fdd8 	bl	8000a0c <HAL_GetTick>
 8000e5c:	0002      	movs	r2, r0
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d211      	bcs.n	8000e8c <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	4013      	ands	r3, r2
 8000e72:	d10b      	bne.n	8000e8c <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e78:	2204      	movs	r2, #4
 8000e7a:	431a      	orrs	r2, r3
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	2250      	movs	r2, #80	@ 0x50
 8000e84:	2100      	movs	r1, #0
 8000e86:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	e04b      	b.n	8000f24 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	68fa      	ldr	r2, [r7, #12]
 8000e94:	4013      	ands	r3, r2
 8000e96:	d0d9      	beq.n	8000e4c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000e9c:	2280      	movs	r2, #128	@ 0x80
 8000e9e:	0092      	lsls	r2, r2, #2
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	68da      	ldr	r2, [r3, #12]
 8000eac:	23c0      	movs	r3, #192	@ 0xc0
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	d12e      	bne.n	8000f12 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	2220      	movs	r2, #32
 8000eb8:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d129      	bne.n	8000f12 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2208      	movs	r2, #8
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	2b08      	cmp	r3, #8
 8000eca:	d122      	bne.n	8000f12 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	2204      	movs	r2, #4
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	d110      	bne.n	8000efa <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	685a      	ldr	r2, [r3, #4]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	210c      	movs	r1, #12
 8000ee4:	438a      	bics	r2, r1
 8000ee6:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000eec:	4a0f      	ldr	r2, [pc, #60]	@ (8000f2c <HAL_ADC_PollForConversion+0x134>)
 8000eee:	4013      	ands	r3, r2
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	431a      	orrs	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	655a      	str	r2, [r3, #84]	@ 0x54
 8000ef8:	e00b      	b.n	8000f12 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000efe:	2220      	movs	r2, #32
 8000f00:	431a      	orrs	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	431a      	orrs	r2, r3
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	699b      	ldr	r3, [r3, #24]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d103      	bne.n	8000f22 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	220c      	movs	r2, #12
 8000f20:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000f22:	2300      	movs	r3, #0
}
 8000f24:	0018      	movs	r0, r3
 8000f26:	46bd      	mov	sp, r7
 8000f28:	b004      	add	sp, #16
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	fffffefe 	.word	0xfffffefe

08000f30 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8000f3e:	0018      	movs	r0, r3
 8000f40:	46bd      	mov	sp, r7
 8000f42:	b002      	add	sp, #8
 8000f44:	bd80      	pop	{r7, pc}
	...

08000f48 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2250      	movs	r2, #80	@ 0x50
 8000f56:	5c9b      	ldrb	r3, [r3, r2]
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d101      	bne.n	8000f60 <HAL_ADC_ConfigChannel+0x18>
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	e06c      	b.n	800103a <HAL_ADC_ConfigChannel+0xf2>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2250      	movs	r2, #80	@ 0x50
 8000f64:	2101      	movs	r1, #1
 8000f66:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	2204      	movs	r2, #4
 8000f70:	4013      	ands	r3, r2
 8000f72:	d00b      	beq.n	8000f8c <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000f78:	2220      	movs	r2, #32
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2250      	movs	r2, #80	@ 0x50
 8000f84:	2100      	movs	r1, #0
 8000f86:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e056      	b.n	800103a <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	4a2c      	ldr	r2, [pc, #176]	@ (8001044 <HAL_ADC_ConfigChannel+0xfc>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d028      	beq.n	8000fe8 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	035b      	lsls	r3, r3, #13
 8000fa2:	0b5a      	lsrs	r2, r3, #13
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	2380      	movs	r3, #128	@ 0x80
 8000fb2:	02db      	lsls	r3, r3, #11
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	d009      	beq.n	8000fcc <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8000fb8:	4b23      	ldr	r3, [pc, #140]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4b22      	ldr	r3, [pc, #136]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 8000fbe:	2180      	movs	r1, #128	@ 0x80
 8000fc0:	0409      	lsls	r1, r1, #16
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8000fc6:	200a      	movs	r0, #10
 8000fc8:	f000 f8ac 	bl	8001124 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	2380      	movs	r3, #128	@ 0x80
 8000fd2:	029b      	lsls	r3, r3, #10
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	d02b      	beq.n	8001030 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8000fd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	4b1a      	ldr	r3, [pc, #104]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 8000fde:	2180      	movs	r1, #128	@ 0x80
 8000fe0:	03c9      	lsls	r1, r1, #15
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	e023      	b.n	8001030 <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	035b      	lsls	r3, r3, #13
 8000ff4:	0b5b      	lsrs	r3, r3, #13
 8000ff6:	43d9      	mvns	r1, r3
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	400a      	ands	r2, r1
 8000ffe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	681a      	ldr	r2, [r3, #0]
 8001004:	2380      	movs	r3, #128	@ 0x80
 8001006:	02db      	lsls	r3, r3, #11
 8001008:	4013      	ands	r3, r2
 800100a:	d005      	beq.n	8001018 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 800100c:	4b0e      	ldr	r3, [pc, #56]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4b0d      	ldr	r3, [pc, #52]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 8001012:	490e      	ldr	r1, [pc, #56]	@ (800104c <HAL_ADC_ConfigChannel+0x104>)
 8001014:	400a      	ands	r2, r1
 8001016:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	2380      	movs	r3, #128	@ 0x80
 800101e:	029b      	lsls	r3, r3, #10
 8001020:	4013      	ands	r3, r2
 8001022:	d005      	beq.n	8001030 <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8001024:	4b08      	ldr	r3, [pc, #32]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 8001026:	681a      	ldr	r2, [r3, #0]
 8001028:	4b07      	ldr	r3, [pc, #28]	@ (8001048 <HAL_ADC_ConfigChannel+0x100>)
 800102a:	4909      	ldr	r1, [pc, #36]	@ (8001050 <HAL_ADC_ConfigChannel+0x108>)
 800102c:	400a      	ands	r2, r1
 800102e:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2250      	movs	r2, #80	@ 0x50
 8001034:	2100      	movs	r1, #0
 8001036:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	0018      	movs	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	b002      	add	sp, #8
 8001040:	bd80      	pop	{r7, pc}
 8001042:	46c0      	nop			@ (mov r8, r8)
 8001044:	00001001 	.word	0x00001001
 8001048:	40012708 	.word	0x40012708
 800104c:	ff7fffff 	.word	0xff7fffff
 8001050:	ffbfffff 	.word	0xffbfffff

08001054 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b084      	sub	sp, #16
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800105c:	2300      	movs	r3, #0
 800105e:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	2203      	movs	r2, #3
 8001068:	4013      	ands	r3, r2
 800106a:	2b01      	cmp	r3, #1
 800106c:	d108      	bne.n	8001080 <ADC_Enable+0x2c>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2201      	movs	r2, #1
 8001076:	4013      	ands	r3, r2
 8001078:	2b01      	cmp	r3, #1
 800107a:	d101      	bne.n	8001080 <ADC_Enable+0x2c>
 800107c:	2301      	movs	r3, #1
 800107e:	e000      	b.n	8001082 <ADC_Enable+0x2e>
 8001080:	2300      	movs	r3, #0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d146      	bne.n	8001114 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	4a24      	ldr	r2, [pc, #144]	@ (8001120 <ADC_Enable+0xcc>)
 800108e:	4013      	ands	r3, r2
 8001090:	d00d      	beq.n	80010ae <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001096:	2210      	movs	r2, #16
 8001098:	431a      	orrs	r2, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a2:	2201      	movs	r2, #1
 80010a4:	431a      	orrs	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e033      	b.n	8001116 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	689a      	ldr	r2, [r3, #8]
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2101      	movs	r1, #1
 80010ba:	430a      	orrs	r2, r1
 80010bc:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80010be:	2001      	movs	r0, #1
 80010c0:	f000 f830 	bl	8001124 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80010c4:	f7ff fca2 	bl	8000a0c <HAL_GetTick>
 80010c8:	0003      	movs	r3, r0
 80010ca:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80010cc:	e01b      	b.n	8001106 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80010ce:	f7ff fc9d 	bl	8000a0c <HAL_GetTick>
 80010d2:	0002      	movs	r2, r0
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	2b0a      	cmp	r3, #10
 80010da:	d914      	bls.n	8001106 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2201      	movs	r2, #1
 80010e4:	4013      	ands	r3, r2
 80010e6:	2b01      	cmp	r3, #1
 80010e8:	d00d      	beq.n	8001106 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010ee:	2210      	movs	r2, #16
 80010f0:	431a      	orrs	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fa:	2201      	movs	r2, #1
 80010fc:	431a      	orrs	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e007      	b.n	8001116 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	2201      	movs	r2, #1
 800110e:	4013      	ands	r3, r2
 8001110:	2b01      	cmp	r3, #1
 8001112:	d1dc      	bne.n	80010ce <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001114:	2300      	movs	r3, #0
}
 8001116:	0018      	movs	r0, r3
 8001118:	46bd      	mov	sp, r7
 800111a:	b004      	add	sp, #16
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			@ (mov r8, r8)
 8001120:	80000017 	.word	0x80000017

08001124 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 800112c:	4b0b      	ldr	r3, [pc, #44]	@ (800115c <ADC_DelayMicroSecond+0x38>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	490b      	ldr	r1, [pc, #44]	@ (8001160 <ADC_DelayMicroSecond+0x3c>)
 8001132:	0018      	movs	r0, r3
 8001134:	f7fe ffe8 	bl	8000108 <__udivsi3>
 8001138:	0003      	movs	r3, r0
 800113a:	001a      	movs	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4353      	muls	r3, r2
 8001140:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8001142:	e002      	b.n	800114a <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	3b01      	subs	r3, #1
 8001148:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f9      	bne.n	8001144 <ADC_DelayMicroSecond+0x20>
  }
}
 8001150:	46c0      	nop			@ (mov r8, r8)
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	46bd      	mov	sp, r7
 8001156:	b004      	add	sp, #16
 8001158:	bd80      	pop	{r7, pc}
 800115a:	46c0      	nop			@ (mov r8, r8)
 800115c:	20000000 	.word	0x20000000
 8001160:	000f4240 	.word	0x000f4240

08001164 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001164:	b590      	push	{r4, r7, lr}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	0002      	movs	r2, r0
 800116c:	6039      	str	r1, [r7, #0]
 800116e:	1dfb      	adds	r3, r7, #7
 8001170:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001172:	1dfb      	adds	r3, r7, #7
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b7f      	cmp	r3, #127	@ 0x7f
 8001178:	d828      	bhi.n	80011cc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800117a:	4a2f      	ldr	r2, [pc, #188]	@ (8001238 <__NVIC_SetPriority+0xd4>)
 800117c:	1dfb      	adds	r3, r7, #7
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	b25b      	sxtb	r3, r3
 8001182:	089b      	lsrs	r3, r3, #2
 8001184:	33c0      	adds	r3, #192	@ 0xc0
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	589b      	ldr	r3, [r3, r2]
 800118a:	1dfa      	adds	r2, r7, #7
 800118c:	7812      	ldrb	r2, [r2, #0]
 800118e:	0011      	movs	r1, r2
 8001190:	2203      	movs	r2, #3
 8001192:	400a      	ands	r2, r1
 8001194:	00d2      	lsls	r2, r2, #3
 8001196:	21ff      	movs	r1, #255	@ 0xff
 8001198:	4091      	lsls	r1, r2
 800119a:	000a      	movs	r2, r1
 800119c:	43d2      	mvns	r2, r2
 800119e:	401a      	ands	r2, r3
 80011a0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011a2:	683b      	ldr	r3, [r7, #0]
 80011a4:	019b      	lsls	r3, r3, #6
 80011a6:	22ff      	movs	r2, #255	@ 0xff
 80011a8:	401a      	ands	r2, r3
 80011aa:	1dfb      	adds	r3, r7, #7
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	0018      	movs	r0, r3
 80011b0:	2303      	movs	r3, #3
 80011b2:	4003      	ands	r3, r0
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011b8:	481f      	ldr	r0, [pc, #124]	@ (8001238 <__NVIC_SetPriority+0xd4>)
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	089b      	lsrs	r3, r3, #2
 80011c2:	430a      	orrs	r2, r1
 80011c4:	33c0      	adds	r3, #192	@ 0xc0
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011ca:	e031      	b.n	8001230 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011cc:	4a1b      	ldr	r2, [pc, #108]	@ (800123c <__NVIC_SetPriority+0xd8>)
 80011ce:	1dfb      	adds	r3, r7, #7
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	0019      	movs	r1, r3
 80011d4:	230f      	movs	r3, #15
 80011d6:	400b      	ands	r3, r1
 80011d8:	3b08      	subs	r3, #8
 80011da:	089b      	lsrs	r3, r3, #2
 80011dc:	3306      	adds	r3, #6
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	18d3      	adds	r3, r2, r3
 80011e2:	3304      	adds	r3, #4
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	1dfa      	adds	r2, r7, #7
 80011e8:	7812      	ldrb	r2, [r2, #0]
 80011ea:	0011      	movs	r1, r2
 80011ec:	2203      	movs	r2, #3
 80011ee:	400a      	ands	r2, r1
 80011f0:	00d2      	lsls	r2, r2, #3
 80011f2:	21ff      	movs	r1, #255	@ 0xff
 80011f4:	4091      	lsls	r1, r2
 80011f6:	000a      	movs	r2, r1
 80011f8:	43d2      	mvns	r2, r2
 80011fa:	401a      	ands	r2, r3
 80011fc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	019b      	lsls	r3, r3, #6
 8001202:	22ff      	movs	r2, #255	@ 0xff
 8001204:	401a      	ands	r2, r3
 8001206:	1dfb      	adds	r3, r7, #7
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	0018      	movs	r0, r3
 800120c:	2303      	movs	r3, #3
 800120e:	4003      	ands	r3, r0
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001214:	4809      	ldr	r0, [pc, #36]	@ (800123c <__NVIC_SetPriority+0xd8>)
 8001216:	1dfb      	adds	r3, r7, #7
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	001c      	movs	r4, r3
 800121c:	230f      	movs	r3, #15
 800121e:	4023      	ands	r3, r4
 8001220:	3b08      	subs	r3, #8
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	430a      	orrs	r2, r1
 8001226:	3306      	adds	r3, #6
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	18c3      	adds	r3, r0, r3
 800122c:	3304      	adds	r3, #4
 800122e:	601a      	str	r2, [r3, #0]
}
 8001230:	46c0      	nop			@ (mov r8, r8)
 8001232:	46bd      	mov	sp, r7
 8001234:	b003      	add	sp, #12
 8001236:	bd90      	pop	{r4, r7, pc}
 8001238:	e000e100 	.word	0xe000e100
 800123c:	e000ed00 	.word	0xe000ed00

08001240 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	1e5a      	subs	r2, r3, #1
 800124c:	2380      	movs	r3, #128	@ 0x80
 800124e:	045b      	lsls	r3, r3, #17
 8001250:	429a      	cmp	r2, r3
 8001252:	d301      	bcc.n	8001258 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001254:	2301      	movs	r3, #1
 8001256:	e010      	b.n	800127a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001258:	4b0a      	ldr	r3, [pc, #40]	@ (8001284 <SysTick_Config+0x44>)
 800125a:	687a      	ldr	r2, [r7, #4]
 800125c:	3a01      	subs	r2, #1
 800125e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001260:	2301      	movs	r3, #1
 8001262:	425b      	negs	r3, r3
 8001264:	2103      	movs	r1, #3
 8001266:	0018      	movs	r0, r3
 8001268:	f7ff ff7c 	bl	8001164 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800126c:	4b05      	ldr	r3, [pc, #20]	@ (8001284 <SysTick_Config+0x44>)
 800126e:	2200      	movs	r2, #0
 8001270:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001272:	4b04      	ldr	r3, [pc, #16]	@ (8001284 <SysTick_Config+0x44>)
 8001274:	2207      	movs	r2, #7
 8001276:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001278:	2300      	movs	r3, #0
}
 800127a:	0018      	movs	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	b002      	add	sp, #8
 8001280:	bd80      	pop	{r7, pc}
 8001282:	46c0      	nop			@ (mov r8, r8)
 8001284:	e000e010 	.word	0xe000e010

08001288 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	60b9      	str	r1, [r7, #8]
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	210f      	movs	r1, #15
 8001294:	187b      	adds	r3, r7, r1
 8001296:	1c02      	adds	r2, r0, #0
 8001298:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800129a:	68ba      	ldr	r2, [r7, #8]
 800129c:	187b      	adds	r3, r7, r1
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	b25b      	sxtb	r3, r3
 80012a2:	0011      	movs	r1, r2
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff ff5d 	bl	8001164 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 80012aa:	46c0      	nop			@ (mov r8, r8)
 80012ac:	46bd      	mov	sp, r7
 80012ae:	b004      	add	sp, #16
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff ffbf 	bl	8001240 <SysTick_Config>
 80012c2:	0003      	movs	r3, r0
}
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}

080012cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80012de:	2300      	movs	r3, #0
 80012e0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80012e2:	e143      	b.n	800156c <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2101      	movs	r1, #1
 80012ea:	697a      	ldr	r2, [r7, #20]
 80012ec:	4091      	lsls	r1, r2
 80012ee:	000a      	movs	r2, r1
 80012f0:	4013      	ands	r3, r2
 80012f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d100      	bne.n	80012fc <HAL_GPIO_Init+0x30>
 80012fa:	e134      	b.n	8001566 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2203      	movs	r2, #3
 8001302:	4013      	ands	r3, r2
 8001304:	2b01      	cmp	r3, #1
 8001306:	d005      	beq.n	8001314 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2203      	movs	r2, #3
 800130e:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001310:	2b02      	cmp	r3, #2
 8001312:	d130      	bne.n	8001376 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	2203      	movs	r2, #3
 8001320:	409a      	lsls	r2, r3
 8001322:	0013      	movs	r3, r2
 8001324:	43da      	mvns	r2, r3
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	68da      	ldr	r2, [r3, #12]
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	409a      	lsls	r2, r3
 8001336:	0013      	movs	r3, r2
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4313      	orrs	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800134a:	2201      	movs	r2, #1
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	409a      	lsls	r2, r3
 8001350:	0013      	movs	r3, r2
 8001352:	43da      	mvns	r2, r3
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4013      	ands	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	091b      	lsrs	r3, r3, #4
 8001360:	2201      	movs	r2, #1
 8001362:	401a      	ands	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	409a      	lsls	r2, r3
 8001368:	0013      	movs	r3, r2
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	2203      	movs	r2, #3
 800137c:	4013      	ands	r3, r2
 800137e:	2b03      	cmp	r3, #3
 8001380:	d017      	beq.n	80013b2 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	005b      	lsls	r3, r3, #1
 800138c:	2203      	movs	r2, #3
 800138e:	409a      	lsls	r2, r3
 8001390:	0013      	movs	r3, r2
 8001392:	43da      	mvns	r2, r3
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	4013      	ands	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	689a      	ldr	r2, [r3, #8]
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	409a      	lsls	r2, r3
 80013a4:	0013      	movs	r3, r2
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2203      	movs	r2, #3
 80013b8:	4013      	ands	r3, r2
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	d123      	bne.n	8001406 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	08da      	lsrs	r2, r3, #3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	3208      	adds	r2, #8
 80013c6:	0092      	lsls	r2, r2, #2
 80013c8:	58d3      	ldr	r3, [r2, r3]
 80013ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	2207      	movs	r2, #7
 80013d0:	4013      	ands	r3, r2
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	220f      	movs	r2, #15
 80013d6:	409a      	lsls	r2, r3
 80013d8:	0013      	movs	r3, r2
 80013da:	43da      	mvns	r2, r3
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	4013      	ands	r3, r2
 80013e0:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	691a      	ldr	r2, [r3, #16]
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	2107      	movs	r1, #7
 80013ea:	400b      	ands	r3, r1
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	409a      	lsls	r2, r3
 80013f0:	0013      	movs	r3, r2
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	08da      	lsrs	r2, r3, #3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3208      	adds	r2, #8
 8001400:	0092      	lsls	r2, r2, #2
 8001402:	6939      	ldr	r1, [r7, #16]
 8001404:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	2203      	movs	r2, #3
 8001412:	409a      	lsls	r2, r3
 8001414:	0013      	movs	r3, r2
 8001416:	43da      	mvns	r2, r3
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2203      	movs	r2, #3
 8001424:	401a      	ands	r2, r3
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	409a      	lsls	r2, r3
 800142c:	0013      	movs	r3, r2
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	4313      	orrs	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685a      	ldr	r2, [r3, #4]
 800143e:	23c0      	movs	r3, #192	@ 0xc0
 8001440:	029b      	lsls	r3, r3, #10
 8001442:	4013      	ands	r3, r2
 8001444:	d100      	bne.n	8001448 <HAL_GPIO_Init+0x17c>
 8001446:	e08e      	b.n	8001566 <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001448:	4b4e      	ldr	r3, [pc, #312]	@ (8001584 <HAL_GPIO_Init+0x2b8>)
 800144a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800144c:	4b4d      	ldr	r3, [pc, #308]	@ (8001584 <HAL_GPIO_Init+0x2b8>)
 800144e:	2101      	movs	r1, #1
 8001450:	430a      	orrs	r2, r1
 8001452:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001454:	4a4c      	ldr	r2, [pc, #304]	@ (8001588 <HAL_GPIO_Init+0x2bc>)
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	089b      	lsrs	r3, r3, #2
 800145a:	3302      	adds	r3, #2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	589b      	ldr	r3, [r3, r2]
 8001460:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	2203      	movs	r2, #3
 8001466:	4013      	ands	r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	220f      	movs	r2, #15
 800146c:	409a      	lsls	r2, r3
 800146e:	0013      	movs	r3, r2
 8001470:	43da      	mvns	r2, r3
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	4013      	ands	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	23a0      	movs	r3, #160	@ 0xa0
 800147c:	05db      	lsls	r3, r3, #23
 800147e:	429a      	cmp	r2, r3
 8001480:	d00d      	beq.n	800149e <HAL_GPIO_Init+0x1d2>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a41      	ldr	r2, [pc, #260]	@ (800158c <HAL_GPIO_Init+0x2c0>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d007      	beq.n	800149a <HAL_GPIO_Init+0x1ce>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4a40      	ldr	r2, [pc, #256]	@ (8001590 <HAL_GPIO_Init+0x2c4>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d101      	bne.n	8001496 <HAL_GPIO_Init+0x1ca>
 8001492:	2302      	movs	r3, #2
 8001494:	e004      	b.n	80014a0 <HAL_GPIO_Init+0x1d4>
 8001496:	2306      	movs	r3, #6
 8001498:	e002      	b.n	80014a0 <HAL_GPIO_Init+0x1d4>
 800149a:	2301      	movs	r3, #1
 800149c:	e000      	b.n	80014a0 <HAL_GPIO_Init+0x1d4>
 800149e:	2300      	movs	r3, #0
 80014a0:	697a      	ldr	r2, [r7, #20]
 80014a2:	2103      	movs	r1, #3
 80014a4:	400a      	ands	r2, r1
 80014a6:	0092      	lsls	r2, r2, #2
 80014a8:	4093      	lsls	r3, r2
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	4313      	orrs	r3, r2
 80014ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014b0:	4935      	ldr	r1, [pc, #212]	@ (8001588 <HAL_GPIO_Init+0x2bc>)
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	089b      	lsrs	r3, r3, #2
 80014b6:	3302      	adds	r3, #2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80014be:	4b35      	ldr	r3, [pc, #212]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	43da      	mvns	r2, r3
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	4013      	ands	r3, r2
 80014cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	685a      	ldr	r2, [r3, #4]
 80014d2:	2380      	movs	r3, #128	@ 0x80
 80014d4:	035b      	lsls	r3, r3, #13
 80014d6:	4013      	ands	r3, r2
 80014d8:	d003      	beq.n	80014e2 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4313      	orrs	r3, r2
 80014e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80014e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 80014e4:	693a      	ldr	r2, [r7, #16]
 80014e6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80014e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 80014ea:	68db      	ldr	r3, [r3, #12]
 80014ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	43da      	mvns	r2, r3
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	4013      	ands	r3, r2
 80014f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685a      	ldr	r2, [r3, #4]
 80014fc:	2380      	movs	r3, #128	@ 0x80
 80014fe:	039b      	lsls	r3, r3, #14
 8001500:	4013      	ands	r3, r2
 8001502:	d003      	beq.n	800150c <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	4313      	orrs	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800150c:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001512:	4b20      	ldr	r3, [pc, #128]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	43da      	mvns	r2, r3
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	4013      	ands	r3, r2
 8001520:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	685a      	ldr	r2, [r3, #4]
 8001526:	2380      	movs	r3, #128	@ 0x80
 8001528:	029b      	lsls	r3, r3, #10
 800152a:	4013      	ands	r3, r2
 800152c:	d003      	beq.n	8001536 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4313      	orrs	r3, r2
 8001534:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001536:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800153c:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	43da      	mvns	r2, r3
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	4013      	ands	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685a      	ldr	r2, [r3, #4]
 8001550:	2380      	movs	r3, #128	@ 0x80
 8001552:	025b      	lsls	r3, r3, #9
 8001554:	4013      	ands	r3, r2
 8001556:	d003      	beq.n	8001560 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001558:	693a      	ldr	r2, [r7, #16]
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	4313      	orrs	r3, r2
 800155e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <HAL_GPIO_Init+0x2c8>)
 8001562:	693a      	ldr	r2, [r7, #16]
 8001564:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	3301      	adds	r3, #1
 800156a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	40da      	lsrs	r2, r3
 8001574:	1e13      	subs	r3, r2, #0
 8001576:	d000      	beq.n	800157a <HAL_GPIO_Init+0x2ae>
 8001578:	e6b4      	b.n	80012e4 <HAL_GPIO_Init+0x18>
  }
}
 800157a:	46c0      	nop			@ (mov r8, r8)
 800157c:	46c0      	nop			@ (mov r8, r8)
 800157e:	46bd      	mov	sp, r7
 8001580:	b006      	add	sp, #24
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40021000 	.word	0x40021000
 8001588:	40010000 	.word	0x40010000
 800158c:	50000400 	.word	0x50000400
 8001590:	50000800 	.word	0x50000800
 8001594:	40010400 	.word	0x40010400

08001598 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
 80015a0:	0008      	movs	r0, r1
 80015a2:	0011      	movs	r1, r2
 80015a4:	1cbb      	adds	r3, r7, #2
 80015a6:	1c02      	adds	r2, r0, #0
 80015a8:	801a      	strh	r2, [r3, #0]
 80015aa:	1c7b      	adds	r3, r7, #1
 80015ac:	1c0a      	adds	r2, r1, #0
 80015ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015b0:	1c7b      	adds	r3, r7, #1
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d004      	beq.n	80015c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015b8:	1cbb      	adds	r3, r7, #2
 80015ba:	881a      	ldrh	r2, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80015c0:	e003      	b.n	80015ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80015c2:	1cbb      	adds	r3, r7, #2
 80015c4:	881a      	ldrh	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015ca:	46c0      	nop			@ (mov r8, r8)
 80015cc:	46bd      	mov	sp, r7
 80015ce:	b002      	add	sp, #8
 80015d0:	bd80      	pop	{r7, pc}
	...

080015d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015d4:	b5b0      	push	{r4, r5, r7, lr}
 80015d6:	b08a      	sub	sp, #40	@ 0x28
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d102      	bne.n	80015e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	f000 fb6c 	bl	8001cc0 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015e8:	4bc8      	ldr	r3, [pc, #800]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	220c      	movs	r2, #12
 80015ee:	4013      	ands	r3, r2
 80015f0:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015f2:	4bc6      	ldr	r3, [pc, #792]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80015f4:	68da      	ldr	r2, [r3, #12]
 80015f6:	2380      	movs	r3, #128	@ 0x80
 80015f8:	025b      	lsls	r3, r3, #9
 80015fa:	4013      	ands	r3, r2
 80015fc:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2201      	movs	r2, #1
 8001604:	4013      	ands	r3, r2
 8001606:	d100      	bne.n	800160a <HAL_RCC_OscConfig+0x36>
 8001608:	e07d      	b.n	8001706 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800160a:	69fb      	ldr	r3, [r7, #28]
 800160c:	2b08      	cmp	r3, #8
 800160e:	d007      	beq.n	8001620 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	2b0c      	cmp	r3, #12
 8001614:	d112      	bne.n	800163c <HAL_RCC_OscConfig+0x68>
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	2380      	movs	r3, #128	@ 0x80
 800161a:	025b      	lsls	r3, r3, #9
 800161c:	429a      	cmp	r2, r3
 800161e:	d10d      	bne.n	800163c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001620:	4bba      	ldr	r3, [pc, #744]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	2380      	movs	r3, #128	@ 0x80
 8001626:	029b      	lsls	r3, r3, #10
 8001628:	4013      	ands	r3, r2
 800162a:	d100      	bne.n	800162e <HAL_RCC_OscConfig+0x5a>
 800162c:	e06a      	b.n	8001704 <HAL_RCC_OscConfig+0x130>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d166      	bne.n	8001704 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	f000 fb42 	bl	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	685a      	ldr	r2, [r3, #4]
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	025b      	lsls	r3, r3, #9
 8001644:	429a      	cmp	r2, r3
 8001646:	d107      	bne.n	8001658 <HAL_RCC_OscConfig+0x84>
 8001648:	4bb0      	ldr	r3, [pc, #704]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	4baf      	ldr	r3, [pc, #700]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800164e:	2180      	movs	r1, #128	@ 0x80
 8001650:	0249      	lsls	r1, r1, #9
 8001652:	430a      	orrs	r2, r1
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	e027      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	685a      	ldr	r2, [r3, #4]
 800165c:	23a0      	movs	r3, #160	@ 0xa0
 800165e:	02db      	lsls	r3, r3, #11
 8001660:	429a      	cmp	r2, r3
 8001662:	d10e      	bne.n	8001682 <HAL_RCC_OscConfig+0xae>
 8001664:	4ba9      	ldr	r3, [pc, #676]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	4ba8      	ldr	r3, [pc, #672]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800166a:	2180      	movs	r1, #128	@ 0x80
 800166c:	02c9      	lsls	r1, r1, #11
 800166e:	430a      	orrs	r2, r1
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	4ba6      	ldr	r3, [pc, #664]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	4ba5      	ldr	r3, [pc, #660]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001678:	2180      	movs	r1, #128	@ 0x80
 800167a:	0249      	lsls	r1, r1, #9
 800167c:	430a      	orrs	r2, r1
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	e012      	b.n	80016a8 <HAL_RCC_OscConfig+0xd4>
 8001682:	4ba2      	ldr	r3, [pc, #648]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	4ba1      	ldr	r3, [pc, #644]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001688:	49a1      	ldr	r1, [pc, #644]	@ (8001910 <HAL_RCC_OscConfig+0x33c>)
 800168a:	400a      	ands	r2, r1
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	4b9f      	ldr	r3, [pc, #636]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001690:	681a      	ldr	r2, [r3, #0]
 8001692:	2380      	movs	r3, #128	@ 0x80
 8001694:	025b      	lsls	r3, r3, #9
 8001696:	4013      	ands	r3, r2
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	4b9b      	ldr	r3, [pc, #620]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4b9a      	ldr	r3, [pc, #616]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80016a2:	499c      	ldr	r1, [pc, #624]	@ (8001914 <HAL_RCC_OscConfig+0x340>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d014      	beq.n	80016da <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7ff f9ac 	bl	8000a0c <HAL_GetTick>
 80016b4:	0003      	movs	r3, r0
 80016b6:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016b8:	e008      	b.n	80016cc <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016ba:	f7ff f9a7 	bl	8000a0c <HAL_GetTick>
 80016be:	0002      	movs	r2, r0
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	2b64      	cmp	r3, #100	@ 0x64
 80016c6:	d901      	bls.n	80016cc <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80016c8:	2303      	movs	r3, #3
 80016ca:	e2f9      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80016cc:	4b8f      	ldr	r3, [pc, #572]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	2380      	movs	r3, #128	@ 0x80
 80016d2:	029b      	lsls	r3, r3, #10
 80016d4:	4013      	ands	r3, r2
 80016d6:	d0f0      	beq.n	80016ba <HAL_RCC_OscConfig+0xe6>
 80016d8:	e015      	b.n	8001706 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016da:	f7ff f997 	bl	8000a0c <HAL_GetTick>
 80016de:	0003      	movs	r3, r0
 80016e0:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016e2:	e008      	b.n	80016f6 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e4:	f7ff f992 	bl	8000a0c <HAL_GetTick>
 80016e8:	0002      	movs	r2, r0
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	1ad3      	subs	r3, r2, r3
 80016ee:	2b64      	cmp	r3, #100	@ 0x64
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e2e4      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80016f6:	4b85      	ldr	r3, [pc, #532]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	2380      	movs	r3, #128	@ 0x80
 80016fc:	029b      	lsls	r3, r3, #10
 80016fe:	4013      	ands	r3, r2
 8001700:	d1f0      	bne.n	80016e4 <HAL_RCC_OscConfig+0x110>
 8001702:	e000      	b.n	8001706 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001704:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2202      	movs	r2, #2
 800170c:	4013      	ands	r3, r2
 800170e:	d100      	bne.n	8001712 <HAL_RCC_OscConfig+0x13e>
 8001710:	e099      	b.n	8001846 <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	68db      	ldr	r3, [r3, #12]
 8001716:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800171a:	2220      	movs	r2, #32
 800171c:	4013      	ands	r3, r2
 800171e:	d009      	beq.n	8001734 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001720:	4b7a      	ldr	r3, [pc, #488]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b79      	ldr	r3, [pc, #484]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001726:	2120      	movs	r1, #32
 8001728:	430a      	orrs	r2, r1
 800172a:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800172c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800172e:	2220      	movs	r2, #32
 8001730:	4393      	bics	r3, r2
 8001732:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	2b04      	cmp	r3, #4
 8001738:	d005      	beq.n	8001746 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	2b0c      	cmp	r3, #12
 800173e:	d13e      	bne.n	80017be <HAL_RCC_OscConfig+0x1ea>
 8001740:	69bb      	ldr	r3, [r7, #24]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d13b      	bne.n	80017be <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001746:	4b71      	ldr	r3, [pc, #452]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2204      	movs	r2, #4
 800174c:	4013      	ands	r3, r2
 800174e:	d004      	beq.n	800175a <HAL_RCC_OscConfig+0x186>
 8001750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e2b2      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800175a:	4b6c      	ldr	r3, [pc, #432]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	4a6e      	ldr	r2, [pc, #440]	@ (8001918 <HAL_RCC_OscConfig+0x344>)
 8001760:	4013      	ands	r3, r2
 8001762:	0019      	movs	r1, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	691b      	ldr	r3, [r3, #16]
 8001768:	021a      	lsls	r2, r3, #8
 800176a:	4b68      	ldr	r3, [pc, #416]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800176c:	430a      	orrs	r2, r1
 800176e:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001770:	4b66      	ldr	r3, [pc, #408]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2209      	movs	r2, #9
 8001776:	4393      	bics	r3, r2
 8001778:	0019      	movs	r1, r3
 800177a:	4b64      	ldr	r3, [pc, #400]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800177c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800177e:	430a      	orrs	r2, r1
 8001780:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001782:	f000 fbeb 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 8001786:	0001      	movs	r1, r0
 8001788:	4b60      	ldr	r3, [pc, #384]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	091b      	lsrs	r3, r3, #4
 800178e:	220f      	movs	r2, #15
 8001790:	4013      	ands	r3, r2
 8001792:	4a62      	ldr	r2, [pc, #392]	@ (800191c <HAL_RCC_OscConfig+0x348>)
 8001794:	5cd3      	ldrb	r3, [r2, r3]
 8001796:	000a      	movs	r2, r1
 8001798:	40da      	lsrs	r2, r3
 800179a:	4b61      	ldr	r3, [pc, #388]	@ (8001920 <HAL_RCC_OscConfig+0x34c>)
 800179c:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800179e:	4b61      	ldr	r3, [pc, #388]	@ (8001924 <HAL_RCC_OscConfig+0x350>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2513      	movs	r5, #19
 80017a4:	197c      	adds	r4, r7, r5
 80017a6:	0018      	movs	r0, r3
 80017a8:	f7ff f8ea 	bl	8000980 <HAL_InitTick>
 80017ac:	0003      	movs	r3, r0
 80017ae:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80017b0:	197b      	adds	r3, r7, r5
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d046      	beq.n	8001846 <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80017b8:	197b      	adds	r3, r7, r5
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	e280      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80017be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d027      	beq.n	8001814 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80017c4:	4b51      	ldr	r3, [pc, #324]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2209      	movs	r2, #9
 80017ca:	4393      	bics	r3, r2
 80017cc:	0019      	movs	r1, r3
 80017ce:	4b4f      	ldr	r3, [pc, #316]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80017d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017d2:	430a      	orrs	r2, r1
 80017d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d6:	f7ff f919 	bl	8000a0c <HAL_GetTick>
 80017da:	0003      	movs	r3, r0
 80017dc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017de:	e008      	b.n	80017f2 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017e0:	f7ff f914 	bl	8000a0c <HAL_GetTick>
 80017e4:	0002      	movs	r2, r0
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d901      	bls.n	80017f2 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80017ee:	2303      	movs	r3, #3
 80017f0:	e266      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80017f2:	4b46      	ldr	r3, [pc, #280]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2204      	movs	r2, #4
 80017f8:	4013      	ands	r3, r2
 80017fa:	d0f1      	beq.n	80017e0 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017fc:	4b43      	ldr	r3, [pc, #268]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	4a45      	ldr	r2, [pc, #276]	@ (8001918 <HAL_RCC_OscConfig+0x344>)
 8001802:	4013      	ands	r3, r2
 8001804:	0019      	movs	r1, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	021a      	lsls	r2, r3, #8
 800180c:	4b3f      	ldr	r3, [pc, #252]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800180e:	430a      	orrs	r2, r1
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	e018      	b.n	8001846 <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001814:	4b3d      	ldr	r3, [pc, #244]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001816:	681a      	ldr	r2, [r3, #0]
 8001818:	4b3c      	ldr	r3, [pc, #240]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800181a:	2101      	movs	r1, #1
 800181c:	438a      	bics	r2, r1
 800181e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff f8f4 	bl	8000a0c <HAL_GetTick>
 8001824:	0003      	movs	r3, r0
 8001826:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001828:	e008      	b.n	800183c <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800182a:	f7ff f8ef 	bl	8000a0c <HAL_GetTick>
 800182e:	0002      	movs	r2, r0
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	2b02      	cmp	r3, #2
 8001836:	d901      	bls.n	800183c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001838:	2303      	movs	r3, #3
 800183a:	e241      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800183c:	4b33      	ldr	r3, [pc, #204]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2204      	movs	r2, #4
 8001842:	4013      	ands	r3, r2
 8001844:	d1f1      	bne.n	800182a <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2210      	movs	r2, #16
 800184c:	4013      	ands	r3, r2
 800184e:	d100      	bne.n	8001852 <HAL_RCC_OscConfig+0x27e>
 8001850:	e0a1      	b.n	8001996 <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d140      	bne.n	80018da <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001858:	4b2c      	ldr	r3, [pc, #176]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	2380      	movs	r3, #128	@ 0x80
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4013      	ands	r3, r2
 8001862:	d005      	beq.n	8001870 <HAL_RCC_OscConfig+0x29c>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d101      	bne.n	8001870 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e227      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001870:	4b26      	ldr	r3, [pc, #152]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	4a2c      	ldr	r2, [pc, #176]	@ (8001928 <HAL_RCC_OscConfig+0x354>)
 8001876:	4013      	ands	r3, r2
 8001878:	0019      	movs	r1, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a1a      	ldr	r2, [r3, #32]
 800187e:	4b23      	ldr	r3, [pc, #140]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001880:	430a      	orrs	r2, r1
 8001882:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001884:	4b21      	ldr	r3, [pc, #132]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	021b      	lsls	r3, r3, #8
 800188a:	0a19      	lsrs	r1, r3, #8
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	69db      	ldr	r3, [r3, #28]
 8001890:	061a      	lsls	r2, r3, #24
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 8001894:	430a      	orrs	r2, r1
 8001896:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	0b5b      	lsrs	r3, r3, #13
 800189e:	3301      	adds	r3, #1
 80018a0:	2280      	movs	r2, #128	@ 0x80
 80018a2:	0212      	lsls	r2, r2, #8
 80018a4:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80018a6:	4b19      	ldr	r3, [pc, #100]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	091b      	lsrs	r3, r3, #4
 80018ac:	210f      	movs	r1, #15
 80018ae:	400b      	ands	r3, r1
 80018b0:	491a      	ldr	r1, [pc, #104]	@ (800191c <HAL_RCC_OscConfig+0x348>)
 80018b2:	5ccb      	ldrb	r3, [r1, r3]
 80018b4:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80018b6:	4b1a      	ldr	r3, [pc, #104]	@ (8001920 <HAL_RCC_OscConfig+0x34c>)
 80018b8:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80018ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001924 <HAL_RCC_OscConfig+0x350>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2513      	movs	r5, #19
 80018c0:	197c      	adds	r4, r7, r5
 80018c2:	0018      	movs	r0, r3
 80018c4:	f7ff f85c 	bl	8000980 <HAL_InitTick>
 80018c8:	0003      	movs	r3, r0
 80018ca:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80018cc:	197b      	adds	r3, r7, r5
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d060      	beq.n	8001996 <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80018d4:	197b      	adds	r3, r7, r5
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	e1f2      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d03f      	beq.n	8001962 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80018e2:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <HAL_RCC_OscConfig+0x338>)
 80018e8:	2180      	movs	r1, #128	@ 0x80
 80018ea:	0049      	lsls	r1, r1, #1
 80018ec:	430a      	orrs	r2, r1
 80018ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f0:	f7ff f88c 	bl	8000a0c <HAL_GetTick>
 80018f4:	0003      	movs	r3, r0
 80018f6:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80018f8:	e018      	b.n	800192c <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80018fa:	f7ff f887 	bl	8000a0c <HAL_GetTick>
 80018fe:	0002      	movs	r2, r0
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d911      	bls.n	800192c <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e1d9      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
 800190c:	40021000 	.word	0x40021000
 8001910:	fffeffff 	.word	0xfffeffff
 8001914:	fffbffff 	.word	0xfffbffff
 8001918:	ffffe0ff 	.word	0xffffe0ff
 800191c:	08002d38 	.word	0x08002d38
 8001920:	20000000 	.word	0x20000000
 8001924:	20000004 	.word	0x20000004
 8001928:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800192c:	4bc9      	ldr	r3, [pc, #804]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2380      	movs	r3, #128	@ 0x80
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	4013      	ands	r3, r2
 8001936:	d0e0      	beq.n	80018fa <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001938:	4bc6      	ldr	r3, [pc, #792]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	4ac6      	ldr	r2, [pc, #792]	@ (8001c58 <HAL_RCC_OscConfig+0x684>)
 800193e:	4013      	ands	r3, r2
 8001940:	0019      	movs	r1, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a1a      	ldr	r2, [r3, #32]
 8001946:	4bc3      	ldr	r3, [pc, #780]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001948:	430a      	orrs	r2, r1
 800194a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800194c:	4bc1      	ldr	r3, [pc, #772]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	021b      	lsls	r3, r3, #8
 8001952:	0a19      	lsrs	r1, r3, #8
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	69db      	ldr	r3, [r3, #28]
 8001958:	061a      	lsls	r2, r3, #24
 800195a:	4bbe      	ldr	r3, [pc, #760]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 800195c:	430a      	orrs	r2, r1
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	e019      	b.n	8001996 <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001962:	4bbc      	ldr	r3, [pc, #752]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	4bbb      	ldr	r3, [pc, #748]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001968:	49bc      	ldr	r1, [pc, #752]	@ (8001c5c <HAL_RCC_OscConfig+0x688>)
 800196a:	400a      	ands	r2, r1
 800196c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196e:	f7ff f84d 	bl	8000a0c <HAL_GetTick>
 8001972:	0003      	movs	r3, r0
 8001974:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001976:	e008      	b.n	800198a <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001978:	f7ff f848 	bl	8000a0c <HAL_GetTick>
 800197c:	0002      	movs	r2, r0
 800197e:	697b      	ldr	r3, [r7, #20]
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	2b02      	cmp	r3, #2
 8001984:	d901      	bls.n	800198a <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e19a      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800198a:	4bb2      	ldr	r3, [pc, #712]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	2380      	movs	r3, #128	@ 0x80
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4013      	ands	r3, r2
 8001994:	d1f0      	bne.n	8001978 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2208      	movs	r2, #8
 800199c:	4013      	ands	r3, r2
 800199e:	d036      	beq.n	8001a0e <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	695b      	ldr	r3, [r3, #20]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d019      	beq.n	80019dc <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019a8:	4baa      	ldr	r3, [pc, #680]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 80019aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019ac:	4ba9      	ldr	r3, [pc, #676]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 80019ae:	2101      	movs	r1, #1
 80019b0:	430a      	orrs	r2, r1
 80019b2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b4:	f7ff f82a 	bl	8000a0c <HAL_GetTick>
 80019b8:	0003      	movs	r3, r0
 80019ba:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019bc:	e008      	b.n	80019d0 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019be:	f7ff f825 	bl	8000a0c <HAL_GetTick>
 80019c2:	0002      	movs	r2, r0
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d901      	bls.n	80019d0 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e177      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80019d0:	4ba0      	ldr	r3, [pc, #640]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 80019d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80019d4:	2202      	movs	r2, #2
 80019d6:	4013      	ands	r3, r2
 80019d8:	d0f1      	beq.n	80019be <HAL_RCC_OscConfig+0x3ea>
 80019da:	e018      	b.n	8001a0e <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019dc:	4b9d      	ldr	r3, [pc, #628]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 80019de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019e0:	4b9c      	ldr	r3, [pc, #624]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 80019e2:	2101      	movs	r1, #1
 80019e4:	438a      	bics	r2, r1
 80019e6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019e8:	f7ff f810 	bl	8000a0c <HAL_GetTick>
 80019ec:	0003      	movs	r3, r0
 80019ee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019f2:	f7ff f80b 	bl	8000a0c <HAL_GetTick>
 80019f6:	0002      	movs	r2, r0
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e15d      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001a04:	4b93      	ldr	r3, [pc, #588]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a08:	2202      	movs	r2, #2
 8001a0a:	4013      	ands	r3, r2
 8001a0c:	d1f1      	bne.n	80019f2 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2204      	movs	r2, #4
 8001a14:	4013      	ands	r3, r2
 8001a16:	d100      	bne.n	8001a1a <HAL_RCC_OscConfig+0x446>
 8001a18:	e0ae      	b.n	8001b78 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a1a:	2023      	movs	r0, #35	@ 0x23
 8001a1c:	183b      	adds	r3, r7, r0
 8001a1e:	2200      	movs	r2, #0
 8001a20:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a22:	4b8c      	ldr	r3, [pc, #560]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001a24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a26:	2380      	movs	r3, #128	@ 0x80
 8001a28:	055b      	lsls	r3, r3, #21
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d109      	bne.n	8001a42 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a2e:	4b89      	ldr	r3, [pc, #548]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001a30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a32:	4b88      	ldr	r3, [pc, #544]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001a34:	2180      	movs	r1, #128	@ 0x80
 8001a36:	0549      	lsls	r1, r1, #21
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8001a3c:	183b      	adds	r3, r7, r0
 8001a3e:	2201      	movs	r2, #1
 8001a40:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a42:	4b87      	ldr	r3, [pc, #540]	@ (8001c60 <HAL_RCC_OscConfig+0x68c>)
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	2380      	movs	r3, #128	@ 0x80
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d11a      	bne.n	8001a84 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a4e:	4b84      	ldr	r3, [pc, #528]	@ (8001c60 <HAL_RCC_OscConfig+0x68c>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	4b83      	ldr	r3, [pc, #524]	@ (8001c60 <HAL_RCC_OscConfig+0x68c>)
 8001a54:	2180      	movs	r1, #128	@ 0x80
 8001a56:	0049      	lsls	r1, r1, #1
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a5c:	f7fe ffd6 	bl	8000a0c <HAL_GetTick>
 8001a60:	0003      	movs	r3, r0
 8001a62:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a64:	e008      	b.n	8001a78 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a66:	f7fe ffd1 	bl	8000a0c <HAL_GetTick>
 8001a6a:	0002      	movs	r2, r0
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b64      	cmp	r3, #100	@ 0x64
 8001a72:	d901      	bls.n	8001a78 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001a74:	2303      	movs	r3, #3
 8001a76:	e123      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a78:	4b79      	ldr	r3, [pc, #484]	@ (8001c60 <HAL_RCC_OscConfig+0x68c>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	2380      	movs	r3, #128	@ 0x80
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4013      	ands	r3, r2
 8001a82:	d0f0      	beq.n	8001a66 <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	689a      	ldr	r2, [r3, #8]
 8001a88:	2380      	movs	r3, #128	@ 0x80
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d107      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x4cc>
 8001a90:	4b70      	ldr	r3, [pc, #448]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001a92:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a94:	4b6f      	ldr	r3, [pc, #444]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001a96:	2180      	movs	r1, #128	@ 0x80
 8001a98:	0049      	lsls	r1, r1, #1
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8001a9e:	e031      	b.n	8001b04 <HAL_RCC_OscConfig+0x530>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d10c      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x4ee>
 8001aa8:	4b6a      	ldr	r3, [pc, #424]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001aaa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001aac:	4b69      	ldr	r3, [pc, #420]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001aae:	496b      	ldr	r1, [pc, #428]	@ (8001c5c <HAL_RCC_OscConfig+0x688>)
 8001ab0:	400a      	ands	r2, r1
 8001ab2:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ab4:	4b67      	ldr	r3, [pc, #412]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001ab6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ab8:	4b66      	ldr	r3, [pc, #408]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001aba:	496a      	ldr	r1, [pc, #424]	@ (8001c64 <HAL_RCC_OscConfig+0x690>)
 8001abc:	400a      	ands	r2, r1
 8001abe:	651a      	str	r2, [r3, #80]	@ 0x50
 8001ac0:	e020      	b.n	8001b04 <HAL_RCC_OscConfig+0x530>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	23a0      	movs	r3, #160	@ 0xa0
 8001ac8:	00db      	lsls	r3, r3, #3
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d10e      	bne.n	8001aec <HAL_RCC_OscConfig+0x518>
 8001ace:	4b61      	ldr	r3, [pc, #388]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001ad0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ad2:	4b60      	ldr	r3, [pc, #384]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001ad4:	2180      	movs	r1, #128	@ 0x80
 8001ad6:	00c9      	lsls	r1, r1, #3
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	651a      	str	r2, [r3, #80]	@ 0x50
 8001adc:	4b5d      	ldr	r3, [pc, #372]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001ade:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001ae0:	4b5c      	ldr	r3, [pc, #368]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001ae2:	2180      	movs	r1, #128	@ 0x80
 8001ae4:	0049      	lsls	r1, r1, #1
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	651a      	str	r2, [r3, #80]	@ 0x50
 8001aea:	e00b      	b.n	8001b04 <HAL_RCC_OscConfig+0x530>
 8001aec:	4b59      	ldr	r3, [pc, #356]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001aee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001af0:	4b58      	ldr	r3, [pc, #352]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001af2:	495a      	ldr	r1, [pc, #360]	@ (8001c5c <HAL_RCC_OscConfig+0x688>)
 8001af4:	400a      	ands	r2, r1
 8001af6:	651a      	str	r2, [r3, #80]	@ 0x50
 8001af8:	4b56      	ldr	r3, [pc, #344]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001afa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001afc:	4b55      	ldr	r3, [pc, #340]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001afe:	4959      	ldr	r1, [pc, #356]	@ (8001c64 <HAL_RCC_OscConfig+0x690>)
 8001b00:	400a      	ands	r2, r1
 8001b02:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d015      	beq.n	8001b38 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b0c:	f7fe ff7e 	bl	8000a0c <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b14:	e009      	b.n	8001b2a <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b16:	f7fe ff79 	bl	8000a0c <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	4a51      	ldr	r2, [pc, #324]	@ (8001c68 <HAL_RCC_OscConfig+0x694>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e0ca      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001b2a:	4b4a      	ldr	r3, [pc, #296]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001b2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b2e:	2380      	movs	r3, #128	@ 0x80
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4013      	ands	r3, r2
 8001b34:	d0ef      	beq.n	8001b16 <HAL_RCC_OscConfig+0x542>
 8001b36:	e014      	b.n	8001b62 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b38:	f7fe ff68 	bl	8000a0c <HAL_GetTick>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b40:	e009      	b.n	8001b56 <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b42:	f7fe ff63 	bl	8000a0c <HAL_GetTick>
 8001b46:	0002      	movs	r2, r0
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	4a46      	ldr	r2, [pc, #280]	@ (8001c68 <HAL_RCC_OscConfig+0x694>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d901      	bls.n	8001b56 <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001b52:	2303      	movs	r3, #3
 8001b54:	e0b4      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b56:	4b3f      	ldr	r3, [pc, #252]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001b58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001b5a:	2380      	movs	r3, #128	@ 0x80
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4013      	ands	r3, r2
 8001b60:	d1ef      	bne.n	8001b42 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b62:	2323      	movs	r3, #35	@ 0x23
 8001b64:	18fb      	adds	r3, r7, r3
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d105      	bne.n	8001b78 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b6c:	4b39      	ldr	r3, [pc, #228]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001b6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001b70:	4b38      	ldr	r3, [pc, #224]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001b72:	493e      	ldr	r1, [pc, #248]	@ (8001c6c <HAL_RCC_OscConfig+0x698>)
 8001b74:	400a      	ands	r2, r1
 8001b76:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d100      	bne.n	8001b82 <HAL_RCC_OscConfig+0x5ae>
 8001b80:	e09d      	b.n	8001cbe <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	2b0c      	cmp	r3, #12
 8001b86:	d100      	bne.n	8001b8a <HAL_RCC_OscConfig+0x5b6>
 8001b88:	e076      	b.n	8001c78 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8e:	2b02      	cmp	r3, #2
 8001b90:	d145      	bne.n	8001c1e <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b92:	4b30      	ldr	r3, [pc, #192]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4b2f      	ldr	r3, [pc, #188]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001b98:	4935      	ldr	r1, [pc, #212]	@ (8001c70 <HAL_RCC_OscConfig+0x69c>)
 8001b9a:	400a      	ands	r2, r1
 8001b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9e:	f7fe ff35 	bl	8000a0c <HAL_GetTick>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ba8:	f7fe ff30 	bl	8000a0c <HAL_GetTick>
 8001bac:	0002      	movs	r2, r0
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e082      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bba:	4b26      	ldr	r3, [pc, #152]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	2380      	movs	r3, #128	@ 0x80
 8001bc0:	049b      	lsls	r3, r3, #18
 8001bc2:	4013      	ands	r3, r2
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bc6:	4b23      	ldr	r3, [pc, #140]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	4a2a      	ldr	r2, [pc, #168]	@ (8001c74 <HAL_RCC_OscConfig+0x6a0>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	0019      	movs	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bd8:	431a      	orrs	r2, r3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	431a      	orrs	r2, r3
 8001be0:	4b1c      	ldr	r3, [pc, #112]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001be2:	430a      	orrs	r2, r1
 8001be4:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001be6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001bec:	2180      	movs	r1, #128	@ 0x80
 8001bee:	0449      	lsls	r1, r1, #17
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf4:	f7fe ff0a 	bl	8000a0c <HAL_GetTick>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bfe:	f7fe ff05 	bl	8000a0c <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	697b      	ldr	r3, [r7, #20]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e057      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001c10:	4b10      	ldr	r3, [pc, #64]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	2380      	movs	r3, #128	@ 0x80
 8001c16:	049b      	lsls	r3, r3, #18
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d0f0      	beq.n	8001bfe <HAL_RCC_OscConfig+0x62a>
 8001c1c:	e04f      	b.n	8001cbe <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	4b0c      	ldr	r3, [pc, #48]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001c24:	4912      	ldr	r1, [pc, #72]	@ (8001c70 <HAL_RCC_OscConfig+0x69c>)
 8001c26:	400a      	ands	r2, r1
 8001c28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2a:	f7fe feef 	bl	8000a0c <HAL_GetTick>
 8001c2e:	0003      	movs	r3, r0
 8001c30:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c34:	f7fe feea 	bl	8000a0c <HAL_GetTick>
 8001c38:	0002      	movs	r2, r0
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e03c      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001c46:	4b03      	ldr	r3, [pc, #12]	@ (8001c54 <HAL_RCC_OscConfig+0x680>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	2380      	movs	r3, #128	@ 0x80
 8001c4c:	049b      	lsls	r3, r3, #18
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d1f0      	bne.n	8001c34 <HAL_RCC_OscConfig+0x660>
 8001c52:	e034      	b.n	8001cbe <HAL_RCC_OscConfig+0x6ea>
 8001c54:	40021000 	.word	0x40021000
 8001c58:	ffff1fff 	.word	0xffff1fff
 8001c5c:	fffffeff 	.word	0xfffffeff
 8001c60:	40007000 	.word	0x40007000
 8001c64:	fffffbff 	.word	0xfffffbff
 8001c68:	00001388 	.word	0x00001388
 8001c6c:	efffffff 	.word	0xefffffff
 8001c70:	feffffff 	.word	0xfeffffff
 8001c74:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d101      	bne.n	8001c84 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001c80:	2301      	movs	r3, #1
 8001c82:	e01d      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c84:	4b10      	ldr	r3, [pc, #64]	@ (8001cc8 <HAL_RCC_OscConfig+0x6f4>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	2380      	movs	r3, #128	@ 0x80
 8001c8e:	025b      	lsls	r3, r3, #9
 8001c90:	401a      	ands	r2, r3
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d10f      	bne.n	8001cba <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c9a:	69ba      	ldr	r2, [r7, #24]
 8001c9c:	23f0      	movs	r3, #240	@ 0xf0
 8001c9e:	039b      	lsls	r3, r3, #14
 8001ca0:	401a      	ands	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d107      	bne.n	8001cba <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	23c0      	movs	r3, #192	@ 0xc0
 8001cae:	041b      	lsls	r3, r3, #16
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	d001      	beq.n	8001cbe <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e000      	b.n	8001cc0 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	0018      	movs	r0, r3
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	b00a      	add	sp, #40	@ 0x28
 8001cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc8:	40021000 	.word	0x40021000

08001ccc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ccc:	b5b0      	push	{r4, r5, r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
 8001cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e128      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ce0:	4b96      	ldr	r3, [pc, #600]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d91e      	bls.n	8001d2c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cee:	4b93      	ldr	r3, [pc, #588]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	4393      	bics	r3, r2
 8001cf6:	0019      	movs	r1, r3
 8001cf8:	4b90      	ldr	r3, [pc, #576]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d00:	f7fe fe84 	bl	8000a0c <HAL_GetTick>
 8001d04:	0003      	movs	r3, r0
 8001d06:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d08:	e009      	b.n	8001d1e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d0a:	f7fe fe7f 	bl	8000a0c <HAL_GetTick>
 8001d0e:	0002      	movs	r2, r0
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	4a8a      	ldr	r2, [pc, #552]	@ (8001f40 <HAL_RCC_ClockConfig+0x274>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e109      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d1e:	4b87      	ldr	r3, [pc, #540]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2201      	movs	r2, #1
 8001d24:	4013      	ands	r3, r2
 8001d26:	683a      	ldr	r2, [r7, #0]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d1ee      	bne.n	8001d0a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2202      	movs	r2, #2
 8001d32:	4013      	ands	r3, r2
 8001d34:	d009      	beq.n	8001d4a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d36:	4b83      	ldr	r3, [pc, #524]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	22f0      	movs	r2, #240	@ 0xf0
 8001d3c:	4393      	bics	r3, r2
 8001d3e:	0019      	movs	r1, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689a      	ldr	r2, [r3, #8]
 8001d44:	4b7f      	ldr	r3, [pc, #508]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001d46:	430a      	orrs	r2, r1
 8001d48:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2201      	movs	r2, #1
 8001d50:	4013      	ands	r3, r2
 8001d52:	d100      	bne.n	8001d56 <HAL_RCC_ClockConfig+0x8a>
 8001d54:	e089      	b.n	8001e6a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d107      	bne.n	8001d6e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d5e:	4b79      	ldr	r3, [pc, #484]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001d60:	681a      	ldr	r2, [r3, #0]
 8001d62:	2380      	movs	r3, #128	@ 0x80
 8001d64:	029b      	lsls	r3, r3, #10
 8001d66:	4013      	ands	r3, r2
 8001d68:	d120      	bne.n	8001dac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e0e1      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	d107      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d76:	4b73      	ldr	r3, [pc, #460]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	049b      	lsls	r3, r3, #18
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d114      	bne.n	8001dac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e0d5      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d106      	bne.n	8001d9c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d8e:	4b6d      	ldr	r3, [pc, #436]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	2204      	movs	r2, #4
 8001d94:	4013      	ands	r3, r2
 8001d96:	d109      	bne.n	8001dac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e0ca      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d9c:	4b69      	ldr	r3, [pc, #420]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	2380      	movs	r3, #128	@ 0x80
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	4013      	ands	r3, r2
 8001da6:	d101      	bne.n	8001dac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e0c2      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dac:	4b65      	ldr	r3, [pc, #404]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	2203      	movs	r2, #3
 8001db2:	4393      	bics	r3, r2
 8001db4:	0019      	movs	r1, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	4b62      	ldr	r3, [pc, #392]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dc0:	f7fe fe24 	bl	8000a0c <HAL_GetTick>
 8001dc4:	0003      	movs	r3, r0
 8001dc6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d111      	bne.n	8001df4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dd0:	e009      	b.n	8001de6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd2:	f7fe fe1b 	bl	8000a0c <HAL_GetTick>
 8001dd6:	0002      	movs	r2, r0
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	4a58      	ldr	r2, [pc, #352]	@ (8001f40 <HAL_RCC_ClockConfig+0x274>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d901      	bls.n	8001de6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001de2:	2303      	movs	r3, #3
 8001de4:	e0a5      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001de6:	4b57      	ldr	r3, [pc, #348]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	220c      	movs	r2, #12
 8001dec:	4013      	ands	r3, r2
 8001dee:	2b08      	cmp	r3, #8
 8001df0:	d1ef      	bne.n	8001dd2 <HAL_RCC_ClockConfig+0x106>
 8001df2:	e03a      	b.n	8001e6a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b03      	cmp	r3, #3
 8001dfa:	d111      	bne.n	8001e20 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dfc:	e009      	b.n	8001e12 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dfe:	f7fe fe05 	bl	8000a0c <HAL_GetTick>
 8001e02:	0002      	movs	r2, r0
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	1ad3      	subs	r3, r2, r3
 8001e08:	4a4d      	ldr	r2, [pc, #308]	@ (8001f40 <HAL_RCC_ClockConfig+0x274>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e08f      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e12:	4b4c      	ldr	r3, [pc, #304]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	220c      	movs	r2, #12
 8001e18:	4013      	ands	r3, r2
 8001e1a:	2b0c      	cmp	r3, #12
 8001e1c:	d1ef      	bne.n	8001dfe <HAL_RCC_ClockConfig+0x132>
 8001e1e:	e024      	b.n	8001e6a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d11b      	bne.n	8001e60 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e28:	e009      	b.n	8001e3e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e2a:	f7fe fdef 	bl	8000a0c <HAL_GetTick>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	4a42      	ldr	r2, [pc, #264]	@ (8001f40 <HAL_RCC_ClockConfig+0x274>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e079      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e3e:	4b41      	ldr	r3, [pc, #260]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	220c      	movs	r2, #12
 8001e44:	4013      	ands	r3, r2
 8001e46:	2b04      	cmp	r3, #4
 8001e48:	d1ef      	bne.n	8001e2a <HAL_RCC_ClockConfig+0x15e>
 8001e4a:	e00e      	b.n	8001e6a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e4c:	f7fe fdde 	bl	8000a0c <HAL_GetTick>
 8001e50:	0002      	movs	r2, r0
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	4a3a      	ldr	r2, [pc, #232]	@ (8001f40 <HAL_RCC_ClockConfig+0x274>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e068      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001e60:	4b38      	ldr	r3, [pc, #224]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	220c      	movs	r2, #12
 8001e66:	4013      	ands	r3, r2
 8001e68:	d1f0      	bne.n	8001e4c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e6a:	4b34      	ldr	r3, [pc, #208]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4013      	ands	r3, r2
 8001e72:	683a      	ldr	r2, [r7, #0]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d21e      	bcs.n	8001eb6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e78:	4b30      	ldr	r3, [pc, #192]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	4393      	bics	r3, r2
 8001e80:	0019      	movs	r1, r3
 8001e82:	4b2e      	ldr	r3, [pc, #184]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	430a      	orrs	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e8a:	f7fe fdbf 	bl	8000a0c <HAL_GetTick>
 8001e8e:	0003      	movs	r3, r0
 8001e90:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e92:	e009      	b.n	8001ea8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e94:	f7fe fdba 	bl	8000a0c <HAL_GetTick>
 8001e98:	0002      	movs	r2, r0
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	4a28      	ldr	r2, [pc, #160]	@ (8001f40 <HAL_RCC_ClockConfig+0x274>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e044      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea8:	4b24      	ldr	r3, [pc, #144]	@ (8001f3c <HAL_RCC_ClockConfig+0x270>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2201      	movs	r2, #1
 8001eae:	4013      	ands	r3, r2
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d1ee      	bne.n	8001e94 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2204      	movs	r2, #4
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d009      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec0:	4b20      	ldr	r3, [pc, #128]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	4a20      	ldr	r2, [pc, #128]	@ (8001f48 <HAL_RCC_ClockConfig+0x27c>)
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	0019      	movs	r1, r3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68da      	ldr	r2, [r3, #12]
 8001ece:	4b1d      	ldr	r3, [pc, #116]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2208      	movs	r2, #8
 8001eda:	4013      	ands	r3, r2
 8001edc:	d00a      	beq.n	8001ef4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ede:	4b19      	ldr	r3, [pc, #100]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001ee0:	68db      	ldr	r3, [r3, #12]
 8001ee2:	4a1a      	ldr	r2, [pc, #104]	@ (8001f4c <HAL_RCC_ClockConfig+0x280>)
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	0019      	movs	r1, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	00da      	lsls	r2, r3, #3
 8001eee:	4b15      	ldr	r3, [pc, #84]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001ef4:	f000 f832 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 8001ef8:	0001      	movs	r1, r0
 8001efa:	4b12      	ldr	r3, [pc, #72]	@ (8001f44 <HAL_RCC_ClockConfig+0x278>)
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	091b      	lsrs	r3, r3, #4
 8001f00:	220f      	movs	r2, #15
 8001f02:	4013      	ands	r3, r2
 8001f04:	4a12      	ldr	r2, [pc, #72]	@ (8001f50 <HAL_RCC_ClockConfig+0x284>)
 8001f06:	5cd3      	ldrb	r3, [r2, r3]
 8001f08:	000a      	movs	r2, r1
 8001f0a:	40da      	lsrs	r2, r3
 8001f0c:	4b11      	ldr	r3, [pc, #68]	@ (8001f54 <HAL_RCC_ClockConfig+0x288>)
 8001f0e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f10:	4b11      	ldr	r3, [pc, #68]	@ (8001f58 <HAL_RCC_ClockConfig+0x28c>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	250b      	movs	r5, #11
 8001f16:	197c      	adds	r4, r7, r5
 8001f18:	0018      	movs	r0, r3
 8001f1a:	f7fe fd31 	bl	8000980 <HAL_InitTick>
 8001f1e:	0003      	movs	r3, r0
 8001f20:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001f22:	197b      	adds	r3, r7, r5
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001f2a:	197b      	adds	r3, r7, r5
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	e000      	b.n	8001f32 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	0018      	movs	r0, r3
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b004      	add	sp, #16
 8001f38:	bdb0      	pop	{r4, r5, r7, pc}
 8001f3a:	46c0      	nop			@ (mov r8, r8)
 8001f3c:	40022000 	.word	0x40022000
 8001f40:	00001388 	.word	0x00001388
 8001f44:	40021000 	.word	0x40021000
 8001f48:	fffff8ff 	.word	0xfffff8ff
 8001f4c:	ffffc7ff 	.word	0xffffc7ff
 8001f50:	08002d38 	.word	0x08002d38
 8001f54:	20000000 	.word	0x20000000
 8001f58:	20000004 	.word	0x20000004

08001f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001f62:	4b3c      	ldr	r3, [pc, #240]	@ (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	220c      	movs	r2, #12
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	2b0c      	cmp	r3, #12
 8001f70:	d013      	beq.n	8001f9a <HAL_RCC_GetSysClockFreq+0x3e>
 8001f72:	d85c      	bhi.n	800202e <HAL_RCC_GetSysClockFreq+0xd2>
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d002      	beq.n	8001f7e <HAL_RCC_GetSysClockFreq+0x22>
 8001f78:	2b08      	cmp	r3, #8
 8001f7a:	d00b      	beq.n	8001f94 <HAL_RCC_GetSysClockFreq+0x38>
 8001f7c:	e057      	b.n	800202e <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f7e:	4b35      	ldr	r3, [pc, #212]	@ (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2210      	movs	r2, #16
 8001f84:	4013      	ands	r3, r2
 8001f86:	d002      	beq.n	8001f8e <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001f88:	4b33      	ldr	r3, [pc, #204]	@ (8002058 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f8a:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001f8c:	e05d      	b.n	800204a <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001f8e:	4b33      	ldr	r3, [pc, #204]	@ (800205c <HAL_RCC_GetSysClockFreq+0x100>)
 8001f90:	613b      	str	r3, [r7, #16]
      break;
 8001f92:	e05a      	b.n	800204a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f94:	4b32      	ldr	r3, [pc, #200]	@ (8002060 <HAL_RCC_GetSysClockFreq+0x104>)
 8001f96:	613b      	str	r3, [r7, #16]
      break;
 8001f98:	e057      	b.n	800204a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	0c9b      	lsrs	r3, r3, #18
 8001f9e:	220f      	movs	r2, #15
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	4a30      	ldr	r2, [pc, #192]	@ (8002064 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fa4:	5cd3      	ldrb	r3, [r2, r3]
 8001fa6:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	0d9b      	lsrs	r3, r3, #22
 8001fac:	2203      	movs	r2, #3
 8001fae:	4013      	ands	r3, r2
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001fb4:	4b27      	ldr	r3, [pc, #156]	@ (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fb6:	68da      	ldr	r2, [r3, #12]
 8001fb8:	2380      	movs	r3, #128	@ 0x80
 8001fba:	025b      	lsls	r3, r3, #9
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	d00f      	beq.n	8001fe0 <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001fc0:	68b9      	ldr	r1, [r7, #8]
 8001fc2:	000a      	movs	r2, r1
 8001fc4:	0152      	lsls	r2, r2, #5
 8001fc6:	1a52      	subs	r2, r2, r1
 8001fc8:	0193      	lsls	r3, r2, #6
 8001fca:	1a9b      	subs	r3, r3, r2
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	185b      	adds	r3, r3, r1
 8001fd0:	025b      	lsls	r3, r3, #9
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	0018      	movs	r0, r3
 8001fd6:	f7fe f897 	bl	8000108 <__udivsi3>
 8001fda:	0003      	movs	r3, r0
 8001fdc:	617b      	str	r3, [r7, #20]
 8001fde:	e023      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001fe0:	4b1c      	ldr	r3, [pc, #112]	@ (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	d00f      	beq.n	800200a <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	000a      	movs	r2, r1
 8001fee:	0152      	lsls	r2, r2, #5
 8001ff0:	1a52      	subs	r2, r2, r1
 8001ff2:	0193      	lsls	r3, r2, #6
 8001ff4:	1a9b      	subs	r3, r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	185b      	adds	r3, r3, r1
 8001ffa:	021b      	lsls	r3, r3, #8
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	0018      	movs	r0, r3
 8002000:	f7fe f882 	bl	8000108 <__udivsi3>
 8002004:	0003      	movs	r3, r0
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	e00e      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 800200a:	68b9      	ldr	r1, [r7, #8]
 800200c:	000a      	movs	r2, r1
 800200e:	0152      	lsls	r2, r2, #5
 8002010:	1a52      	subs	r2, r2, r1
 8002012:	0193      	lsls	r3, r2, #6
 8002014:	1a9b      	subs	r3, r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	185b      	adds	r3, r3, r1
 800201a:	029b      	lsls	r3, r3, #10
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	0018      	movs	r0, r3
 8002020:	f7fe f872 	bl	8000108 <__udivsi3>
 8002024:	0003      	movs	r3, r0
 8002026:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	613b      	str	r3, [r7, #16]
      break;
 800202c:	e00d      	b.n	800204a <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800202e:	4b09      	ldr	r3, [pc, #36]	@ (8002054 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	0b5b      	lsrs	r3, r3, #13
 8002034:	2207      	movs	r2, #7
 8002036:	4013      	ands	r3, r2
 8002038:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	3301      	adds	r3, #1
 800203e:	2280      	movs	r2, #128	@ 0x80
 8002040:	0212      	lsls	r2, r2, #8
 8002042:	409a      	lsls	r2, r3
 8002044:	0013      	movs	r3, r2
 8002046:	613b      	str	r3, [r7, #16]
      break;
 8002048:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800204a:	693b      	ldr	r3, [r7, #16]
}
 800204c:	0018      	movs	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	b006      	add	sp, #24
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40021000 	.word	0x40021000
 8002058:	003d0900 	.word	0x003d0900
 800205c:	00f42400 	.word	0x00f42400
 8002060:	007a1200 	.word	0x007a1200
 8002064:	08002d50 	.word	0x08002d50

08002068 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800206c:	4b02      	ldr	r3, [pc, #8]	@ (8002078 <HAL_RCC_GetHCLKFreq+0x10>)
 800206e:	681b      	ldr	r3, [r3, #0]
}
 8002070:	0018      	movs	r0, r3
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	46c0      	nop			@ (mov r8, r8)
 8002078:	20000000 	.word	0x20000000

0800207c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002080:	f7ff fff2 	bl	8002068 <HAL_RCC_GetHCLKFreq>
 8002084:	0001      	movs	r1, r0
 8002086:	4b06      	ldr	r3, [pc, #24]	@ (80020a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	0a1b      	lsrs	r3, r3, #8
 800208c:	2207      	movs	r2, #7
 800208e:	4013      	ands	r3, r2
 8002090:	4a04      	ldr	r2, [pc, #16]	@ (80020a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002092:	5cd3      	ldrb	r3, [r2, r3]
 8002094:	40d9      	lsrs	r1, r3
 8002096:	000b      	movs	r3, r1
}
 8002098:	0018      	movs	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	40021000 	.word	0x40021000
 80020a4:	08002d48 	.word	0x08002d48

080020a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020ac:	f7ff ffdc 	bl	8002068 <HAL_RCC_GetHCLKFreq>
 80020b0:	0001      	movs	r1, r0
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	0adb      	lsrs	r3, r3, #11
 80020b8:	2207      	movs	r2, #7
 80020ba:	4013      	ands	r3, r2
 80020bc:	4a04      	ldr	r2, [pc, #16]	@ (80020d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020be:	5cd3      	ldrb	r3, [r2, r3]
 80020c0:	40d9      	lsrs	r1, r3
 80020c2:	000b      	movs	r3, r1
}
 80020c4:	0018      	movs	r0, r3
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	46c0      	nop			@ (mov r8, r8)
 80020cc:	40021000 	.word	0x40021000
 80020d0:	08002d48 	.word	0x08002d48

080020d4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80020dc:	2017      	movs	r0, #23
 80020de:	183b      	adds	r3, r7, r0
 80020e0:	2200      	movs	r2, #0
 80020e2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2220      	movs	r2, #32
 80020ea:	4013      	ands	r3, r2
 80020ec:	d100      	bne.n	80020f0 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80020ee:	e0c7      	b.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f0:	4b84      	ldr	r3, [pc, #528]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80020f4:	2380      	movs	r3, #128	@ 0x80
 80020f6:	055b      	lsls	r3, r3, #21
 80020f8:	4013      	ands	r3, r2
 80020fa:	d109      	bne.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fc:	4b81      	ldr	r3, [pc, #516]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80020fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002100:	4b80      	ldr	r3, [pc, #512]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002102:	2180      	movs	r1, #128	@ 0x80
 8002104:	0549      	lsls	r1, r1, #21
 8002106:	430a      	orrs	r2, r1
 8002108:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800210a:	183b      	adds	r3, r7, r0
 800210c:	2201      	movs	r2, #1
 800210e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002110:	4b7d      	ldr	r3, [pc, #500]	@ (8002308 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	4013      	ands	r3, r2
 800211a:	d11a      	bne.n	8002152 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800211c:	4b7a      	ldr	r3, [pc, #488]	@ (8002308 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	4b79      	ldr	r3, [pc, #484]	@ (8002308 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002122:	2180      	movs	r1, #128	@ 0x80
 8002124:	0049      	lsls	r1, r1, #1
 8002126:	430a      	orrs	r2, r1
 8002128:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800212a:	f7fe fc6f 	bl	8000a0c <HAL_GetTick>
 800212e:	0003      	movs	r3, r0
 8002130:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002132:	e008      	b.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002134:	f7fe fc6a 	bl	8000a0c <HAL_GetTick>
 8002138:	0002      	movs	r2, r0
 800213a:	693b      	ldr	r3, [r7, #16]
 800213c:	1ad3      	subs	r3, r2, r3
 800213e:	2b64      	cmp	r3, #100	@ 0x64
 8002140:	d901      	bls.n	8002146 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002142:	2303      	movs	r3, #3
 8002144:	e0d9      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002146:	4b70      	ldr	r3, [pc, #448]	@ (8002308 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	2380      	movs	r3, #128	@ 0x80
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	4013      	ands	r3, r2
 8002150:	d0f0      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002152:	4b6c      	ldr	r3, [pc, #432]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	23c0      	movs	r3, #192	@ 0xc0
 8002158:	039b      	lsls	r3, r3, #14
 800215a:	4013      	ands	r3, r2
 800215c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685a      	ldr	r2, [r3, #4]
 8002162:	23c0      	movs	r3, #192	@ 0xc0
 8002164:	039b      	lsls	r3, r3, #14
 8002166:	4013      	ands	r3, r2
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	429a      	cmp	r2, r3
 800216c:	d013      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685a      	ldr	r2, [r3, #4]
 8002172:	23c0      	movs	r3, #192	@ 0xc0
 8002174:	029b      	lsls	r3, r3, #10
 8002176:	401a      	ands	r2, r3
 8002178:	23c0      	movs	r3, #192	@ 0xc0
 800217a:	029b      	lsls	r3, r3, #10
 800217c:	429a      	cmp	r2, r3
 800217e:	d10a      	bne.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002180:	4b60      	ldr	r3, [pc, #384]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	2380      	movs	r3, #128	@ 0x80
 8002186:	029b      	lsls	r3, r3, #10
 8002188:	401a      	ands	r2, r3
 800218a:	2380      	movs	r3, #128	@ 0x80
 800218c:	029b      	lsls	r3, r3, #10
 800218e:	429a      	cmp	r2, r3
 8002190:	d101      	bne.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e0b1      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002196:	4b5b      	ldr	r3, [pc, #364]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002198:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800219a:	23c0      	movs	r3, #192	@ 0xc0
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	4013      	ands	r3, r2
 80021a0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d03b      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	23c0      	movs	r3, #192	@ 0xc0
 80021ae:	029b      	lsls	r3, r3, #10
 80021b0:	4013      	ands	r3, r2
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d033      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2220      	movs	r2, #32
 80021be:	4013      	ands	r3, r2
 80021c0:	d02e      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80021c2:	4b50      	ldr	r3, [pc, #320]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80021c6:	4a51      	ldr	r2, [pc, #324]	@ (800230c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80021c8:	4013      	ands	r3, r2
 80021ca:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021cc:	4b4d      	ldr	r3, [pc, #308]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021ce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021d0:	4b4c      	ldr	r3, [pc, #304]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021d2:	2180      	movs	r1, #128	@ 0x80
 80021d4:	0309      	lsls	r1, r1, #12
 80021d6:	430a      	orrs	r2, r1
 80021d8:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021da:	4b4a      	ldr	r3, [pc, #296]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021de:	4b49      	ldr	r3, [pc, #292]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021e0:	494b      	ldr	r1, [pc, #300]	@ (8002310 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80021e2:	400a      	ands	r2, r1
 80021e4:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80021e6:	4b47      	ldr	r3, [pc, #284]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80021ec:	68fa      	ldr	r2, [r7, #12]
 80021ee:	2380      	movs	r3, #128	@ 0x80
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	4013      	ands	r3, r2
 80021f4:	d014      	beq.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f6:	f7fe fc09 	bl	8000a0c <HAL_GetTick>
 80021fa:	0003      	movs	r3, r0
 80021fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021fe:	e009      	b.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002200:	f7fe fc04 	bl	8000a0c <HAL_GetTick>
 8002204:	0002      	movs	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	4a42      	ldr	r2, [pc, #264]	@ (8002314 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d901      	bls.n	8002214 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002210:	2303      	movs	r3, #3
 8002212:	e072      	b.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002214:	4b3b      	ldr	r3, [pc, #236]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002216:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002218:	2380      	movs	r3, #128	@ 0x80
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	4013      	ands	r3, r2
 800221e:	d0ef      	beq.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	2220      	movs	r2, #32
 8002226:	4013      	ands	r3, r2
 8002228:	d01f      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685a      	ldr	r2, [r3, #4]
 800222e:	23c0      	movs	r3, #192	@ 0xc0
 8002230:	029b      	lsls	r3, r3, #10
 8002232:	401a      	ands	r2, r3
 8002234:	23c0      	movs	r3, #192	@ 0xc0
 8002236:	029b      	lsls	r3, r3, #10
 8002238:	429a      	cmp	r2, r3
 800223a:	d10c      	bne.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800223c:	4b31      	ldr	r3, [pc, #196]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a35      	ldr	r2, [pc, #212]	@ (8002318 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002242:	4013      	ands	r3, r2
 8002244:	0019      	movs	r1, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	685a      	ldr	r2, [r3, #4]
 800224a:	23c0      	movs	r3, #192	@ 0xc0
 800224c:	039b      	lsls	r3, r3, #14
 800224e:	401a      	ands	r2, r3
 8002250:	4b2c      	ldr	r3, [pc, #176]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002252:	430a      	orrs	r2, r1
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	4b2b      	ldr	r3, [pc, #172]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002258:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	23c0      	movs	r3, #192	@ 0xc0
 8002260:	029b      	lsls	r3, r3, #10
 8002262:	401a      	ands	r2, r3
 8002264:	4b27      	ldr	r3, [pc, #156]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002266:	430a      	orrs	r2, r1
 8002268:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800226a:	2317      	movs	r3, #23
 800226c:	18fb      	adds	r3, r7, r3
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b01      	cmp	r3, #1
 8002272:	d105      	bne.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002274:	4b23      	ldr	r3, [pc, #140]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002276:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002278:	4b22      	ldr	r3, [pc, #136]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800227a:	4928      	ldr	r1, [pc, #160]	@ (800231c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800227c:	400a      	ands	r2, r1
 800227e:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2202      	movs	r2, #2
 8002286:	4013      	ands	r3, r2
 8002288:	d009      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800228a:	4b1e      	ldr	r3, [pc, #120]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800228c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228e:	220c      	movs	r2, #12
 8002290:	4393      	bics	r3, r2
 8002292:	0019      	movs	r1, r3
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800229a:	430a      	orrs	r2, r1
 800229c:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2204      	movs	r2, #4
 80022a4:	4013      	ands	r3, r2
 80022a6:	d009      	beq.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022a8:	4b16      	ldr	r3, [pc, #88]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002320 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80022ae:	4013      	ands	r3, r2
 80022b0:	0019      	movs	r1, r3
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	68da      	ldr	r2, [r3, #12]
 80022b6:	4b13      	ldr	r3, [pc, #76]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022b8:	430a      	orrs	r2, r1
 80022ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2208      	movs	r2, #8
 80022c2:	4013      	ands	r3, r2
 80022c4:	d009      	beq.n	80022da <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ca:	4a16      	ldr	r2, [pc, #88]	@ (8002324 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	0019      	movs	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022d6:	430a      	orrs	r2, r1
 80022d8:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2280      	movs	r2, #128	@ 0x80
 80022e0:	4013      	ands	r3, r2
 80022e2:	d009      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80022e4:	4b07      	ldr	r3, [pc, #28]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022e8:	4a0f      	ldr	r2, [pc, #60]	@ (8002328 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	0019      	movs	r1, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	695a      	ldr	r2, [r3, #20]
 80022f2:	4b04      	ldr	r3, [pc, #16]	@ (8002304 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022f4:	430a      	orrs	r2, r1
 80022f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	0018      	movs	r0, r3
 80022fc:	46bd      	mov	sp, r7
 80022fe:	b006      	add	sp, #24
 8002300:	bd80      	pop	{r7, pc}
 8002302:	46c0      	nop			@ (mov r8, r8)
 8002304:	40021000 	.word	0x40021000
 8002308:	40007000 	.word	0x40007000
 800230c:	fffcffff 	.word	0xfffcffff
 8002310:	fff7ffff 	.word	0xfff7ffff
 8002314:	00001388 	.word	0x00001388
 8002318:	ffcfffff 	.word	0xffcfffff
 800231c:	efffffff 	.word	0xefffffff
 8002320:	fffff3ff 	.word	0xfffff3ff
 8002324:	ffffcfff 	.word	0xffffcfff
 8002328:	fff3ffff 	.word	0xfff3ffff

0800232c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d101      	bne.n	800233e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e044      	b.n	80023c8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002342:	2b00      	cmp	r3, #0
 8002344:	d107      	bne.n	8002356 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2278      	movs	r2, #120	@ 0x78
 800234a:	2100      	movs	r1, #0
 800234c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	0018      	movs	r0, r3
 8002352:	f7fe fa4f 	bl	80007f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2224      	movs	r2, #36	@ 0x24
 800235a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681a      	ldr	r2, [r3, #0]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2101      	movs	r1, #1
 8002368:	438a      	bics	r2, r1
 800236a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	0018      	movs	r0, r3
 8002378:	f000 fa76 	bl	8002868 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	0018      	movs	r0, r3
 8002380:	f000 f828 	bl	80023d4 <UART_SetConfig>
 8002384:	0003      	movs	r3, r0
 8002386:	2b01      	cmp	r3, #1
 8002388:	d101      	bne.n	800238e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e01c      	b.n	80023c8 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	490d      	ldr	r1, [pc, #52]	@ (80023d0 <HAL_UART_Init+0xa4>)
 800239a:	400a      	ands	r2, r1
 800239c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	689a      	ldr	r2, [r3, #8]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	212a      	movs	r1, #42	@ 0x2a
 80023aa:	438a      	bics	r2, r1
 80023ac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2101      	movs	r1, #1
 80023ba:	430a      	orrs	r2, r1
 80023bc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	0018      	movs	r0, r3
 80023c2:	f000 fb05 	bl	80029d0 <UART_CheckIdleState>
 80023c6:	0003      	movs	r3, r0
}
 80023c8:	0018      	movs	r0, r3
 80023ca:	46bd      	mov	sp, r7
 80023cc:	b002      	add	sp, #8
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	ffffb7ff 	.word	0xffffb7ff

080023d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023d4:	b5b0      	push	{r4, r5, r7, lr}
 80023d6:	b08e      	sub	sp, #56	@ 0x38
 80023d8:	af00      	add	r7, sp, #0
 80023da:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80023dc:	231a      	movs	r3, #26
 80023de:	2218      	movs	r2, #24
 80023e0:	189b      	adds	r3, r3, r2
 80023e2:	19db      	adds	r3, r3, r7
 80023e4:	2200      	movs	r2, #0
 80023e6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	691b      	ldr	r3, [r3, #16]
 80023f0:	431a      	orrs	r2, r3
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	431a      	orrs	r2, r3
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	69db      	ldr	r3, [r3, #28]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4ab4      	ldr	r2, [pc, #720]	@ (80026d8 <UART_SetConfig+0x304>)
 8002408:	4013      	ands	r3, r2
 800240a:	0019      	movs	r1, r3
 800240c:	69fb      	ldr	r3, [r7, #28]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002412:	430a      	orrs	r2, r1
 8002414:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	4aaf      	ldr	r2, [pc, #700]	@ (80026dc <UART_SetConfig+0x308>)
 800241e:	4013      	ands	r3, r2
 8002420:	0019      	movs	r1, r3
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	68da      	ldr	r2, [r3, #12]
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4aa9      	ldr	r2, [pc, #676]	@ (80026e0 <UART_SetConfig+0x30c>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d004      	beq.n	8002448 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002444:	4313      	orrs	r3, r2
 8002446:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	689b      	ldr	r3, [r3, #8]
 800244e:	4aa5      	ldr	r2, [pc, #660]	@ (80026e4 <UART_SetConfig+0x310>)
 8002450:	4013      	ands	r3, r2
 8002452:	0019      	movs	r1, r3
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800245a:	430a      	orrs	r2, r1
 800245c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4aa1      	ldr	r2, [pc, #644]	@ (80026e8 <UART_SetConfig+0x314>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d131      	bne.n	80024cc <UART_SetConfig+0xf8>
 8002468:	4ba0      	ldr	r3, [pc, #640]	@ (80026ec <UART_SetConfig+0x318>)
 800246a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246c:	220c      	movs	r2, #12
 800246e:	4013      	ands	r3, r2
 8002470:	2b0c      	cmp	r3, #12
 8002472:	d01d      	beq.n	80024b0 <UART_SetConfig+0xdc>
 8002474:	d823      	bhi.n	80024be <UART_SetConfig+0xea>
 8002476:	2b08      	cmp	r3, #8
 8002478:	d00c      	beq.n	8002494 <UART_SetConfig+0xc0>
 800247a:	d820      	bhi.n	80024be <UART_SetConfig+0xea>
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <UART_SetConfig+0xb2>
 8002480:	2b04      	cmp	r3, #4
 8002482:	d00e      	beq.n	80024a2 <UART_SetConfig+0xce>
 8002484:	e01b      	b.n	80024be <UART_SetConfig+0xea>
 8002486:	231b      	movs	r3, #27
 8002488:	2218      	movs	r2, #24
 800248a:	189b      	adds	r3, r3, r2
 800248c:	19db      	adds	r3, r3, r7
 800248e:	2200      	movs	r2, #0
 8002490:	701a      	strb	r2, [r3, #0]
 8002492:	e065      	b.n	8002560 <UART_SetConfig+0x18c>
 8002494:	231b      	movs	r3, #27
 8002496:	2218      	movs	r2, #24
 8002498:	189b      	adds	r3, r3, r2
 800249a:	19db      	adds	r3, r3, r7
 800249c:	2202      	movs	r2, #2
 800249e:	701a      	strb	r2, [r3, #0]
 80024a0:	e05e      	b.n	8002560 <UART_SetConfig+0x18c>
 80024a2:	231b      	movs	r3, #27
 80024a4:	2218      	movs	r2, #24
 80024a6:	189b      	adds	r3, r3, r2
 80024a8:	19db      	adds	r3, r3, r7
 80024aa:	2204      	movs	r2, #4
 80024ac:	701a      	strb	r2, [r3, #0]
 80024ae:	e057      	b.n	8002560 <UART_SetConfig+0x18c>
 80024b0:	231b      	movs	r3, #27
 80024b2:	2218      	movs	r2, #24
 80024b4:	189b      	adds	r3, r3, r2
 80024b6:	19db      	adds	r3, r3, r7
 80024b8:	2208      	movs	r2, #8
 80024ba:	701a      	strb	r2, [r3, #0]
 80024bc:	e050      	b.n	8002560 <UART_SetConfig+0x18c>
 80024be:	231b      	movs	r3, #27
 80024c0:	2218      	movs	r2, #24
 80024c2:	189b      	adds	r3, r3, r2
 80024c4:	19db      	adds	r3, r3, r7
 80024c6:	2210      	movs	r2, #16
 80024c8:	701a      	strb	r2, [r3, #0]
 80024ca:	e049      	b.n	8002560 <UART_SetConfig+0x18c>
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a83      	ldr	r2, [pc, #524]	@ (80026e0 <UART_SetConfig+0x30c>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d13e      	bne.n	8002554 <UART_SetConfig+0x180>
 80024d6:	4b85      	ldr	r3, [pc, #532]	@ (80026ec <UART_SetConfig+0x318>)
 80024d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80024da:	23c0      	movs	r3, #192	@ 0xc0
 80024dc:	011b      	lsls	r3, r3, #4
 80024de:	4013      	ands	r3, r2
 80024e0:	22c0      	movs	r2, #192	@ 0xc0
 80024e2:	0112      	lsls	r2, r2, #4
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d027      	beq.n	8002538 <UART_SetConfig+0x164>
 80024e8:	22c0      	movs	r2, #192	@ 0xc0
 80024ea:	0112      	lsls	r2, r2, #4
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d82a      	bhi.n	8002546 <UART_SetConfig+0x172>
 80024f0:	2280      	movs	r2, #128	@ 0x80
 80024f2:	0112      	lsls	r2, r2, #4
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d011      	beq.n	800251c <UART_SetConfig+0x148>
 80024f8:	2280      	movs	r2, #128	@ 0x80
 80024fa:	0112      	lsls	r2, r2, #4
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d822      	bhi.n	8002546 <UART_SetConfig+0x172>
 8002500:	2b00      	cmp	r3, #0
 8002502:	d004      	beq.n	800250e <UART_SetConfig+0x13a>
 8002504:	2280      	movs	r2, #128	@ 0x80
 8002506:	00d2      	lsls	r2, r2, #3
 8002508:	4293      	cmp	r3, r2
 800250a:	d00e      	beq.n	800252a <UART_SetConfig+0x156>
 800250c:	e01b      	b.n	8002546 <UART_SetConfig+0x172>
 800250e:	231b      	movs	r3, #27
 8002510:	2218      	movs	r2, #24
 8002512:	189b      	adds	r3, r3, r2
 8002514:	19db      	adds	r3, r3, r7
 8002516:	2200      	movs	r2, #0
 8002518:	701a      	strb	r2, [r3, #0]
 800251a:	e021      	b.n	8002560 <UART_SetConfig+0x18c>
 800251c:	231b      	movs	r3, #27
 800251e:	2218      	movs	r2, #24
 8002520:	189b      	adds	r3, r3, r2
 8002522:	19db      	adds	r3, r3, r7
 8002524:	2202      	movs	r2, #2
 8002526:	701a      	strb	r2, [r3, #0]
 8002528:	e01a      	b.n	8002560 <UART_SetConfig+0x18c>
 800252a:	231b      	movs	r3, #27
 800252c:	2218      	movs	r2, #24
 800252e:	189b      	adds	r3, r3, r2
 8002530:	19db      	adds	r3, r3, r7
 8002532:	2204      	movs	r2, #4
 8002534:	701a      	strb	r2, [r3, #0]
 8002536:	e013      	b.n	8002560 <UART_SetConfig+0x18c>
 8002538:	231b      	movs	r3, #27
 800253a:	2218      	movs	r2, #24
 800253c:	189b      	adds	r3, r3, r2
 800253e:	19db      	adds	r3, r3, r7
 8002540:	2208      	movs	r2, #8
 8002542:	701a      	strb	r2, [r3, #0]
 8002544:	e00c      	b.n	8002560 <UART_SetConfig+0x18c>
 8002546:	231b      	movs	r3, #27
 8002548:	2218      	movs	r2, #24
 800254a:	189b      	adds	r3, r3, r2
 800254c:	19db      	adds	r3, r3, r7
 800254e:	2210      	movs	r2, #16
 8002550:	701a      	strb	r2, [r3, #0]
 8002552:	e005      	b.n	8002560 <UART_SetConfig+0x18c>
 8002554:	231b      	movs	r3, #27
 8002556:	2218      	movs	r2, #24
 8002558:	189b      	adds	r3, r3, r2
 800255a:	19db      	adds	r3, r3, r7
 800255c:	2210      	movs	r2, #16
 800255e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a5e      	ldr	r2, [pc, #376]	@ (80026e0 <UART_SetConfig+0x30c>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d000      	beq.n	800256c <UART_SetConfig+0x198>
 800256a:	e084      	b.n	8002676 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800256c:	231b      	movs	r3, #27
 800256e:	2218      	movs	r2, #24
 8002570:	189b      	adds	r3, r3, r2
 8002572:	19db      	adds	r3, r3, r7
 8002574:	781b      	ldrb	r3, [r3, #0]
 8002576:	2b08      	cmp	r3, #8
 8002578:	d01d      	beq.n	80025b6 <UART_SetConfig+0x1e2>
 800257a:	dc20      	bgt.n	80025be <UART_SetConfig+0x1ea>
 800257c:	2b04      	cmp	r3, #4
 800257e:	d015      	beq.n	80025ac <UART_SetConfig+0x1d8>
 8002580:	dc1d      	bgt.n	80025be <UART_SetConfig+0x1ea>
 8002582:	2b00      	cmp	r3, #0
 8002584:	d002      	beq.n	800258c <UART_SetConfig+0x1b8>
 8002586:	2b02      	cmp	r3, #2
 8002588:	d005      	beq.n	8002596 <UART_SetConfig+0x1c2>
 800258a:	e018      	b.n	80025be <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800258c:	f7ff fd76 	bl	800207c <HAL_RCC_GetPCLK1Freq>
 8002590:	0003      	movs	r3, r0
 8002592:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002594:	e01c      	b.n	80025d0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002596:	4b55      	ldr	r3, [pc, #340]	@ (80026ec <UART_SetConfig+0x318>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2210      	movs	r2, #16
 800259c:	4013      	ands	r3, r2
 800259e:	d002      	beq.n	80025a6 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80025a0:	4b53      	ldr	r3, [pc, #332]	@ (80026f0 <UART_SetConfig+0x31c>)
 80025a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80025a4:	e014      	b.n	80025d0 <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 80025a6:	4b53      	ldr	r3, [pc, #332]	@ (80026f4 <UART_SetConfig+0x320>)
 80025a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025aa:	e011      	b.n	80025d0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80025ac:	f7ff fcd6 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 80025b0:	0003      	movs	r3, r0
 80025b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025b4:	e00c      	b.n	80025d0 <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80025b6:	2380      	movs	r3, #128	@ 0x80
 80025b8:	021b      	lsls	r3, r3, #8
 80025ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80025bc:	e008      	b.n	80025d0 <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 80025be:	2300      	movs	r3, #0
 80025c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80025c2:	231a      	movs	r3, #26
 80025c4:	2218      	movs	r2, #24
 80025c6:	189b      	adds	r3, r3, r2
 80025c8:	19db      	adds	r3, r3, r7
 80025ca:	2201      	movs	r2, #1
 80025cc:	701a      	strb	r2, [r3, #0]
        break;
 80025ce:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80025d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d100      	bne.n	80025d8 <UART_SetConfig+0x204>
 80025d6:	e12f      	b.n	8002838 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80025d8:	69fb      	ldr	r3, [r7, #28]
 80025da:	685a      	ldr	r2, [r3, #4]
 80025dc:	0013      	movs	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	189b      	adds	r3, r3, r2
 80025e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d305      	bcc.n	80025f4 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80025ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d906      	bls.n	8002602 <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80025f4:	231a      	movs	r3, #26
 80025f6:	2218      	movs	r2, #24
 80025f8:	189b      	adds	r3, r3, r2
 80025fa:	19db      	adds	r3, r3, r7
 80025fc:	2201      	movs	r2, #1
 80025fe:	701a      	strb	r2, [r3, #0]
 8002600:	e11a      	b.n	8002838 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002604:	613b      	str	r3, [r7, #16]
 8002606:	2300      	movs	r3, #0
 8002608:	617b      	str	r3, [r7, #20]
 800260a:	6939      	ldr	r1, [r7, #16]
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	000b      	movs	r3, r1
 8002610:	0e1b      	lsrs	r3, r3, #24
 8002612:	0010      	movs	r0, r2
 8002614:	0205      	lsls	r5, r0, #8
 8002616:	431d      	orrs	r5, r3
 8002618:	000b      	movs	r3, r1
 800261a:	021c      	lsls	r4, r3, #8
 800261c:	69fb      	ldr	r3, [r7, #28]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	085b      	lsrs	r3, r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
 8002628:	68b8      	ldr	r0, [r7, #8]
 800262a:	68f9      	ldr	r1, [r7, #12]
 800262c:	1900      	adds	r0, r0, r4
 800262e:	4169      	adcs	r1, r5
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	603b      	str	r3, [r7, #0]
 8002636:	2300      	movs	r3, #0
 8002638:	607b      	str	r3, [r7, #4]
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f7fd fdef 	bl	8000220 <__aeabi_uldivmod>
 8002642:	0002      	movs	r2, r0
 8002644:	000b      	movs	r3, r1
 8002646:	0013      	movs	r3, r2
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800264a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800264c:	23c0      	movs	r3, #192	@ 0xc0
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	429a      	cmp	r2, r3
 8002652:	d309      	bcc.n	8002668 <UART_SetConfig+0x294>
 8002654:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002656:	2380      	movs	r3, #128	@ 0x80
 8002658:	035b      	lsls	r3, r3, #13
 800265a:	429a      	cmp	r2, r3
 800265c:	d204      	bcs.n	8002668 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002664:	60da      	str	r2, [r3, #12]
 8002666:	e0e7      	b.n	8002838 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8002668:	231a      	movs	r3, #26
 800266a:	2218      	movs	r2, #24
 800266c:	189b      	adds	r3, r3, r2
 800266e:	19db      	adds	r3, r3, r7
 8002670:	2201      	movs	r2, #1
 8002672:	701a      	strb	r2, [r3, #0]
 8002674:	e0e0      	b.n	8002838 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	69da      	ldr	r2, [r3, #28]
 800267a:	2380      	movs	r3, #128	@ 0x80
 800267c:	021b      	lsls	r3, r3, #8
 800267e:	429a      	cmp	r2, r3
 8002680:	d000      	beq.n	8002684 <UART_SetConfig+0x2b0>
 8002682:	e082      	b.n	800278a <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8002684:	231b      	movs	r3, #27
 8002686:	2218      	movs	r2, #24
 8002688:	189b      	adds	r3, r3, r2
 800268a:	19db      	adds	r3, r3, r7
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b08      	cmp	r3, #8
 8002690:	d834      	bhi.n	80026fc <UART_SetConfig+0x328>
 8002692:	009a      	lsls	r2, r3, #2
 8002694:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <UART_SetConfig+0x324>)
 8002696:	18d3      	adds	r3, r2, r3
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800269c:	f7ff fcee 	bl	800207c <HAL_RCC_GetPCLK1Freq>
 80026a0:	0003      	movs	r3, r0
 80026a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026a4:	e033      	b.n	800270e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026a6:	f7ff fcff 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
 80026aa:	0003      	movs	r3, r0
 80026ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026ae:	e02e      	b.n	800270e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026b0:	4b0e      	ldr	r3, [pc, #56]	@ (80026ec <UART_SetConfig+0x318>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2210      	movs	r2, #16
 80026b6:	4013      	ands	r3, r2
 80026b8:	d002      	beq.n	80026c0 <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80026ba:	4b0d      	ldr	r3, [pc, #52]	@ (80026f0 <UART_SetConfig+0x31c>)
 80026bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80026be:	e026      	b.n	800270e <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 80026c0:	4b0c      	ldr	r3, [pc, #48]	@ (80026f4 <UART_SetConfig+0x320>)
 80026c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026c4:	e023      	b.n	800270e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026c6:	f7ff fc49 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 80026ca:	0003      	movs	r3, r0
 80026cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026ce:	e01e      	b.n	800270e <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026d0:	2380      	movs	r3, #128	@ 0x80
 80026d2:	021b      	lsls	r3, r3, #8
 80026d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80026d6:	e01a      	b.n	800270e <UART_SetConfig+0x33a>
 80026d8:	efff69f3 	.word	0xefff69f3
 80026dc:	ffffcfff 	.word	0xffffcfff
 80026e0:	40004800 	.word	0x40004800
 80026e4:	fffff4ff 	.word	0xfffff4ff
 80026e8:	40004400 	.word	0x40004400
 80026ec:	40021000 	.word	0x40021000
 80026f0:	003d0900 	.word	0x003d0900
 80026f4:	00f42400 	.word	0x00f42400
 80026f8:	08002d5c 	.word	0x08002d5c
      default:
        pclk = 0U;
 80026fc:	2300      	movs	r3, #0
 80026fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002700:	231a      	movs	r3, #26
 8002702:	2218      	movs	r2, #24
 8002704:	189b      	adds	r3, r3, r2
 8002706:	19db      	adds	r3, r3, r7
 8002708:	2201      	movs	r2, #1
 800270a:	701a      	strb	r2, [r3, #0]
        break;
 800270c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800270e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002710:	2b00      	cmp	r3, #0
 8002712:	d100      	bne.n	8002716 <UART_SetConfig+0x342>
 8002714:	e090      	b.n	8002838 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002718:	005a      	lsls	r2, r3, #1
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	085b      	lsrs	r3, r3, #1
 8002720:	18d2      	adds	r2, r2, r3
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	0019      	movs	r1, r3
 8002728:	0010      	movs	r0, r2
 800272a:	f7fd fced 	bl	8000108 <__udivsi3>
 800272e:	0003      	movs	r3, r0
 8002730:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002734:	2b0f      	cmp	r3, #15
 8002736:	d921      	bls.n	800277c <UART_SetConfig+0x3a8>
 8002738:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800273a:	2380      	movs	r3, #128	@ 0x80
 800273c:	025b      	lsls	r3, r3, #9
 800273e:	429a      	cmp	r2, r3
 8002740:	d21c      	bcs.n	800277c <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002744:	b29a      	uxth	r2, r3
 8002746:	200e      	movs	r0, #14
 8002748:	2418      	movs	r4, #24
 800274a:	1903      	adds	r3, r0, r4
 800274c:	19db      	adds	r3, r3, r7
 800274e:	210f      	movs	r1, #15
 8002750:	438a      	bics	r2, r1
 8002752:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002754:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002756:	085b      	lsrs	r3, r3, #1
 8002758:	b29b      	uxth	r3, r3
 800275a:	2207      	movs	r2, #7
 800275c:	4013      	ands	r3, r2
 800275e:	b299      	uxth	r1, r3
 8002760:	1903      	adds	r3, r0, r4
 8002762:	19db      	adds	r3, r3, r7
 8002764:	1902      	adds	r2, r0, r4
 8002766:	19d2      	adds	r2, r2, r7
 8002768:	8812      	ldrh	r2, [r2, #0]
 800276a:	430a      	orrs	r2, r1
 800276c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	1902      	adds	r2, r0, r4
 8002774:	19d2      	adds	r2, r2, r7
 8002776:	8812      	ldrh	r2, [r2, #0]
 8002778:	60da      	str	r2, [r3, #12]
 800277a:	e05d      	b.n	8002838 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800277c:	231a      	movs	r3, #26
 800277e:	2218      	movs	r2, #24
 8002780:	189b      	adds	r3, r3, r2
 8002782:	19db      	adds	r3, r3, r7
 8002784:	2201      	movs	r2, #1
 8002786:	701a      	strb	r2, [r3, #0]
 8002788:	e056      	b.n	8002838 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 800278a:	231b      	movs	r3, #27
 800278c:	2218      	movs	r2, #24
 800278e:	189b      	adds	r3, r3, r2
 8002790:	19db      	adds	r3, r3, r7
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b08      	cmp	r3, #8
 8002796:	d822      	bhi.n	80027de <UART_SetConfig+0x40a>
 8002798:	009a      	lsls	r2, r3, #2
 800279a:	4b2f      	ldr	r3, [pc, #188]	@ (8002858 <UART_SetConfig+0x484>)
 800279c:	18d3      	adds	r3, r2, r3
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027a2:	f7ff fc6b 	bl	800207c <HAL_RCC_GetPCLK1Freq>
 80027a6:	0003      	movs	r3, r0
 80027a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80027aa:	e021      	b.n	80027f0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80027ac:	f7ff fc7c 	bl	80020a8 <HAL_RCC_GetPCLK2Freq>
 80027b0:	0003      	movs	r3, r0
 80027b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80027b4:	e01c      	b.n	80027f0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80027b6:	4b29      	ldr	r3, [pc, #164]	@ (800285c <UART_SetConfig+0x488>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	2210      	movs	r2, #16
 80027bc:	4013      	ands	r3, r2
 80027be:	d002      	beq.n	80027c6 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80027c0:	4b27      	ldr	r3, [pc, #156]	@ (8002860 <UART_SetConfig+0x48c>)
 80027c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80027c4:	e014      	b.n	80027f0 <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 80027c6:	4b27      	ldr	r3, [pc, #156]	@ (8002864 <UART_SetConfig+0x490>)
 80027c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80027ca:	e011      	b.n	80027f0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027cc:	f7ff fbc6 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 80027d0:	0003      	movs	r3, r0
 80027d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80027d4:	e00c      	b.n	80027f0 <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027d6:	2380      	movs	r3, #128	@ 0x80
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80027dc:	e008      	b.n	80027f0 <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 80027de:	2300      	movs	r3, #0
 80027e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80027e2:	231a      	movs	r3, #26
 80027e4:	2218      	movs	r2, #24
 80027e6:	189b      	adds	r3, r3, r2
 80027e8:	19db      	adds	r3, r3, r7
 80027ea:	2201      	movs	r2, #1
 80027ec:	701a      	strb	r2, [r3, #0]
        break;
 80027ee:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80027f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d020      	beq.n	8002838 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	085a      	lsrs	r2, r3, #1
 80027fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027fe:	18d2      	adds	r2, r2, r3
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	0019      	movs	r1, r3
 8002806:	0010      	movs	r0, r2
 8002808:	f7fd fc7e 	bl	8000108 <__udivsi3>
 800280c:	0003      	movs	r3, r0
 800280e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002812:	2b0f      	cmp	r3, #15
 8002814:	d90a      	bls.n	800282c <UART_SetConfig+0x458>
 8002816:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002818:	2380      	movs	r3, #128	@ 0x80
 800281a:	025b      	lsls	r3, r3, #9
 800281c:	429a      	cmp	r2, r3
 800281e:	d205      	bcs.n	800282c <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002822:	b29a      	uxth	r2, r3
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	e005      	b.n	8002838 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 800282c:	231a      	movs	r3, #26
 800282e:	2218      	movs	r2, #24
 8002830:	189b      	adds	r3, r3, r2
 8002832:	19db      	adds	r3, r3, r7
 8002834:	2201      	movs	r2, #1
 8002836:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	2200      	movs	r2, #0
 800283c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	2200      	movs	r2, #0
 8002842:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002844:	231a      	movs	r3, #26
 8002846:	2218      	movs	r2, #24
 8002848:	189b      	adds	r3, r3, r2
 800284a:	19db      	adds	r3, r3, r7
 800284c:	781b      	ldrb	r3, [r3, #0]
}
 800284e:	0018      	movs	r0, r3
 8002850:	46bd      	mov	sp, r7
 8002852:	b00e      	add	sp, #56	@ 0x38
 8002854:	bdb0      	pop	{r4, r5, r7, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	08002d80 	.word	0x08002d80
 800285c:	40021000 	.word	0x40021000
 8002860:	003d0900 	.word	0x003d0900
 8002864:	00f42400 	.word	0x00f42400

08002868 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002874:	2208      	movs	r2, #8
 8002876:	4013      	ands	r3, r2
 8002878:	d00b      	beq.n	8002892 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	4a4a      	ldr	r2, [pc, #296]	@ (80029ac <UART_AdvFeatureConfig+0x144>)
 8002882:	4013      	ands	r3, r2
 8002884:	0019      	movs	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002896:	2201      	movs	r2, #1
 8002898:	4013      	ands	r3, r2
 800289a:	d00b      	beq.n	80028b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	4a43      	ldr	r2, [pc, #268]	@ (80029b0 <UART_AdvFeatureConfig+0x148>)
 80028a4:	4013      	ands	r3, r2
 80028a6:	0019      	movs	r1, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b8:	2202      	movs	r2, #2
 80028ba:	4013      	ands	r3, r2
 80028bc:	d00b      	beq.n	80028d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	4a3b      	ldr	r2, [pc, #236]	@ (80029b4 <UART_AdvFeatureConfig+0x14c>)
 80028c6:	4013      	ands	r3, r2
 80028c8:	0019      	movs	r1, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028da:	2204      	movs	r2, #4
 80028dc:	4013      	ands	r3, r2
 80028de:	d00b      	beq.n	80028f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	4a34      	ldr	r2, [pc, #208]	@ (80029b8 <UART_AdvFeatureConfig+0x150>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	0019      	movs	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fc:	2210      	movs	r2, #16
 80028fe:	4013      	ands	r3, r2
 8002900:	d00b      	beq.n	800291a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	4a2c      	ldr	r2, [pc, #176]	@ (80029bc <UART_AdvFeatureConfig+0x154>)
 800290a:	4013      	ands	r3, r2
 800290c:	0019      	movs	r1, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	2220      	movs	r2, #32
 8002920:	4013      	ands	r3, r2
 8002922:	d00b      	beq.n	800293c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	4a25      	ldr	r2, [pc, #148]	@ (80029c0 <UART_AdvFeatureConfig+0x158>)
 800292c:	4013      	ands	r3, r2
 800292e:	0019      	movs	r1, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	2240      	movs	r2, #64	@ 0x40
 8002942:	4013      	ands	r3, r2
 8002944:	d01d      	beq.n	8002982 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4a1d      	ldr	r2, [pc, #116]	@ (80029c4 <UART_AdvFeatureConfig+0x15c>)
 800294e:	4013      	ands	r3, r2
 8002950:	0019      	movs	r1, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002962:	2380      	movs	r3, #128	@ 0x80
 8002964:	035b      	lsls	r3, r3, #13
 8002966:	429a      	cmp	r2, r3
 8002968:	d10b      	bne.n	8002982 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	4a15      	ldr	r2, [pc, #84]	@ (80029c8 <UART_AdvFeatureConfig+0x160>)
 8002972:	4013      	ands	r3, r2
 8002974:	0019      	movs	r1, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002986:	2280      	movs	r2, #128	@ 0x80
 8002988:	4013      	ands	r3, r2
 800298a:	d00b      	beq.n	80029a4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	4a0e      	ldr	r2, [pc, #56]	@ (80029cc <UART_AdvFeatureConfig+0x164>)
 8002994:	4013      	ands	r3, r2
 8002996:	0019      	movs	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	605a      	str	r2, [r3, #4]
  }
}
 80029a4:	46c0      	nop			@ (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	ffff7fff 	.word	0xffff7fff
 80029b0:	fffdffff 	.word	0xfffdffff
 80029b4:	fffeffff 	.word	0xfffeffff
 80029b8:	fffbffff 	.word	0xfffbffff
 80029bc:	ffffefff 	.word	0xffffefff
 80029c0:	ffffdfff 	.word	0xffffdfff
 80029c4:	ffefffff 	.word	0xffefffff
 80029c8:	ff9fffff 	.word	0xff9fffff
 80029cc:	fff7ffff 	.word	0xfff7ffff

080029d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b092      	sub	sp, #72	@ 0x48
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2284      	movs	r2, #132	@ 0x84
 80029dc:	2100      	movs	r1, #0
 80029de:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80029e0:	f7fe f814 	bl	8000a0c <HAL_GetTick>
 80029e4:	0003      	movs	r3, r0
 80029e6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2208      	movs	r2, #8
 80029f0:	4013      	ands	r3, r2
 80029f2:	2b08      	cmp	r3, #8
 80029f4:	d12c      	bne.n	8002a50 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029f8:	2280      	movs	r2, #128	@ 0x80
 80029fa:	0391      	lsls	r1, r2, #14
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	4a46      	ldr	r2, [pc, #280]	@ (8002b18 <UART_CheckIdleState+0x148>)
 8002a00:	9200      	str	r2, [sp, #0]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f000 f88c 	bl	8002b20 <UART_WaitOnFlagUntilTimeout>
 8002a08:	1e03      	subs	r3, r0, #0
 8002a0a:	d021      	beq.n	8002a50 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a0c:	f3ef 8310 	mrs	r3, PRIMASK
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002a14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a16:	2301      	movs	r3, #1
 8002a18:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a1c:	f383 8810 	msr	PRIMASK, r3
}
 8002a20:	46c0      	nop			@ (mov r8, r8)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2180      	movs	r1, #128	@ 0x80
 8002a2e:	438a      	bics	r2, r1
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a38:	f383 8810 	msr	PRIMASK, r3
}
 8002a3c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2220      	movs	r2, #32
 8002a42:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2278      	movs	r2, #120	@ 0x78
 8002a48:	2100      	movs	r1, #0
 8002a4a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	e05f      	b.n	8002b10 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2204      	movs	r2, #4
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d146      	bne.n	8002aec <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a60:	2280      	movs	r2, #128	@ 0x80
 8002a62:	03d1      	lsls	r1, r2, #15
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	4a2c      	ldr	r2, [pc, #176]	@ (8002b18 <UART_CheckIdleState+0x148>)
 8002a68:	9200      	str	r2, [sp, #0]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f000 f858 	bl	8002b20 <UART_WaitOnFlagUntilTimeout>
 8002a70:	1e03      	subs	r3, r0, #0
 8002a72:	d03b      	beq.n	8002aec <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a74:	f3ef 8310 	mrs	r3, PRIMASK
 8002a78:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a7e:	2301      	movs	r3, #1
 8002a80:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	f383 8810 	msr	PRIMASK, r3
}
 8002a88:	46c0      	nop			@ (mov r8, r8)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4921      	ldr	r1, [pc, #132]	@ (8002b1c <UART_CheckIdleState+0x14c>)
 8002a96:	400a      	ands	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a9c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	f383 8810 	msr	PRIMASK, r3
}
 8002aa4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aa6:	f3ef 8310 	mrs	r3, PRIMASK
 8002aaa:	61bb      	str	r3, [r7, #24]
  return(result);
 8002aac:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aae:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	f383 8810 	msr	PRIMASK, r3
}
 8002aba:	46c0      	nop			@ (mov r8, r8)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	438a      	bics	r2, r1
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ace:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	f383 8810 	msr	PRIMASK, r3
}
 8002ad6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2280      	movs	r2, #128	@ 0x80
 8002adc:	2120      	movs	r1, #32
 8002ade:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2278      	movs	r2, #120	@ 0x78
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e011      	b.n	8002b10 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2220      	movs	r2, #32
 8002af0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2280      	movs	r2, #128	@ 0x80
 8002af6:	2120      	movs	r1, #32
 8002af8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2200      	movs	r2, #0
 8002b04:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2278      	movs	r2, #120	@ 0x78
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	0018      	movs	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b010      	add	sp, #64	@ 0x40
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	01ffffff 	.word	0x01ffffff
 8002b1c:	fffffedf 	.word	0xfffffedf

08002b20 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	603b      	str	r3, [r7, #0]
 8002b2c:	1dfb      	adds	r3, r7, #7
 8002b2e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b30:	e051      	b.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	3301      	adds	r3, #1
 8002b36:	d04e      	beq.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b38:	f7fd ff68 	bl	8000a0c <HAL_GetTick>
 8002b3c:	0002      	movs	r2, r0
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	1ad3      	subs	r3, r2, r3
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d302      	bcc.n	8002b4e <UART_WaitOnFlagUntilTimeout+0x2e>
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e051      	b.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2204      	movs	r2, #4
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	d03b      	beq.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b80      	cmp	r3, #128	@ 0x80
 8002b62:	d038      	beq.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	2b40      	cmp	r3, #64	@ 0x40
 8002b68:	d035      	beq.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	2208      	movs	r2, #8
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b08      	cmp	r3, #8
 8002b76:	d111      	bne.n	8002b9c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	2208      	movs	r2, #8
 8002b7e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	0018      	movs	r0, r3
 8002b84:	f000 f83c 	bl	8002c00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2284      	movs	r2, #132	@ 0x84
 8002b8c:	2108      	movs	r1, #8
 8002b8e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2278      	movs	r2, #120	@ 0x78
 8002b94:	2100      	movs	r1, #0
 8002b96:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e02c      	b.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	69da      	ldr	r2, [r3, #28]
 8002ba2:	2380      	movs	r3, #128	@ 0x80
 8002ba4:	011b      	lsls	r3, r3, #4
 8002ba6:	401a      	ands	r2, r3
 8002ba8:	2380      	movs	r3, #128	@ 0x80
 8002baa:	011b      	lsls	r3, r3, #4
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d112      	bne.n	8002bd6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2280      	movs	r2, #128	@ 0x80
 8002bb6:	0112      	lsls	r2, r2, #4
 8002bb8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f000 f81f 	bl	8002c00 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2284      	movs	r2, #132	@ 0x84
 8002bc6:	2120      	movs	r1, #32
 8002bc8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2278      	movs	r2, #120	@ 0x78
 8002bce:	2100      	movs	r1, #0
 8002bd0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e00f      	b.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	4013      	ands	r3, r2
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	425a      	negs	r2, r3
 8002be6:	4153      	adcs	r3, r2
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	001a      	movs	r2, r3
 8002bec:	1dfb      	adds	r3, r7, #7
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d09e      	beq.n	8002b32 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	b004      	add	sp, #16
 8002bfc:	bd80      	pop	{r7, pc}
	...

08002c00 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b08e      	sub	sp, #56	@ 0x38
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c08:	f3ef 8310 	mrs	r3, PRIMASK
 8002c0c:	617b      	str	r3, [r7, #20]
  return(result);
 8002c0e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c10:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c12:	2301      	movs	r3, #1
 8002c14:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	f383 8810 	msr	PRIMASK, r3
}
 8002c1c:	46c0      	nop			@ (mov r8, r8)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4926      	ldr	r1, [pc, #152]	@ (8002cc4 <UART_EndRxTransfer+0xc4>)
 8002c2a:	400a      	ands	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	f383 8810 	msr	PRIMASK, r3
}
 8002c38:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8002c3e:	623b      	str	r3, [r7, #32]
  return(result);
 8002c40:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c42:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c44:	2301      	movs	r3, #1
 8002c46:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4a:	f383 8810 	msr	PRIMASK, r3
}
 8002c4e:	46c0      	nop			@ (mov r8, r8)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	689a      	ldr	r2, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	438a      	bics	r2, r1
 8002c5e:	609a      	str	r2, [r3, #8]
 8002c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c66:	f383 8810 	msr	PRIMASK, r3
}
 8002c6a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d118      	bne.n	8002ca6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c74:	f3ef 8310 	mrs	r3, PRIMASK
 8002c78:	60bb      	str	r3, [r7, #8]
  return(result);
 8002c7a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c7e:	2301      	movs	r3, #1
 8002c80:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	f383 8810 	msr	PRIMASK, r3
}
 8002c88:	46c0      	nop			@ (mov r8, r8)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2110      	movs	r1, #16
 8002c96:	438a      	bics	r2, r1
 8002c98:	601a      	str	r2, [r3, #0]
 8002c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c9c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	f383 8810 	msr	PRIMASK, r3
}
 8002ca4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2280      	movs	r2, #128	@ 0x80
 8002caa:	2120      	movs	r1, #32
 8002cac:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002cba:	46c0      	nop			@ (mov r8, r8)
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b00e      	add	sp, #56	@ 0x38
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	46c0      	nop			@ (mov r8, r8)
 8002cc4:	fffffedf 	.word	0xfffffedf

08002cc8 <memset>:
 8002cc8:	0003      	movs	r3, r0
 8002cca:	1882      	adds	r2, r0, r2
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d100      	bne.n	8002cd2 <memset+0xa>
 8002cd0:	4770      	bx	lr
 8002cd2:	7019      	strb	r1, [r3, #0]
 8002cd4:	3301      	adds	r3, #1
 8002cd6:	e7f9      	b.n	8002ccc <memset+0x4>

08002cd8 <__libc_init_array>:
 8002cd8:	b570      	push	{r4, r5, r6, lr}
 8002cda:	2600      	movs	r6, #0
 8002cdc:	4c0c      	ldr	r4, [pc, #48]	@ (8002d10 <__libc_init_array+0x38>)
 8002cde:	4d0d      	ldr	r5, [pc, #52]	@ (8002d14 <__libc_init_array+0x3c>)
 8002ce0:	1b64      	subs	r4, r4, r5
 8002ce2:	10a4      	asrs	r4, r4, #2
 8002ce4:	42a6      	cmp	r6, r4
 8002ce6:	d109      	bne.n	8002cfc <__libc_init_array+0x24>
 8002ce8:	2600      	movs	r6, #0
 8002cea:	f000 f819 	bl	8002d20 <_init>
 8002cee:	4c0a      	ldr	r4, [pc, #40]	@ (8002d18 <__libc_init_array+0x40>)
 8002cf0:	4d0a      	ldr	r5, [pc, #40]	@ (8002d1c <__libc_init_array+0x44>)
 8002cf2:	1b64      	subs	r4, r4, r5
 8002cf4:	10a4      	asrs	r4, r4, #2
 8002cf6:	42a6      	cmp	r6, r4
 8002cf8:	d105      	bne.n	8002d06 <__libc_init_array+0x2e>
 8002cfa:	bd70      	pop	{r4, r5, r6, pc}
 8002cfc:	00b3      	lsls	r3, r6, #2
 8002cfe:	58eb      	ldr	r3, [r5, r3]
 8002d00:	4798      	blx	r3
 8002d02:	3601      	adds	r6, #1
 8002d04:	e7ee      	b.n	8002ce4 <__libc_init_array+0xc>
 8002d06:	00b3      	lsls	r3, r6, #2
 8002d08:	58eb      	ldr	r3, [r5, r3]
 8002d0a:	4798      	blx	r3
 8002d0c:	3601      	adds	r6, #1
 8002d0e:	e7f2      	b.n	8002cf6 <__libc_init_array+0x1e>
 8002d10:	08002dac 	.word	0x08002dac
 8002d14:	08002dac 	.word	0x08002dac
 8002d18:	08002db0 	.word	0x08002db0
 8002d1c:	08002dac 	.word	0x08002dac

08002d20 <_init>:
 8002d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d26:	bc08      	pop	{r3}
 8002d28:	469e      	mov	lr, r3
 8002d2a:	4770      	bx	lr

08002d2c <_fini>:
 8002d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d32:	bc08      	pop	{r3}
 8002d34:	469e      	mov	lr, r3
 8002d36:	4770      	bx	lr
