#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 20 19:22:58 2022
# Process ID: 17900
# Current directory: D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/vivado.log
# Journal file: D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog\vivado.jou
# Running On: DESKTOP-DR3I53C, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
# open_wave_database dft.wdb
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/AESL_inst_dft_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_12_1_fu_94/grp_dft_Pipeline_VITIS_LOOP_12_1_fu_94_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_20_3_fu_116/grp_dft_Pipeline_VITIS_LOOP_20_3_fu_116_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_20_3_fu_116/grp_sin_or_cos_float_s_fu_144/grp_sin_or_cos_float_s_fu_144_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dft_top/AESL_inst_dft/grp_dft_Pipeline_VITIS_LOOP_31_4_fu_106/grp_dft_Pipeline_VITIS_LOOP_31_4_fu_106_activity
open_wave_config D:/1111HLS/LabB/dft_256/dft_256/solution1/sim/verilog/dft.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 20:03:43 2022...
