2
WR 0 0 0 0
1
128
1
1
testvectors/in_128.dat
RD 0 1 0 0
1
128
1
1
testvectors/out_128.dat
