<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\impl\synthesize\rev_1\gw2a18_test.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\gw2a18_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\gw2a18_test\src\gw2a18_test.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C7/I6</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 24 14:27:55 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>993</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1083</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>179</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>pix_clk</td>
<td>Base</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>lcd_clk </td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>5.926</td>
<td>168.750
<td>0.000</td>
<td>2.963</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.926</td>
<td>168.750
<td>0.000</td>
<td>2.963</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>11.852</td>
<td>84.375
<td>0.000</td>
<td>5.926</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>17.778</td>
<td>56.250
<td>0.000</td>
<td>8.889</td>
<td>clk_ibuf/I</td>
<td>clk_27</td>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT</td>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>29.630</td>
<td>33.750
<td>0.000</td>
<td>14.815</td>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUT</td>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>94.711(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
<td>33.750(MHz)</td>
<td>107.743(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_27!</h4>
<h4>No timing paths to get frequency of pix_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/lcd_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/lcd_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pix_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/lcd_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.910</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[4]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>10.481</td>
</tr>
<tr>
<td>2</td>
<td>3.202</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[1]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.471</td>
</tr>
<tr>
<td>3</td>
<td>3.202</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[3]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.471</td>
</tr>
<tr>
<td>4</td>
<td>3.202</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[2]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.471</td>
</tr>
<tr>
<td>5</td>
<td>3.208</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[1]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.465</td>
</tr>
<tr>
<td>6</td>
<td>3.208</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[2]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.465</td>
</tr>
<tr>
<td>7</td>
<td>3.208</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[3]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.465</td>
</tr>
<tr>
<td>8</td>
<td>3.474</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[3]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>9.917</td>
</tr>
<tr>
<td>9</td>
<td>3.632</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[1]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.041</td>
</tr>
<tr>
<td>10</td>
<td>3.632</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[2]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.041</td>
</tr>
<tr>
<td>11</td>
<td>3.632</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[3]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>3.041</td>
</tr>
<tr>
<td>12</td>
<td>4.073</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[0]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>2.600</td>
</tr>
<tr>
<td>13</td>
<td>4.106</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[0]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>2.567</td>
</tr>
<tr>
<td>14</td>
<td>4.203</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[4]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>9.188</td>
</tr>
<tr>
<td>15</td>
<td>4.296</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[0]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>2.377</td>
</tr>
<tr>
<td>16</td>
<td>4.359</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[4]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>9.032</td>
</tr>
<tr>
<td>17</td>
<td>4.377</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[3]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>9.014</td>
</tr>
<tr>
<td>18</td>
<td>4.402</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[3]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>8.989</td>
</tr>
<tr>
<td>19</td>
<td>4.720</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[2]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>8.671</td>
</tr>
<tr>
<td>20</td>
<td>4.889</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[2]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>8.502</td>
</tr>
<tr>
<td>21</td>
<td>4.959</td>
<td>hdmi_out_top/pattern_vg/hn_out/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>1.714</td>
</tr>
<tr>
<td>22</td>
<td>4.966</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[2]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>13.468</td>
<td>0.000</td>
<td>8.425</td>
</tr>
<tr>
<td>23</td>
<td>5.126</td>
<td>hdmi_out_top/btn_ctl/vs_r/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c1_q_Z/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>1.547</td>
</tr>
<tr>
<td>24</td>
<td>5.254</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[1]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[1]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>1.419</td>
</tr>
<tr>
<td>25</td>
<td>5.270</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[0]/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[0]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>6.734</td>
<td>-0.016</td>
<td>1.404</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.036</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[0]/Q</td>
<td>hdmi_out_top/sync_vg1/x_out_1[0]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.494</td>
<td>0.543</td>
</tr>
<tr>
<td>2</td>
<td>0.037</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[2]/Q</td>
<td>hdmi_out_top/sync_vg1/x_out_1[2]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.494</td>
<td>0.544</td>
</tr>
<tr>
<td>3</td>
<td>0.037</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[1]/Q</td>
<td>hdmi_out_top/sync_vg1/x_out_1[1]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.494</td>
<td>0.544</td>
</tr>
<tr>
<td>4</td>
<td>0.230</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[3]/Q</td>
<td>hdmi_out_top/sync_vg1/x_out_1[3]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.494</td>
<td>0.737</td>
</tr>
<tr>
<td>5</td>
<td>0.323</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[5]/Q</td>
<td>hdmi_out_top/sync_vg1/x_out_1[6]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.490</td>
<td>0.827</td>
</tr>
<tr>
<td>6</td>
<td>0.348</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[4]/Q</td>
<td>hdmi_out_top/sync_vg1/x_out_1[4]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.494</td>
<td>0.855</td>
</tr>
<tr>
<td>7</td>
<td>0.368</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_reg_Z/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>8</td>
<td>0.372</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/btn_deb[1]/Q</td>
<td>hdmi_out_top/btn_ctl/button_r_Z[1]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.386</td>
</tr>
<tr>
<td>9</td>
<td>0.376</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.389</td>
</tr>
<tr>
<td>10</td>
<td>0.376</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z/Q</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg_rep1/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.389</td>
</tr>
<tr>
<td>11</td>
<td>0.383</td>
<td>hdmi_out_top/btn_ctl/pattern_set_r[1]/Q</td>
<td>hdmi_out_top/btn_ctl/pattern_set_1[1]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.396</td>
</tr>
<tr>
<td>12</td>
<td>0.386</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[0]/Q</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[1]/CE</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.399</td>
</tr>
<tr>
<td>13</td>
<td>0.386</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[0]/Q</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[2]/CE</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.399</td>
</tr>
<tr>
<td>14</td>
<td>0.479</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[9]/Q</td>
<td>hdmi_out_top/sync_vg1/x_out_1[9]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.494</td>
<td>0.985</td>
</tr>
<tr>
<td>15</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]/Q</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>16</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]/Q</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>17</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]/Q</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>18</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]/Q</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>19</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]/Q</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>20</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]/Q</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>21</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]/Q</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>22</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]/Q</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>23</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]/Q</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>24</td>
<td>0.511</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]/Q</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]/D</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>25</td>
<td>0.513</td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]/Q</td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]/D</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/btn_ctl/vs_r</td>
</tr>
<tr>
<td>2</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/sync_vg/y_out_1[9]</td>
</tr>
<tr>
<td>3</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/sync_vg/v_count_Z[9]</td>
</tr>
<tr>
<td>4</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[10]</td>
</tr>
<tr>
<td>5</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[18]</td>
</tr>
<tr>
<td>6</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/pattern_vg/g_out[2]</td>
</tr>
<tr>
<td>7</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/pattern_vg/g_out[4]</td>
</tr>
<tr>
<td>8</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/pattern_vg/g_out[5]</td>
</tr>
<tr>
<td>9</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/pattern_vg/g_out[3]</td>
</tr>
<tr>
<td>10</td>
<td>5.469</td>
<td>6.669</td>
<td>1.200</td>
<td>Low Pulse Width</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[19]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/Q</td>
</tr>
<tr>
<td>8.144</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_a7_2_1/I1</td>
</tr>
<tr>
<td>8.810</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_a7_2_1/F</td>
</tr>
<tr>
<td>9.313</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_0_cZ/I1</td>
</tr>
<tr>
<td>9.857</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_0_cZ/F</td>
</tr>
<tr>
<td>9.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_cZ/I0</td>
</tr>
<tr>
<td>9.980</td>
<td>0.124</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>10.550</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7/I1</td>
</tr>
<tr>
<td>10.995</td>
<td>0.445</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7/F</td>
</tr>
<tr>
<td>11.999</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/q_m_reg_m_0_cZ[8]/I0</td>
</tr>
<tr>
<td>12.553</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/q_m_reg_m_0_cZ[8]/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c1_cZ/I2</td>
</tr>
<tr>
<td>13.209</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c1_cZ/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c2_cZ/I3</td>
</tr>
<tr>
<td>13.904</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c2_cZ/F</td>
</tr>
<tr>
<td>14.111</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_cZ/I2</td>
</tr>
<tr>
<td>14.731</td>
<td>0.620</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_cZ/F</td>
</tr>
<tr>
<td>15.208</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_lfx_cZ/S0</td>
</tr>
<tr>
<td>15.509</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_lfx_cZ/O</td>
</tr>
<tr>
<td>16.594</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_3_0/I0</td>
</tr>
<tr>
<td>17.278</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_3_0/COUT</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_s_4_0/CIN</td>
</tr>
<tr>
<td>17.842</td>
<td>0.564</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_s_4_0/SUM</td>
</tr>
<tr>
<td>17.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[4]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C32[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.632, 53.729%; route: 4.571, 43.615%; tC2Q: 0.278, 2.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/I1</td>
</tr>
<tr>
<td>2.352</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_0_c1_cZ/I2</td>
</tr>
<tr>
<td>3.313</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_0_c1_cZ/F</td>
</tr>
<tr>
<td>3.527</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_axbxc1/I2</td>
</tr>
<tr>
<td>4.082</td>
<td>0.554</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_axbxc1/F</td>
</tr>
<tr>
<td>4.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[1]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[1]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 50.613%; route: 1.436, 41.366%; tC2Q: 0.278, 8.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/I1</td>
</tr>
<tr>
<td>2.352</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_0_c1_cZ/I2</td>
</tr>
<tr>
<td>3.313</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_0_c1_cZ/F</td>
</tr>
<tr>
<td>3.527</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_ac0_3/I2</td>
</tr>
<tr>
<td>4.082</td>
<td>0.554</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_ac0_3/F</td>
</tr>
<tr>
<td>4.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[3]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[3]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 50.613%; route: 1.436, 41.366%; tC2Q: 0.278, 8.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/I1</td>
</tr>
<tr>
<td>2.352</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.654</td>
<td>0.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_0_c1_cZ/I2</td>
</tr>
<tr>
<td>3.313</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C28[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_0_c1_cZ/F</td>
</tr>
<tr>
<td>3.527</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_axbxc2/I2</td>
</tr>
<tr>
<td>4.082</td>
<td>0.554</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_axbxc2/F</td>
</tr>
<tr>
<td>4.082</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[2]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[2]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C29[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.757, 50.613%; route: 1.436, 41.366%; tC2Q: 0.278, 8.021%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.488</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.493</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_0_c1_cZ/I1</td>
</tr>
<tr>
<td>3.177</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_0_c1_cZ/F</td>
</tr>
<tr>
<td>3.392</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_axbxc1/I2</td>
</tr>
<tr>
<td>4.076</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_axbxc1/F</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[1]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[1]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 59.216%; route: 1.135, 32.750%; tC2Q: 0.278, 8.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.488</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.493</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_0_c1_cZ/I1</td>
</tr>
<tr>
<td>3.177</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_0_c1_cZ/F</td>
</tr>
<tr>
<td>3.392</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_axbxc2/I2</td>
</tr>
<tr>
<td>4.076</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_axbxc2/F</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[2]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[2]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 59.216%; route: 1.135, 32.750%; tC2Q: 0.278, 8.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.488</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.493</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_ac0/I2</td>
</tr>
<tr>
<td>3.177</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_ac0/F</td>
</tr>
<tr>
<td>3.392</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_ac0_3/I3</td>
</tr>
<tr>
<td>4.076</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_ac0_3/F</td>
</tr>
<tr>
<td>4.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[3]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[3]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.052, 59.216%; route: 1.135, 32.750%; tC2Q: 0.278, 8.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/Q</td>
</tr>
<tr>
<td>8.144</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_a7_2_1/I1</td>
</tr>
<tr>
<td>8.810</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_a7_2_1/F</td>
</tr>
<tr>
<td>9.313</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_0_cZ/I1</td>
</tr>
<tr>
<td>9.857</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_0_cZ/F</td>
</tr>
<tr>
<td>9.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_cZ/I0</td>
</tr>
<tr>
<td>9.980</td>
<td>0.124</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>10.550</td>
<td>0.569</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7/I1</td>
</tr>
<tr>
<td>10.995</td>
<td>0.445</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R23C30[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7/F</td>
</tr>
<tr>
<td>11.999</td>
<td>1.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C32[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/q_m_reg_m_0_cZ[8]/I0</td>
</tr>
<tr>
<td>12.553</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C32[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/q_m_reg_m_0_cZ[8]/F</td>
</tr>
<tr>
<td>12.764</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c1_cZ/I2</td>
</tr>
<tr>
<td>13.209</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R21C32[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c1_cZ/F</td>
</tr>
<tr>
<td>13.220</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c2_cZ/I3</td>
</tr>
<tr>
<td>13.904</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_6_c2_cZ/F</td>
</tr>
<tr>
<td>14.111</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_cZ/I2</td>
</tr>
<tr>
<td>14.731</td>
<td>0.620</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C31[3][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_cZ/F</td>
</tr>
<tr>
<td>15.208</td>
<td>0.476</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_lfx_cZ/S0</td>
</tr>
<tr>
<td>15.509</td>
<td>0.301</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_axb_3_lfx_cZ/O</td>
</tr>
<tr>
<td>16.594</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_3_0/I0</td>
</tr>
<tr>
<td>17.278</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_3_0/SUM</td>
</tr>
<tr>
<td>17.278</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[3]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.068, 51.098%; route: 4.571, 46.095%; tC2Q: 0.278, 2.807%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/g_out[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C21[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/g_out[2]/Q</td>
</tr>
<tr>
<td>1.579</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.123</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C22[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.433</td>
<td>0.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C23[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0/F</td>
</tr>
<tr>
<td>2.993</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_axbxc1/I3</td>
</tr>
<tr>
<td>3.652</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_axbxc1/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[1]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[1]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.746, 57.414%; route: 1.017, 33.431%; tC2Q: 0.278, 9.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/g_out[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C21[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/g_out[2]/Q</td>
</tr>
<tr>
<td>1.579</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.123</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C22[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.433</td>
<td>0.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C23[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0/F</td>
</tr>
<tr>
<td>2.993</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_axbxc2/I3</td>
</tr>
<tr>
<td>3.652</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_axbxc2/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[2]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[2]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.746, 57.414%; route: 1.017, 33.431%; tC2Q: 0.278, 9.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/g_out[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C21[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/g_out[2]/Q</td>
</tr>
<tr>
<td>1.579</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.123</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C22[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.433</td>
<td>0.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C23[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0/F</td>
</tr>
<tr>
<td>2.993</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0_3/I3</td>
</tr>
<tr>
<td>3.652</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_ac0_3/F</td>
</tr>
<tr>
<td>3.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[3]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[3]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.746, 57.414%; route: 1.017, 33.431%; tC2Q: 0.278, 9.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[2][B]</td>
<td>hdmi_out_top/pattern_vg/b_out_Z[3]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C26[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/b_out_Z[3]/Q</td>
</tr>
<tr>
<td>1.808</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/I1</td>
</tr>
<tr>
<td>2.352</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.552</td>
<td>0.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_axbxc0/I3</td>
</tr>
<tr>
<td>3.210</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_1_axbxc0/F</td>
</tr>
<tr>
<td>3.210</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[0]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[0]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n1d_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.202, 46.246%; route: 1.119, 43.046%; tC2Q: 0.278, 10.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[5]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C25[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/r_out_Z[5]/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.915</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.488</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/N_14_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.493</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_axbxc0/I2</td>
</tr>
<tr>
<td>3.177</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_1_axbxc0/F</td>
</tr>
<tr>
<td>3.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[0]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[0]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1d_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.368, 53.298%; route: 0.920, 35.855%; tC2Q: 0.278, 10.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R23C21[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/Q</td>
</tr>
<tr>
<td>8.441</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un5_decision2_NE_0_cZ/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un5_decision2_NE_0_cZ/F</td>
</tr>
<tr>
<td>9.613</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/decision2_cZ/I3</td>
</tr>
<tr>
<td>10.279</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/decision2_cZ/F</td>
</tr>
<tr>
<td>10.826</td>
<td>0.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_1_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>11.446</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_1_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv_0_cZ[1]/I1</td>
</tr>
<tr>
<td>12.617</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv_0_cZ[1]/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv[1]/I2</td>
</tr>
<tr>
<td>13.512</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv[1]/F</td>
</tr>
<tr>
<td>13.724</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_4_c2_0/I0</td>
</tr>
<tr>
<td>14.408</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_4_c2_0/F</td>
</tr>
<tr>
<td>14.410</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_axb_3_lofx_cZ/I0</td>
</tr>
<tr>
<td>15.094</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_axb_3_lofx_cZ/F</td>
</tr>
<tr>
<td>15.301</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_3_0/I0</td>
</tr>
<tr>
<td>15.985</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_3_0/COUT</td>
</tr>
<tr>
<td>15.985</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C24[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_s_4_0/CIN</td>
</tr>
<tr>
<td>16.549</td>
<td>0.564</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_s_4_0/SUM</td>
</tr>
<tr>
<td>16.549</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[4]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.911, 64.337%; route: 2.998, 32.633%; tC2Q: 0.278, 3.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/g_out[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C21[1][B]</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R26C21[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/g_out[2]/Q</td>
</tr>
<tr>
<td>1.579</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/I0</td>
</tr>
<tr>
<td>2.123</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C22[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/N_16_1.SUM[0]/F</td>
</tr>
<tr>
<td>2.433</td>
<td>0.310</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_axbxc0/I3</td>
</tr>
<tr>
<td>2.988</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_1_axbxc0/F</td>
</tr>
<tr>
<td>2.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[0]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[0]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C23[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n1d_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 46.188%; route: 1.001, 42.102%; tC2Q: 0.278, 11.711%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.392</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/Q</td>
</tr>
<tr>
<td>8.153</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un5_decision2_NE_0_cZ/I2</td>
</tr>
<tr>
<td>8.837</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un5_decision2_NE_0_cZ/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/decision2_cZ/I3</td>
</tr>
<tr>
<td>9.710</td>
<td>0.666</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/decision2_cZ/F</td>
</tr>
<tr>
<td>10.359</td>
<td>0.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_3_sqmuxa_1_cZ/I2</td>
</tr>
<tr>
<td>10.980</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_3_sqmuxa_1_cZ/F</td>
</tr>
<tr>
<td>11.795</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_c1_cZ/I0</td>
</tr>
<tr>
<td>12.461</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_c1_cZ/F</td>
</tr>
<tr>
<td>12.974</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_axbxc1/I2</td>
</tr>
<tr>
<td>13.419</td>
<td>0.445</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_axbxc1/F</td>
</tr>
<tr>
<td>13.430</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_cZ/I2</td>
</tr>
<tr>
<td>13.984</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_cZ/F</td>
</tr>
<tr>
<td>13.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_lfx_cZ/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>0.620</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_lfx_cZ/F</td>
</tr>
<tr>
<td>15.102</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_2_0/I0</td>
</tr>
<tr>
<td>15.786</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_2_0/COUT</td>
</tr>
<tr>
<td>15.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C27[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_3_0/CIN</td>
</tr>
<tr>
<td>15.828</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_3_0/COUT</td>
</tr>
<tr>
<td>15.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C28[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_s_4_0/CIN</td>
</tr>
<tr>
<td>16.392</td>
<td>0.564</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_s_4_0/SUM</td>
</tr>
<tr>
<td>16.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[4]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.547, 61.414%; route: 3.207, 35.504%; tC2Q: 0.278, 3.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R23C21[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/Q</td>
</tr>
<tr>
<td>8.441</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un5_decision2_NE_0_cZ/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un5_decision2_NE_0_cZ/F</td>
</tr>
<tr>
<td>9.613</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/decision2_cZ/I3</td>
</tr>
<tr>
<td>10.279</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/decision2_cZ/F</td>
</tr>
<tr>
<td>10.826</td>
<td>0.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_1_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>11.446</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_1_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv_0_cZ[1]/I1</td>
</tr>
<tr>
<td>12.617</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv_0_cZ[1]/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv[1]/I2</td>
</tr>
<tr>
<td>13.512</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv[1]/F</td>
</tr>
<tr>
<td>13.515</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_4_c2_cZ/I0</td>
</tr>
<tr>
<td>13.960</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C22[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_4_c2_cZ/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_2_0_RNO_cZ/I1</td>
</tr>
<tr>
<td>14.631</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_2_0_RNO_cZ/F</td>
</tr>
<tr>
<td>15.127</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C23[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_2_0/I0</td>
</tr>
<tr>
<td>15.811</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_2_0/COUT</td>
</tr>
<tr>
<td>15.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.375</td>
<td>0.564</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_3_0/SUM</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[3]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.654, 62.727%; route: 3.082, 34.185%; tC2Q: 0.278, 3.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/Q</td>
</tr>
<tr>
<td>8.153</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un5_decision2_NE_0_cZ/I2</td>
</tr>
<tr>
<td>8.837</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un5_decision2_NE_0_cZ/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/decision2_cZ/I3</td>
</tr>
<tr>
<td>9.710</td>
<td>0.666</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/decision2_cZ/F</td>
</tr>
<tr>
<td>10.359</td>
<td>0.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_3_sqmuxa_1_cZ/I2</td>
</tr>
<tr>
<td>10.980</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_3_sqmuxa_1_cZ/F</td>
</tr>
<tr>
<td>11.795</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_c1_cZ/I0</td>
</tr>
<tr>
<td>12.461</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_c1_cZ/F</td>
</tr>
<tr>
<td>12.974</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_axbxc1/I2</td>
</tr>
<tr>
<td>13.419</td>
<td>0.445</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_axbxc1/F</td>
</tr>
<tr>
<td>13.430</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_cZ/I2</td>
</tr>
<tr>
<td>13.984</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_cZ/F</td>
</tr>
<tr>
<td>13.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_lfx_cZ/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>0.620</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_lfx_cZ/F</td>
</tr>
<tr>
<td>15.102</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_2_0/I0</td>
</tr>
<tr>
<td>15.786</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_2_0/COUT</td>
</tr>
<tr>
<td>15.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C27[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.350</td>
<td>0.564</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_3_0/SUM</td>
</tr>
<tr>
<td>16.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[3]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.504, 61.233%; route: 3.207, 35.670%; tC2Q: 0.278, 3.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/n0q_m_fast_Z[3]/Q</td>
</tr>
<tr>
<td>8.144</td>
<td>0.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_a7_2_1/I1</td>
</tr>
<tr>
<td>8.810</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_a7_2_1/F</td>
</tr>
<tr>
<td>9.313</td>
<td>0.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_0_cZ/I1</td>
</tr>
<tr>
<td>9.857</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_0_cZ/F</td>
</tr>
<tr>
<td>9.857</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_cZ/I0</td>
</tr>
<tr>
<td>9.980</td>
<td>0.124</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R22C32[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_7_1_cZ/O</td>
</tr>
<tr>
<td>10.624</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_3_sqmuxa_1/I2</td>
</tr>
<tr>
<td>11.168</td>
<td>0.544</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_3_sqmuxa_1/F</td>
</tr>
<tr>
<td>11.826</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_i_x2_0_a5_2/I1</td>
</tr>
<tr>
<td>12.446</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C31[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_i_x2_0_a5_2/F</td>
</tr>
<tr>
<td>13.240</td>
<td>0.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_i_x2_0/I1</td>
</tr>
<tr>
<td>13.924</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C32[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/g0_i_x2_0/F</td>
</tr>
<tr>
<td>14.131</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_4_axbxc1/I0</td>
</tr>
<tr>
<td>14.815</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_4_axbxc1/F</td>
</tr>
<tr>
<td>15.022</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_1_0/I1</td>
</tr>
<tr>
<td>15.468</td>
<td>0.445</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_1_0/COUT</td>
</tr>
<tr>
<td>15.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.032</td>
<td>0.564</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/un10_cry_2_0/SUM</td>
</tr>
<tr>
<td>16.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[2]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C31[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 56.216%; route: 3.518, 40.573%; tC2Q: 0.278, 3.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C21[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R23C21[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/n0q_m_Z[3]/Q</td>
</tr>
<tr>
<td>8.441</td>
<td>0.801</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[3][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un5_decision2_NE_0_cZ/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C22[3][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un5_decision2_NE_0_cZ/F</td>
</tr>
<tr>
<td>9.613</td>
<td>0.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/decision2_cZ/I3</td>
</tr>
<tr>
<td>10.279</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/decision2_cZ/F</td>
</tr>
<tr>
<td>10.826</td>
<td>0.547</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_1_sqmuxa_cZ/I1</td>
</tr>
<tr>
<td>11.446</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_1_sqmuxa_cZ/F</td>
</tr>
<tr>
<td>11.958</td>
<td>0.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv_0_cZ[1]/I1</td>
</tr>
<tr>
<td>12.617</td>
<td>0.659</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv_0_cZ[1]/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv[1]/I2</td>
</tr>
<tr>
<td>13.512</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C22[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un1_cnt_iv[1]/F</td>
</tr>
<tr>
<td>13.724</td>
<td>0.212</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_axb_1_lofx_cZ/I0</td>
</tr>
<tr>
<td>14.408</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_axb_1_lofx_cZ/F</td>
</tr>
<tr>
<td>14.615</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[1][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_1_0/I0</td>
</tr>
<tr>
<td>15.299</td>
<td>0.684</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C23[1][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_1_0/COUT</td>
</tr>
<tr>
<td>15.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C23[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_2_0/CIN</td>
</tr>
<tr>
<td>15.863</td>
<td>0.564</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/un10_cry_2_0/SUM</td>
</tr>
<tr>
<td>15.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[2]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C23[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[1].dataencoder/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.227, 61.480%; route: 2.997, 35.245%; tC2Q: 0.278, 3.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/hn_out</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>hdmi_out_top/pattern_vg/hn_out/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/hn_out/Q</td>
</tr>
<tr>
<td>2.325</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 83.760%; tC2Q: 0.278, 16.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C26[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/CLK</td>
</tr>
<tr>
<td>7.639</td>
<td>0.278</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R22C26[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/n1q_m_Z[2]/Q</td>
</tr>
<tr>
<td>8.153</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un5_decision2_NE_0_cZ/I2</td>
</tr>
<tr>
<td>8.837</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C27[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un5_decision2_NE_0_cZ/F</td>
</tr>
<tr>
<td>9.044</td>
<td>0.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/decision2_cZ/I3</td>
</tr>
<tr>
<td>9.710</td>
<td>0.666</td>
<td>tINS</td>
<td>RF</td>
<td>19</td>
<td>R24C27[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/decision2_cZ/F</td>
</tr>
<tr>
<td>10.359</td>
<td>0.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_3_sqmuxa_1_cZ/I2</td>
</tr>
<tr>
<td>10.980</td>
<td>0.620</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R22C25[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_3_sqmuxa_1_cZ/F</td>
</tr>
<tr>
<td>11.795</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_c1_cZ/I0</td>
</tr>
<tr>
<td>12.461</td>
<td>0.666</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C24[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_c1_cZ/F</td>
</tr>
<tr>
<td>12.974</td>
<td>0.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_axbxc1/I2</td>
</tr>
<tr>
<td>13.419</td>
<td>0.445</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C26[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_6_axbxc1/F</td>
</tr>
<tr>
<td>13.430</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_cZ/I2</td>
</tr>
<tr>
<td>13.984</td>
<td>0.554</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_cZ/F</td>
</tr>
<tr>
<td>13.986</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_lfx_cZ/I3</td>
</tr>
<tr>
<td>14.606</td>
<td>0.620</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_axb_2_lfx_cZ/F</td>
</tr>
<tr>
<td>15.102</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_2_0/I0</td>
</tr>
<tr>
<td>15.786</td>
<td>0.684</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/un10_cry_2_0/SUM</td>
</tr>
<tr>
<td>15.786</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.609</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>20.829</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>20.794</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[2]</td>
</tr>
<tr>
<td>20.752</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.940, 58.637%; route: 3.207, 38.058%; tC2Q: 0.278, 3.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/vs_r</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c1_q_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[0][A]</td>
<td>hdmi_out_top/btn_ctl/vs_r/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R32C26[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/vs_r/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c1_q_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c1_q_Z/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c1_q_Z</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c1_q_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.269, 82.005%; tC2Q: 0.278, 17.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][B]</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[1]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R27C20[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/r_out_Z[1]/Q</td>
</tr>
<tr>
<td>2.029</td>
<td>1.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[1]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[1]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.140, 80.378%; tC2Q: 0.278, 19.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.611</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[0][A]</td>
<td>hdmi_out_top/pattern_vg/r_out_Z[0]/CLK</td>
</tr>
<tr>
<td>0.889</td>
<td>0.278</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C20[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/pattern_vg/r_out_Z[0]/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[0]/CLK</td>
</tr>
<tr>
<td>7.326</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[0]</td>
</tr>
<tr>
<td>7.284</td>
<td>-0.042</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[2].dataencoder/din_q_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.203, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 80.165%; tC2Q: 0.278, 19.835%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg1/x_out_1[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[1][A]</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[0]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C29[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/h_count_Z[0]/Q</td>
</tr>
<tr>
<td>1.274</td>
<td>0.300</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/x_out_1[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>1.225</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[0]/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg1/x_out_1[0]</td>
</tr>
<tr>
<td>1.273</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[1][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.300, 55.351%; tC2Q: 0.242, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg1/x_out_1[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][A]</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[2]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C29[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/h_count_Z[2]/Q</td>
</tr>
<tr>
<td>1.276</td>
<td>0.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/x_out_1[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>1.225</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][B]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[2]/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg1/x_out_1[2]</td>
</tr>
<tr>
<td>1.273</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[2][B]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.302, 55.471%; tC2Q: 0.242, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg1/x_out_1[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C29[0][B]</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[1]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C29[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/h_count_Z[1]/Q</td>
</tr>
<tr>
<td>1.276</td>
<td>0.302</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/x_out_1[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>1.225</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[1]/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg1/x_out_1[1]</td>
</tr>
<tr>
<td>1.273</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[2][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.302, 55.471%; tC2Q: 0.242, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg1/x_out_1[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][B]</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[3]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C27[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/h_count_Z[3]/Q</td>
</tr>
<tr>
<td>1.468</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/x_out_1[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>1.225</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[3]/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg1/x_out_1[3]</td>
</tr>
<tr>
<td>1.273</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.495, 67.106%; tC2Q: 0.242, 32.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg1/x_out_1[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C29[0][A]</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[5]/CLK</td>
</tr>
<tr>
<td>0.972</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R34C29[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/h_count_Z[5]/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>0.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>hdmi_out_top/sync_vg1/un14_x_out_axbxc1_cZ/I0</td>
</tr>
<tr>
<td>1.558</td>
<td>0.413</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/sync_vg1/un14_x_out_axbxc1_cZ/F</td>
</tr>
<tr>
<td>1.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/x_out_1[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>1.221</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[6]/CLK</td>
</tr>
<tr>
<td>1.256</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg1/x_out_1[6]</td>
</tr>
<tr>
<td>1.269</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C28[0][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.490</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.413, 49.934%; route: 0.173, 20.889%; tC2Q: 0.241, 29.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.644, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg1/x_out_1[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[2][A]</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[4]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C27[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/h_count_Z[4]/Q</td>
</tr>
<tr>
<td>1.587</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/x_out_1[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>1.225</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[4]/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg1/x_out_1[4]</td>
</tr>
<tr>
<td>1.273</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.613, 71.661%; tC2Q: 0.242, 28.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_reg_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.305</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.241</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_q_Z/Q</td>
</tr>
<tr>
<td>7.686</td>
<td>0.140</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_reg_Z/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.305</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_reg_Z/CLK</td>
</tr>
<tr>
<td>7.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_reg_Z</td>
</tr>
<tr>
<td>7.353</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/c0_reg_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.163, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 36.787%; tC2Q: 0.241, 63.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.163, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.372</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/btn_deb[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl/button_r_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][B]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/btn_deb[1]/CLK</td>
</tr>
<tr>
<td>0.802</td>
<td>0.241</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C26[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/btn_deb[1]/Q</td>
</tr>
<tr>
<td>0.947</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/button_r_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>hdmi_out_top/btn_ctl/button_r_Z[1]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl/button_r_Z[1]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C26[0][A]</td>
<td>hdmi_out_top/btn_ctl/button_r_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 37.432%; tC2Q: 0.241, 62.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.305</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.241</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z/Q</td>
</tr>
<tr>
<td>7.694</td>
<td>0.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.305</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg/CLK</td>
</tr>
<tr>
<td>7.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg</td>
</tr>
<tr>
<td>7.353</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.163, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 38.064%; tC2Q: 0.241, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.163, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg_rep1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.305</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z/CLK</td>
</tr>
<tr>
<td>7.546</td>
<td>0.241</td>
<td>tC2Q</td>
<td>FF</td>
<td>4</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_q_Z/Q</td>
</tr>
<tr>
<td>7.694</td>
<td>0.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg_rep1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>6.734</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.305</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg_rep1/CLK</td>
</tr>
<tr>
<td>7.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg_rep1</td>
</tr>
<tr>
<td>7.353</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>hdmi_out_top/rgb2dvi/encoder[0].dataencoder/de_reg_rep1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.163, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.148, 38.064%; tC2Q: 0.241, 61.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.163, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.383</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/pattern_set_r[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl/pattern_set_1[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>hdmi_out_top/btn_ctl/pattern_set_r[1]/CLK</td>
</tr>
<tr>
<td>0.804</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R33C26[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/pattern_set_r[1]/Q</td>
</tr>
<tr>
<td>0.957</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/pattern_set_1[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>hdmi_out_top/btn_ctl/pattern_set_1[1]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl/pattern_set_1[1]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C26[1][B]</td>
<td>hdmi_out_top/btn_ctl/pattern_set_1[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 38.808%; tC2Q: 0.242, 61.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/color_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>1.131</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/color_cnt_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[1]</td>
</tr>
<tr>
<td>0.779</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.157, 39.314%; tC2Q: 0.242, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/color_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>1.131</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/color_cnt_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[2]</td>
</tr>
<tr>
<td>0.779</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>hdmi_out_top/btn_ctl1/color_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.157, 39.314%; tC2Q: 0.242, 60.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.238</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg1/x_out_1[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[1][A]</td>
<td>hdmi_out_top/sync_vg1/h_count_Z[9]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R29C27[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/h_count_Z[9]/Q</td>
</tr>
<tr>
<td>1.438</td>
<td>0.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>hdmi_out_top/sync_vg1/un14_x_out_axbxc4_cZ/I0</td>
</tr>
<tr>
<td>1.717</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/sync_vg1/un14_x_out_axbxc4_cZ/F</td>
</tr>
<tr>
<td>1.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg1/x_out_1[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>1.225</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[9]/CLK</td>
</tr>
<tr>
<td>1.260</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg1/x_out_1[9]</td>
</tr>
<tr>
<td>1.273</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[2][A]</td>
<td>hdmi_out_top/sync_vg1/x_out_1[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.494</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 28.251%; route: 0.465, 47.152%; tC2Q: 0.242, 24.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.648, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C34[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_16_0/I1</td>
</tr>
<tr>
<td>1.255</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_16_0/SUM</td>
</tr>
<tr>
<td>1.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]/CLK</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
<tr>
<td>0.779</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_6_0/I1</td>
</tr>
<tr>
<td>1.255</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_6_0/SUM</td>
</tr>
<tr>
<td>1.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
<tr>
<td>0.779</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]/CLK</td>
</tr>
<tr>
<td>0.804</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C28[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_16_0/I1</td>
</tr>
<tr>
<td>1.085</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_16_0/SUM</td>
</tr>
<tr>
<td>1.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C28[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C33[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_12_0/I1</td>
</tr>
<tr>
<td>1.255</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_12_0/SUM</td>
</tr>
<tr>
<td>1.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
<tr>
<td>0.779</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_4_0/I1</td>
</tr>
<tr>
<td>1.255</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_4_0/SUM</td>
</tr>
<tr>
<td>1.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
<tr>
<td>0.779</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>0.804</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_6_0/I1</td>
</tr>
<tr>
<td>1.085</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_6_0/SUM</td>
</tr>
<tr>
<td>1.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>0.804</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C26[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_4_0/I1</td>
</tr>
<tr>
<td>1.085</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_4_0/SUM</td>
</tr>
<tr>
<td>1.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>0.804</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_12_0/I1</td>
</tr>
<tr>
<td>1.085</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_12_0/SUM</td>
</tr>
<tr>
<td>1.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[1][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>0.804</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_10_0/I1</td>
</tr>
<tr>
<td>1.085</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/un3_time_cnt_cry_10_0/SUM</td>
</tr>
<tr>
<td>1.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>hdmi_out_top/btn_ctl/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>0.974</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C33[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_10_0/I1</td>
</tr>
<tr>
<td>1.255</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/un3_time_cnt_cry_10_0/SUM</td>
</tr>
<tr>
<td>1.255</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.577</td>
<td>0.577</td>
<td>tCL</td>
<td>RR</td>
<td>136</td>
<td>RIGHTSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv1/CLKOUT</td>
</tr>
<tr>
<td>0.731</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>0.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
<tr>
<td>0.779</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>hdmi_out_top/btn_ctl1/genblk1.genblk1.II_0/time_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 53.157%; route: 0.003, 0.560%; tC2Q: 0.242, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]/CLK</td>
</tr>
<tr>
<td>0.804</td>
<td>0.242</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg/v_count_Z[4]/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td>hdmi_out_top/sync_vg/un1_v_count_12_cry_4_0/I1</td>
</tr>
<tr>
<td>1.088</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C23[0][A]</td>
<td style=" background: #97FFFF;">hdmi_out_top/sync_vg/un1_v_count_12_cry_4_0/SUM</td>
</tr>
<tr>
<td>1.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td style=" font-weight:bold;">hdmi_out_top/sync_vg/v_count_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.407</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>293</td>
<td>TOPSIDE[0]</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.561</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]/CLK</td>
</tr>
<tr>
<td>0.596</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]</td>
</tr>
<tr>
<td>0.609</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C23[0][A]</td>
<td>hdmi_out_top/sync_vg/v_count_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.278, 52.861%; route: 0.006, 1.114%; tC2Q: 0.242, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/btn_ctl/vs_r</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/btn_ctl/vs_r/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/btn_ctl/vs_r/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/sync_vg/y_out_1[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/sync_vg/y_out_1[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/sync_vg/y_out_1[9]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/sync_vg/v_count_Z[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/sync_vg/v_count_Z[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/sync_vg/v_count_Z[9]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[10]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[10]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[10]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[18]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[18]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[18]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/pattern_vg/g_out[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/pattern_vg/g_out[2]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/pattern_vg/g_out[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/pattern_vg/g_out[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/pattern_vg/g_out[4]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/pattern_vg/g_out[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/pattern_vg/g_out[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/pattern_vg/g_out[5]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/pattern_vg/g_out[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/pattern_vg/g_out[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/pattern_vg/g_out[3]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[19]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.141</td>
<td>0.407</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.361</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[19]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_out_top/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.875</td>
<td>0.407</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_out_top/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.029</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi_out_top/pattern_vg/ramp_values_Z[19]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>293</td>
<td>clk_in</td>
<td>3.202</td>
<td>0.219</td>
</tr>
<tr>
<td>136</td>
<td>clk_in1</td>
<td>20.348</td>
<td>1.049</td>
</tr>
<tr>
<td>49</td>
<td>pattern_set1[2]</td>
<td>24.797</td>
<td>1.222</td>
</tr>
<tr>
<td>41</td>
<td>hdmi_out_top.pattern_set1[1]</td>
<td>23.015</td>
<td>1.513</td>
</tr>
<tr>
<td>33</td>
<td>pattern_set[2]</td>
<td>7.989</td>
<td>1.745</td>
</tr>
<tr>
<td>31</td>
<td>de_reg</td>
<td>7.969</td>
<td>1.796</td>
</tr>
<tr>
<td>26</td>
<td>decision2</td>
<td>4.048</td>
<td>0.835</td>
</tr>
<tr>
<td>26</td>
<td>red1[0]</td>
<td>24.828</td>
<td>1.069</td>
</tr>
<tr>
<td>25</td>
<td>hdmi_out_top.N_80</td>
<td>22.932</td>
<td>0.727</td>
</tr>
<tr>
<td>24</td>
<td>un10_m3_0</td>
<td>5.057</td>
<td>1.199</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C30</td>
<td>56.94%</td>
</tr>
<tr>
<td>R26C22</td>
<td>56.94%</td>
</tr>
<tr>
<td>R31C28</td>
<td>51.39%</td>
</tr>
<tr>
<td>R26C24</td>
<td>51.39%</td>
</tr>
<tr>
<td>R22C29</td>
<td>47.22%</td>
</tr>
<tr>
<td>R22C26</td>
<td>47.22%</td>
</tr>
<tr>
<td>R31C22</td>
<td>44.44%</td>
</tr>
<tr>
<td>R26C23</td>
<td>44.44%</td>
</tr>
<tr>
<td>R26C25</td>
<td>44.44%</td>
</tr>
<tr>
<td>R23C32</td>
<td>43.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_27 -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name pix_clk -period 13.468 -waveform {0 6.734} [get_nets {lcd_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
