Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 15:16:39 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #1                                                                                                                                                |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                   25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 24.079 |                    0.565 |
| Logic Delay               | 0.096(19%)          | 5.862(25%)                                                                                                                                                                                                                                                                                             | 0.097(18%)               |
| Net Delay                 | 0.437(81%)          | 18.217(75%)                                                                                                                                                                                                                                                                                            | 0.468(82%)               |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.052 |                   -0.098 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  0.861 |                   24.329 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                          |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%                  |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.sector[0]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.sector[0]/D                                                                                                                                                                                                                                                                               | sr_p.sr_1[240]/D         |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #2                                                                                                                                              |   WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |                25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                            24.010 |                 0.489 |
| Logic Delay               | 0.096(19%)          | 6.093(26%)                                                                                                                                                                                                                                                                                        | 0.097(20%)            |
| Net Delay                 | 0.437(81%)          | 17.917(74%)                                                                                                                                                                                                                                                                                       | 0.392(80%)            |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                            -0.048 |                -0.085 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                             0.934 |                24.418 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                       |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                          | 1% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               788 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                52 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.roi[7]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.roi[7]/D                                                                                                                                                                                                                                                                             | sr_p.sr_1[255]/D      |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #3                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 24.004 |                 0.293 |
| Logic Delay               | 0.096(19%)          | 5.781(25%)                                                                                                                                                                                                                                                                                             | 0.096(33%)            |
| Net Delay                 | 0.437(81%)          | 18.223(75%)                                                                                                                                                                                                                                                                                            | 0.197(67%)            |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.054 |                -0.042 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  0.934 |                24.657 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[3]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.roi[3]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_1[251]/D      |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #4                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 23.962 |                 0.477 |
| Logic Delay               | 0.096(19%)          | 5.787(25%)                                                                                                                                                                                                                                                                                             | 0.096(21%)            |
| Net Delay                 | 0.437(81%)          | 18.175(75%)                                                                                                                                                                                                                                                                                            | 0.381(79%)            |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.054 |                -0.097 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  0.976 |                24.418 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[2]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.roi[2]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_1[250]/D      |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #5                                                                                                                                                |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                   25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 23.926 |                    0.441 |
| Logic Delay               | 0.096(19%)          | 5.811(25%)                                                                                                                                                                                                                                                                                             | 0.096(22%)               |
| Net Delay                 | 0.437(81%)          | 18.115(75%)                                                                                                                                                                                                                                                                                            | 0.345(78%)               |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.032 |                   -0.041 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  1.034 |                   24.510 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                          |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%                  |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.sector[2]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.sector[2]/D                                                                                                                                                                                                                                                                               | sr_p.sr_1[242]/D         |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #6                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 23.912 |                 0.398 |
| Logic Delay               | 0.096(19%)          | 5.666(24%)                                                                                                                                                                                                                                                                                             | 0.096(25%)            |
| Net Delay                 | 0.437(81%)          | 18.246(76%)                                                                                                                                                                                                                                                                                            | 0.302(75%)            |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.043 |                -0.064 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  1.037 |                24.530 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[5]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.roi[5]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_1[253]/D      |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                              Path #7                                                                                                                                              |  WorstPath from Dst  |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                            25.000 |               25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                            23.897 |                0.351 |
| Logic Delay               | 0.096(19%)          | 6.326(27%)                                                                                                                                                                                                                                                                                        | 0.097(28%)           |
| Net Delay                 | 0.437(81%)          | 17.571(73%)                                                                                                                                                                                                                                                                                       | 0.254(72%)           |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                            -0.043 |               -0.022 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                             1.052 |               24.618 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                   |                      |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                          | 0% x 0%              |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                            | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                               778 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                      | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                56 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                56 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                               | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                              | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                49 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                 0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                            | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                            | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                               | sr_p.sr_1_15.pt[2]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                                                              | sr_p.sr_1[246]/D     |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #8                                                                                                                                                |  WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |               25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 23.875 |                0.767 |
| Logic Delay               | 0.096(19%)          | 5.672(24%)                                                                                                                                                                                                                                                                                             | 0.096(13%)           |
| Net Delay                 | 0.437(81%)          | 18.203(76%)                                                                                                                                                                                                                                                                                            | 0.671(87%)           |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.051 |               -0.103 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  1.066 |               24.122 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                      |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%              |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)               |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                    1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed         |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                    0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                    1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE            |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                  |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                  |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                 |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                 |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                    1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                    0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C               |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D               |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.pt[1]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                                                                                   | sr_p.sr_1[245]/D     |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                 Path #9                                                                                                                                                |    WorstPath from Dst    |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                   25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 23.883 |                    0.589 |
| Logic Delay               | 0.096(19%)          | 5.776(25%)                                                                                                                                                                                                                                                                                             | 0.096(17%)               |
| Net Delay                 | 0.437(81%)          | 18.107(75%)                                                                                                                                                                                                                                                                                            | 0.493(83%)               |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.032 |                   -0.040 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  1.077 |                   24.363 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                          |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 0% x 0%                  |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                        1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                        0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                        1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE                |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                      |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                     |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                        1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                   |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.sector[3]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.sector[3]/D                                                                                                                                                                                                                                                                               | sr_p.sr_1[243]/D         |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                Path #10                                                                                                                                                |   WorstPath from Dst  |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                 25.000 |                25.000 |
| Path Delay                |               0.533 |                                                                                                                                                                                                                                                                                                 23.864 |                 0.623 |
| Logic Delay               | 0.096(19%)          | 5.729(25%)                                                                                                                                                                                                                                                                                             | 0.096(16%)            |
| Net Delay                 | 0.437(81%)          | 18.135(75%)                                                                                                                                                                                                                                                                                            | 0.527(84%)            |
| Clock Skew                |              -0.208 |                                                                                                                                                                                                                                                                                                 -0.047 |                -0.093 |
| Slack                     |              24.251 |                                                                                                                                                                                                                                                                                                  1.081 |                24.276 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                        |                       |
| Bounding Box Size         | 2% x 0%             | 10% x 2%                                                                                                                                                                                                                                                                                               | 2% x 0%               |
| Clock Region Distance     | (0, 1)              | (0, 1)                                                                                                                                                                                                                                                                                                 | (0, 0)                |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                    785 |                     1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                           | Safely Timed          |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                     57 |                     0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                     57 |                     1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE             |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                    | clk                   |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                   | None                  |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                     49 |                     1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                      0 |                     0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                 | FDRE/C                |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                 | FDRE/D                |
| Start Point Pin           | sr_p.sr_3[148]/C    | muon_cand_9.pt[0]/C                                                                                                                                                                                                                                                                                    | sr_p.sr_1_15.roi[6]/C |
| End Point Pin             | muon_cand_9.pt[0]/D | sr_p.sr_1_15.roi[6]/D                                                                                                                                                                                                                                                                                  | sr_p.sr_1[254]/D      |
+---------------------------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 |  7 | 9 | 10 | 11 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 31 | 32 | 33 | 34 | 36 | 37 | 38 | 39 | 42 | 43 | 45 | 46 | 47 | 48 | 50 | 51 | 52 | 54 | 56 | 57 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 2 | 14 | 5 |  5 |  6 | 16 |  2 |  5 |  9 |  6 |  7 |  3 | 12 |  3 |  1 |  5 |  2 |  3 |  6 | 11 |  5 | 10 |  6 |  3 |  2 | 11 |  3 |  1 | 12 | 12 |  4 |  8 |  2 |  6 | 11 |  5 |  1 | 12 |  3 |  2 | 14 |
+-----------------+-------------+-----+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.76 |           3.67 |            7339 | 0(0.0%) | 258(5.5%) | 192(4.1%) | 210(4.5%) | 1856(39.5%) | 2181(46.4%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D001_SHORTSR-freq40retfan10000_rev_1 | 0.19 |           3.99 |            4860 | 0(0.0%) | 257(5.6%) | 192(4.2%) | 125(2.7%) | 1856(40.3%) | 2181(47.3%) |          0 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |       112% | (CLEM_X65Y423,CLEL_R_X66Y426)   | wrapper(100%) |            0% |       5.44531 | 98%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                1 |       104% | (CLEL_R_X65Y412,CLEM_X66Y413)   | wrapper(100%) |            0% |       5.53125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        97% | (CLEL_R_X62Y417,CLEL_R_X62Y417) | wrapper(100%) |            0% |         5.625 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        85% | (CLEM_X64Y423,CLEM_X64Y423)     | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     | Global |                3 |           0.059% | (CLEM_X66Y412,CLEM_X67Y429)   | wrapper(100%) |            0% |        5.4213 | 98%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.031% | (CLEM_X57Y412,CLEM_X60Y416)   | wrapper(100%) |            0% |         5.325 | 96%          | 0%         |   4% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                2 |           0.015% | (CLEM_X64Y422,CLEM_X67Y423)   | wrapper(100%) |            0% |        5.3125 | 100%         | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                0 |           0.003% | (CLEM_X57Y413,CLEM_X57Y413)   | wrapper(100%) |            0% |         4.875 | 87%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.001% | (CLEM_X57Y413,CLEM_X57Y413)   | wrapper(100%) |            0% |         4.875 | 87%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.004% | (CLEM_X63Y423,CLEM_X63Y424)   | wrapper(100%) |            0% |           4.5 | 81%          | 0%         |  34% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                2 |           0.013% | (CLEL_R_X62Y414,CLEM_X63Y417) | wrapper(100%) |            0% |       5.40625 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Short  |                4 |           0.157% | (CLEM_X60Y409,CLEM_X67Y432)   | wrapper(100%) |            0% |       5.13585 | 93%          | 0%         |  11% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.195% | (CLEM_X56Y408,CLEM_X67Y431)   | wrapper(100%) |            0% |       4.73814 | 87%          | 0%         |  16% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                3 |           0.096% | (CLEM_X64Y412,CLEM_X67Y427)   | wrapper(100%) |            0% |       5.34505 | 98%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X61Y427   | 368             | 489          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X64Y429   | 380             | 487          | 36%                  | wrapper(100%) | Y                   |
| CLEM_X64Y430   | 380             | 486          | 36%                  | wrapper(100%) | N                   |
| CLEM_X64Y428   | 380             | 488          | 35%                  | wrapper(100%) | Y                   |
| CLEM_X64Y433   | 380             | 483          | 35%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y428 | 365             | 488          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y433 | 386             | 483          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X60Y427 | 365             | 489          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y430 | 379             | 486          | 34%                  | wrapper(100%) | N                   |
| CLEL_R_X63Y429 | 379             | 487          | 34%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X65Y430   | 384             | 486          | 36%                  | wrapper(100%) | N                   |
| CLEM_X64Y430   | 380             | 486          | 35%                  | wrapper(100%) | N                   |
| CLEL_R_X66Y432 | 391             | 484          | 34%                  | wrapper(100%) | N                   |
| CLEM_X64Y433   | 380             | 483          | 33%                  | wrapper(100%) | N                   |
| CLEL_R_X62Y435 | 374             | 481          | 33%                  | wrapper(100%) | N                   |
| CLEM_X64Y429   | 380             | 487          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y433 | 386             | 483          | 33%                  | wrapper(100%) | N                   |
| CLEM_X65Y429   | 384             | 487          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y428 | 386             | 488          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y429 | 386             | 487          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


