Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9e5f81f64e524b4f94d8046b8622fce6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_sv_behav xil_defaultlib.tb_adder_sv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_tb_adder_sv_sv
Compiling module xil_defaultlib.halfAdder
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.tb_adder_sv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_sv_behav
