

================================================================
== Vitis HLS Report for 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s'
================================================================
* Date:           Tue Sep 17 19:57:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.560 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.56>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 2 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.42ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read15" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.42ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read14" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.42ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read11" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read10" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'p_read_11' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'p_read_12' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'p_read_13' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'p_read_14' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'p_read_15' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%p_read16 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'p_read16' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %p_read16" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 19 'trunc' 'trunc_ln42' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %p_read16, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.25ns)   --->   "%datareg = select i1 %icmp_ln45, i31 %trunc_ln42, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'select' 'datareg' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i32 %p_read_15" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 22 'trunc' 'trunc_ln42_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln45_1 = icmp_sgt  i32 %p_read_15, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 23 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.25ns)   --->   "%datareg_1 = select i1 %icmp_ln45_1, i31 %trunc_ln42_1, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 24 'select' 'datareg_1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i32 %p_read_14" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 25 'trunc' 'trunc_ln42_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.88ns)   --->   "%icmp_ln45_2 = icmp_sgt  i32 %p_read_14, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 26 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.25ns)   --->   "%datareg_2 = select i1 %icmp_ln45_2, i31 %trunc_ln42_2, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 27 'select' 'datareg_2' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i32 %p_read_13" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 28 'trunc' 'trunc_ln42_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln45_3 = icmp_sgt  i32 %p_read_13, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 29 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.25ns)   --->   "%datareg_3 = select i1 %icmp_ln45_3, i31 %trunc_ln42_3, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'select' 'datareg_3' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i32 %p_read_12" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 31 'trunc' 'trunc_ln42_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln45_4 = icmp_sgt  i32 %p_read_12, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 32 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.25ns)   --->   "%datareg_4 = select i1 %icmp_ln45_4, i31 %trunc_ln42_4, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 33 'select' 'datareg_4' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln42_5 = trunc i32 %p_read_11" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 34 'trunc' 'trunc_ln42_5' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln45_5 = icmp_sgt  i32 %p_read_11, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 35 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.25ns)   --->   "%datareg_5 = select i1 %icmp_ln45_5, i31 %trunc_ln42_5, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 36 'select' 'datareg_5' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln42_6 = trunc i32 %p_read_10" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 37 'trunc' 'trunc_ln42_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.88ns)   --->   "%icmp_ln45_6 = icmp_sgt  i32 %p_read_10, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 38 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.25ns)   --->   "%datareg_6 = select i1 %icmp_ln45_6, i31 %trunc_ln42_6, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 39 'select' 'datareg_6' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln42_7 = trunc i32 %p_read_9" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 40 'trunc' 'trunc_ln42_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.88ns)   --->   "%icmp_ln45_7 = icmp_sgt  i32 %p_read_9, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 41 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.25ns)   --->   "%datareg_7 = select i1 %icmp_ln45_7, i31 %trunc_ln42_7, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'select' 'datareg_7' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln42_8 = trunc i32 %p_read_8" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 43 'trunc' 'trunc_ln42_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.88ns)   --->   "%icmp_ln45_8 = icmp_sgt  i32 %p_read_8, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 44 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.25ns)   --->   "%datareg_8 = select i1 %icmp_ln45_8, i31 %trunc_ln42_8, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 45 'select' 'datareg_8' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln42_9 = trunc i32 %p_read_7" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 46 'trunc' 'trunc_ln42_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.88ns)   --->   "%icmp_ln45_9 = icmp_sgt  i32 %p_read_7, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 47 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.25ns)   --->   "%datareg_9 = select i1 %icmp_ln45_9, i31 %trunc_ln42_9, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 48 'select' 'datareg_9' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln42_10 = trunc i32 %p_read_6" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 49 'trunc' 'trunc_ln42_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.88ns)   --->   "%icmp_ln45_10 = icmp_sgt  i32 %p_read_6, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 50 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.25ns)   --->   "%datareg_10 = select i1 %icmp_ln45_10, i31 %trunc_ln42_10, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 51 'select' 'datareg_10' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln42_11 = trunc i32 %p_read_5" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 52 'trunc' 'trunc_ln42_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.88ns)   --->   "%icmp_ln45_11 = icmp_sgt  i32 %p_read_5, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 53 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.25ns)   --->   "%datareg_11 = select i1 %icmp_ln45_11, i31 %trunc_ln42_11, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 54 'select' 'datareg_11' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln42_12 = trunc i32 %p_read_4" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 55 'trunc' 'trunc_ln42_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.88ns)   --->   "%icmp_ln45_12 = icmp_sgt  i32 %p_read_4, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 56 'icmp' 'icmp_ln45_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.25ns)   --->   "%datareg_12 = select i1 %icmp_ln45_12, i31 %trunc_ln42_12, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 57 'select' 'datareg_12' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln42_13 = trunc i32 %p_read_3" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 58 'trunc' 'trunc_ln42_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.88ns)   --->   "%icmp_ln45_13 = icmp_sgt  i32 %p_read_3, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 59 'icmp' 'icmp_ln45_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.25ns)   --->   "%datareg_13 = select i1 %icmp_ln45_13, i31 %trunc_ln42_13, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 60 'select' 'datareg_13' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln42_14 = trunc i32 %p_read_2" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 61 'trunc' 'trunc_ln42_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.88ns)   --->   "%icmp_ln45_14 = icmp_sgt  i32 %p_read_2, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 62 'icmp' 'icmp_ln45_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.25ns)   --->   "%datareg_14 = select i1 %icmp_ln45_14, i31 %trunc_ln42_14, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 63 'select' 'datareg_14' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = trunc i32 %p_read_1" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 64 'trunc' 'trunc_ln42_15' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.88ns)   --->   "%icmp_ln45_15 = icmp_sgt  i32 %p_read_1, i32 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 65 'icmp' 'icmp_ln45_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.25ns)   --->   "%datareg_15 = select i1 %icmp_ln45_15, i31 %trunc_ln42_15, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 66 'select' 'datareg_15' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv = insertvalue i496 <undef>, i31 %datareg" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 67 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i496 %mrv, i31 %datareg_1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 68 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i496 %mrv_1, i31 %datareg_2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 69 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i496 %mrv_2, i31 %datareg_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 70 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i496 %mrv_3, i31 %datareg_4" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 71 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i496 %mrv_4, i31 %datareg_5" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 72 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i496 %mrv_5, i31 %datareg_6" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 73 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i496 %mrv_6, i31 %datareg_7" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 74 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i496 %mrv_7, i31 %datareg_8" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 75 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i496 %mrv_8, i31 %datareg_9" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 76 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i496 %mrv_9, i31 %datareg_10" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 77 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i496 %mrv_s, i31 %datareg_11" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 78 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i496 %mrv_10, i31 %datareg_12" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 79 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i496 %mrv_11, i31 %datareg_13" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 80 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i496 %mrv_12, i31 %datareg_14" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 81 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i496 %mrv_13, i31 %datareg_15" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 82 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i496 %mrv_14" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 83 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln40 (specpipeline) [ 00]
p_read_1          (read        ) [ 00]
p_read_2          (read        ) [ 00]
p_read_3          (read        ) [ 00]
p_read_4          (read        ) [ 00]
p_read_5          (read        ) [ 00]
p_read_6          (read        ) [ 00]
p_read_7          (read        ) [ 00]
p_read_8          (read        ) [ 00]
p_read_9          (read        ) [ 00]
p_read_10         (read        ) [ 00]
p_read_11         (read        ) [ 00]
p_read_12         (read        ) [ 00]
p_read_13         (read        ) [ 00]
p_read_14         (read        ) [ 00]
p_read_15         (read        ) [ 00]
p_read16          (read        ) [ 00]
trunc_ln42        (trunc       ) [ 00]
icmp_ln45         (icmp        ) [ 01]
datareg           (select      ) [ 00]
trunc_ln42_1      (trunc       ) [ 00]
icmp_ln45_1       (icmp        ) [ 01]
datareg_1         (select      ) [ 00]
trunc_ln42_2      (trunc       ) [ 00]
icmp_ln45_2       (icmp        ) [ 01]
datareg_2         (select      ) [ 00]
trunc_ln42_3      (trunc       ) [ 00]
icmp_ln45_3       (icmp        ) [ 01]
datareg_3         (select      ) [ 00]
trunc_ln42_4      (trunc       ) [ 00]
icmp_ln45_4       (icmp        ) [ 01]
datareg_4         (select      ) [ 00]
trunc_ln42_5      (trunc       ) [ 00]
icmp_ln45_5       (icmp        ) [ 01]
datareg_5         (select      ) [ 00]
trunc_ln42_6      (trunc       ) [ 00]
icmp_ln45_6       (icmp        ) [ 01]
datareg_6         (select      ) [ 00]
trunc_ln42_7      (trunc       ) [ 00]
icmp_ln45_7       (icmp        ) [ 01]
datareg_7         (select      ) [ 00]
trunc_ln42_8      (trunc       ) [ 00]
icmp_ln45_8       (icmp        ) [ 01]
datareg_8         (select      ) [ 00]
trunc_ln42_9      (trunc       ) [ 00]
icmp_ln45_9       (icmp        ) [ 01]
datareg_9         (select      ) [ 00]
trunc_ln42_10     (trunc       ) [ 00]
icmp_ln45_10      (icmp        ) [ 01]
datareg_10        (select      ) [ 00]
trunc_ln42_11     (trunc       ) [ 00]
icmp_ln45_11      (icmp        ) [ 01]
datareg_11        (select      ) [ 00]
trunc_ln42_12     (trunc       ) [ 00]
icmp_ln45_12      (icmp        ) [ 01]
datareg_12        (select      ) [ 00]
trunc_ln42_13     (trunc       ) [ 00]
icmp_ln45_13      (icmp        ) [ 01]
datareg_13        (select      ) [ 00]
trunc_ln42_14     (trunc       ) [ 00]
icmp_ln45_14      (icmp        ) [ 01]
datareg_14        (select      ) [ 00]
trunc_ln42_15     (trunc       ) [ 00]
icmp_ln45_15      (icmp        ) [ 01]
datareg_15        (select      ) [ 00]
mrv               (insertvalue ) [ 00]
mrv_1             (insertvalue ) [ 00]
mrv_2             (insertvalue ) [ 00]
mrv_3             (insertvalue ) [ 00]
mrv_4             (insertvalue ) [ 00]
mrv_5             (insertvalue ) [ 00]
mrv_6             (insertvalue ) [ 00]
mrv_7             (insertvalue ) [ 00]
mrv_8             (insertvalue ) [ 00]
mrv_9             (insertvalue ) [ 00]
mrv_s             (insertvalue ) [ 00]
mrv_10            (insertvalue ) [ 00]
mrv_11            (insertvalue ) [ 00]
mrv_12            (insertvalue ) [ 00]
mrv_13            (insertvalue ) [ 00]
mrv_14            (insertvalue ) [ 00]
ret_ln50          (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_2_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_4_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_5_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_6_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_7_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_8_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_9_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_10_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_11_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_12_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_13_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_14_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_15_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_read16_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln42_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln45_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="datareg_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="31" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln42_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln45_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="datareg_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="31" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln42_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln45_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_2/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="datareg_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="31" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln42_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_3/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln45_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="datareg_3_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="31" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_3/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln42_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_4/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln45_4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_4/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="datareg_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="31" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_4/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln42_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_5/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln45_5_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_5/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="datareg_5_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="31" slack="0"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_5/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln42_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_6/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln45_6_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_6/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="datareg_6_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="31" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_6/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln42_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_7/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln45_7_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_7/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="datareg_7_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="31" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_7/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln42_8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_8/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln45_8_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_8/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="datareg_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="31" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_8/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln42_9_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_9/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln45_9_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_9/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="datareg_9_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="31" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_9/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln42_10_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_10/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln45_10_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_10/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="datareg_10_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="31" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_10/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln42_11_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_11/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln45_11_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_11/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="datareg_11_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="31" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_11/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln42_12_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_12/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln45_12_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_12/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="datareg_12_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="31" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_12/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln42_13_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_13/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln45_13_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_13/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="datareg_13_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="31" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_13/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln42_14_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_14/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln45_14_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_14/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="datareg_14_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="31" slack="0"/>
<pin id="407" dir="0" index="2" bw="1" slack="0"/>
<pin id="408" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_14/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="trunc_ln42_15_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_15/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln45_15_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45_15/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="datareg_15_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="31" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="datareg_15/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mrv_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="496" slack="0"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="mrv_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="496" slack="0"/>
<pin id="438" dir="0" index="1" bw="31" slack="0"/>
<pin id="439" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="mrv_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="496" slack="0"/>
<pin id="444" dir="0" index="1" bw="31" slack="0"/>
<pin id="445" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="mrv_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="496" slack="0"/>
<pin id="450" dir="0" index="1" bw="31" slack="0"/>
<pin id="451" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="mrv_4_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="496" slack="0"/>
<pin id="456" dir="0" index="1" bw="31" slack="0"/>
<pin id="457" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="mrv_5_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="496" slack="0"/>
<pin id="462" dir="0" index="1" bw="31" slack="0"/>
<pin id="463" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="mrv_6_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="496" slack="0"/>
<pin id="468" dir="0" index="1" bw="31" slack="0"/>
<pin id="469" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="mrv_7_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="496" slack="0"/>
<pin id="474" dir="0" index="1" bw="31" slack="0"/>
<pin id="475" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mrv_8_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="496" slack="0"/>
<pin id="480" dir="0" index="1" bw="31" slack="0"/>
<pin id="481" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="mrv_9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="496" slack="0"/>
<pin id="486" dir="0" index="1" bw="31" slack="0"/>
<pin id="487" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mrv_s_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="496" slack="0"/>
<pin id="492" dir="0" index="1" bw="31" slack="0"/>
<pin id="493" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mrv_10_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="496" slack="0"/>
<pin id="498" dir="0" index="1" bw="31" slack="0"/>
<pin id="499" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mrv_11_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="496" slack="0"/>
<pin id="504" dir="0" index="1" bw="31" slack="0"/>
<pin id="505" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="mrv_12_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="496" slack="0"/>
<pin id="510" dir="0" index="1" bw="31" slack="0"/>
<pin id="511" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mrv_13_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="496" slack="0"/>
<pin id="516" dir="0" index="1" bw="31" slack="0"/>
<pin id="517" dir="1" index="2" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mrv_14_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="496" slack="0"/>
<pin id="522" dir="0" index="1" bw="31" slack="0"/>
<pin id="523" dir="1" index="2" bw="496" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_14/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="40" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="40" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="26" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="40" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="40" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="136" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="142" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="130" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="130" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="36" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="160" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="42" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="124" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="124" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="42" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="118" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="118" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="196" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="112" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="112" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="36" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="214" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="106" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="106" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="232" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="100" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="100" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="250" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="94" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="94" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="283"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="268" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="289"><net_src comp="88" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="88" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="286" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="82" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="82" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="319"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="304" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="76" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="76" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="322" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="70" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="70" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="36" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="340" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="64" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="64" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="36" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="358" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="42" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="379"><net_src comp="58" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="58" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="376" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="42" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="52" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="52" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="36" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="394" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="42" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="46" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="46" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="412" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="152" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="170" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="188" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="206" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="224" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="242" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="260" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="278" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="296" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="314" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="332" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="350" pin="3"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="368" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="386" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="404" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="422" pin="3"/><net_sink comp="520" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read1 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read2 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read3 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read4 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read5 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read6 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read7 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read8 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read9 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read10 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read11 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read12 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read13 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read14 | {1 }
	Port: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> : p_read15 | {1 }
  - Chain level:
	State 1
		datareg : 1
		datareg_1 : 1
		datareg_2 : 1
		datareg_3 : 1
		datareg_4 : 1
		datareg_5 : 1
		datareg_6 : 1
		datareg_7 : 1
		datareg_8 : 1
		datareg_9 : 1
		datareg_10 : 1
		datareg_11 : 1
		datareg_12 : 1
		datareg_13 : 1
		datareg_14 : 1
		datareg_15 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		mrv_8 : 10
		mrv_9 : 11
		mrv_s : 12
		mrv_10 : 13
		mrv_11 : 14
		mrv_12 : 15
		mrv_13 : 16
		mrv_14 : 17
		ret_ln50 : 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln45_fu_146   |    0    |    39   |
|          |   icmp_ln45_1_fu_164  |    0    |    39   |
|          |   icmp_ln45_2_fu_182  |    0    |    39   |
|          |   icmp_ln45_3_fu_200  |    0    |    39   |
|          |   icmp_ln45_4_fu_218  |    0    |    39   |
|          |   icmp_ln45_5_fu_236  |    0    |    39   |
|          |   icmp_ln45_6_fu_254  |    0    |    39   |
|   icmp   |   icmp_ln45_7_fu_272  |    0    |    39   |
|          |   icmp_ln45_8_fu_290  |    0    |    39   |
|          |   icmp_ln45_9_fu_308  |    0    |    39   |
|          |  icmp_ln45_10_fu_326  |    0    |    39   |
|          |  icmp_ln45_11_fu_344  |    0    |    39   |
|          |  icmp_ln45_12_fu_362  |    0    |    39   |
|          |  icmp_ln45_13_fu_380  |    0    |    39   |
|          |  icmp_ln45_14_fu_398  |    0    |    39   |
|          |  icmp_ln45_15_fu_416  |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |     datareg_fu_152    |    0    |    31   |
|          |    datareg_1_fu_170   |    0    |    31   |
|          |    datareg_2_fu_188   |    0    |    31   |
|          |    datareg_3_fu_206   |    0    |    31   |
|          |    datareg_4_fu_224   |    0    |    31   |
|          |    datareg_5_fu_242   |    0    |    31   |
|          |    datareg_6_fu_260   |    0    |    31   |
|  select  |    datareg_7_fu_278   |    0    |    31   |
|          |    datareg_8_fu_296   |    0    |    31   |
|          |    datareg_9_fu_314   |    0    |    31   |
|          |   datareg_10_fu_332   |    0    |    31   |
|          |   datareg_11_fu_350   |    0    |    31   |
|          |   datareg_12_fu_368   |    0    |    31   |
|          |   datareg_13_fu_386   |    0    |    31   |
|          |   datareg_14_fu_404   |    0    |    31   |
|          |   datareg_15_fu_422   |    0    |    31   |
|----------|-----------------------|---------|---------|
|          |  p_read_1_read_fu_46  |    0    |    0    |
|          |  p_read_2_read_fu_52  |    0    |    0    |
|          |  p_read_3_read_fu_58  |    0    |    0    |
|          |  p_read_4_read_fu_64  |    0    |    0    |
|          |  p_read_5_read_fu_70  |    0    |    0    |
|          |  p_read_6_read_fu_76  |    0    |    0    |
|          |  p_read_7_read_fu_82  |    0    |    0    |
|   read   |  p_read_8_read_fu_88  |    0    |    0    |
|          |  p_read_9_read_fu_94  |    0    |    0    |
|          | p_read_10_read_fu_100 |    0    |    0    |
|          | p_read_11_read_fu_106 |    0    |    0    |
|          | p_read_12_read_fu_112 |    0    |    0    |
|          | p_read_13_read_fu_118 |    0    |    0    |
|          | p_read_14_read_fu_124 |    0    |    0    |
|          | p_read_15_read_fu_130 |    0    |    0    |
|          |  p_read16_read_fu_136 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   trunc_ln42_fu_142   |    0    |    0    |
|          |  trunc_ln42_1_fu_160  |    0    |    0    |
|          |  trunc_ln42_2_fu_178  |    0    |    0    |
|          |  trunc_ln42_3_fu_196  |    0    |    0    |
|          |  trunc_ln42_4_fu_214  |    0    |    0    |
|          |  trunc_ln42_5_fu_232  |    0    |    0    |
|          |  trunc_ln42_6_fu_250  |    0    |    0    |
|   trunc  |  trunc_ln42_7_fu_268  |    0    |    0    |
|          |  trunc_ln42_8_fu_286  |    0    |    0    |
|          |  trunc_ln42_9_fu_304  |    0    |    0    |
|          |  trunc_ln42_10_fu_322 |    0    |    0    |
|          |  trunc_ln42_11_fu_340 |    0    |    0    |
|          |  trunc_ln42_12_fu_358 |    0    |    0    |
|          |  trunc_ln42_13_fu_376 |    0    |    0    |
|          |  trunc_ln42_14_fu_394 |    0    |    0    |
|          |  trunc_ln42_15_fu_412 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       mrv_fu_430      |    0    |    0    |
|          |      mrv_1_fu_436     |    0    |    0    |
|          |      mrv_2_fu_442     |    0    |    0    |
|          |      mrv_3_fu_448     |    0    |    0    |
|          |      mrv_4_fu_454     |    0    |    0    |
|          |      mrv_5_fu_460     |    0    |    0    |
|          |      mrv_6_fu_466     |    0    |    0    |
|insertvalue|      mrv_7_fu_472     |    0    |    0    |
|          |      mrv_8_fu_478     |    0    |    0    |
|          |      mrv_9_fu_484     |    0    |    0    |
|          |      mrv_s_fu_490     |    0    |    0    |
|          |     mrv_10_fu_496     |    0    |    0    |
|          |     mrv_11_fu_502     |    0    |    0    |
|          |     mrv_12_fu_508     |    0    |    0    |
|          |     mrv_13_fu_514     |    0    |    0    |
|          |     mrv_14_fu_520     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   1120  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1120  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |  1120  |
+-----------+--------+--------+
