;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 100, 1
	SLT 0, -1
	SLT 58, -961
	ADD 210, 60
	CMP -207, <-120
	CMP -207, <-120
	MOV -61, <-20
	SLT 0, -1
	SUB @0, @2
	DAT <52, <10
	DAT <52, <10
	SUB @121, 106
	SUB 0, -0
	SUB #572, @227
	CMP 700, 600
	SUB @121, 106
	SLT 0, -1
	ADD 210, 60
	SLT 100, 1
	DAT #12, <-10
	DAT #12, <-10
	DAT #12, <-10
	MOV -1, <-20
	DAT #12, <-10
	DAT #12, <10
	SUB @121, 106
	CMP 12, @-10
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	ADD 210, 60
	SLT 0, -1
	SUB @-127, 100
	SLT 0, -1
	MOV -1, <-20
	SUB @121, 103
	SUB #172, @207
	ADD 210, 60
	SLT 100, 1
	SPL 0, <792
	MOV -1, <-20
	MOV -1, <-820
	MOV -1, <-20
	MOV -1, <-820
	MOV -1, <-820
	MOV -1, <-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
