INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/CtrlShiftRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CtrlShiftRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/FFT_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/FFT_Stage1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Stage1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/FFT_Stage2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Stage2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/FFT_Stage3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Stage3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/FFT_Stage4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Stage4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/FFT_Stage5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_Stage5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/Mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/Mux_6_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_6_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sources_1/new/fixed_point_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.srcs/sim_1/new/FFT_32TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFT_32TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/surya/FFT_Step_Wise/FFT_Step_Wise.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
