`begin_keywords "1364-2001"
module Q_REGFORCE ( Q, A, E );
input wire  Q ;
input wire  A ;
input wire  E ;
endmodule
`end_keywords
/**portGenericDumpBegin Q A E portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
