# booth_multiplier_ATPG
TEST PATTERN GENERATION OF BOOTH MULTIPLIER
1. Compile and simulate the Verilog code
<img width="129" height="224" alt="sch1" src="https://github.com/user-attachments/assets/26f5da95-a867-4467-ae08-93ea348b1f57" /> <img width="308" height="209" alt="sch" src="https://github.com/user-attachments/assets/a61bd162-d208-47fa-9e58-e73246fa04f9" />
