CORE
../../verilog/SVA/sequence5.sv
--buechi
^\[main\.p0\] 1: PROVED \(tautology\)$
^\[main\.p1\] 0: REFUTED$
^\[main\.p2\] 1'bx: REFUTED$
^\[main\.p3\] 1'bz: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
