Warning (10268): Verilog HDL information at top.v(28): always construct contains both blocking and non-blocking assignments File: C:/Users/USER/Documents/GitHub/Project2DigitalLogic/top.v Line: 28
