# gcc and some variables in the makefile


CC = gcc
SRC = main.c school.c
OBJ = ${SRC:%.c=%.o}
NAME = school

all: ${OBJ}
	${CC} ${OBJ} -o ${NAME}
