
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v' to AST representation.
Generating RTLIL representation for module `\Log2flowthru'.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:45.24-45.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:46.24-46.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:47.24-47.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:48.24-48.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:49.24-49.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:50.24-50.39.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:51.24-51.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:52.24-52.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:53.24-53.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:54.24-54.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:55.24-55.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:56.24-56.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:57.24-57.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:58.24-58.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:59.24-59.38.
Warning: wire '\priencout1' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:60.24-60.38.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:93.5-93.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:94.5-94.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:95.5-95.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:96.5-96.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:97.5-97.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:98.5-98.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:99.5-99.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:100.5-100.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:101.5-101.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:102.5-102.15.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:103.6-103.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:104.6-104.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:105.6-105.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:106.6-106.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:107.6-107.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:108.6-108.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:109.6-109.16.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:110.6-110.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:111.6-111.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:112.6-112.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:113.6-113.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:114.6-114.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:115.6-115.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:116.6-116.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:117.6-117.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:118.6-118.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:119.6-119.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:120.6-120.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:121.6-121.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:122.6-122.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:123.6-123.17.
Warning: wire '\LUTout' is assigned in a block at /home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:124.6-124.17.
Generating RTLIL representation for module `\Log2highacc'.
Generating RTLIL representation for module `\Log2pipelined'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: Log2pipelined       
root of   0 design levels: Log2highacc         
root of   0 design levels: Log2flowthru        
Automatically selected Log2pipelined as design top module.

2.2. Analyzing design hierarchy..
Top module:  \Log2pipelined

2.3. Analyzing design hierarchy..
Top module:  \Log2pipelined
Removing unused module `\Log2highacc'.
Removing unused module `\Log2flowthru'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:410$16 in module Log2pipelined.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:361$15 in module Log2pipelined.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:410$16'.
     1/1: $0\LUTout[3:0]
Creating decoders for process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:361$15'.
     1/1: $0\priencout1[3:0]
Creating decoders for process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:352$14'.
Creating decoders for process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:343$11'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Log2pipelined.\LUTout' using process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:410$16'.
  created $dff cell `$procdff$67' with positive edge clock.
Creating register for signal `\Log2pipelined.\priencout1' using process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:361$15'.
  created $dff cell `$procdff$68' with positive edge clock.
Creating register for signal `\Log2pipelined.\barrelout' using process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:352$14'.
  created $dff cell `$procdff$69' with positive edge clock.
Creating register for signal `\Log2pipelined.\barrelin' using process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:343$11'.
  created $dff cell `$procdff$70' with positive edge clock.
Creating register for signal `\Log2pipelined.\priencout2' using process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:343$11'.
  created $dff cell `$procdff$71' with positive edge clock.
Creating register for signal `\Log2pipelined.\priencout3' using process `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:343$11'.
  created $dff cell `$procdff$72' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:410$16'.
Removing empty process `Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:410$16'.
Found and cleaned up 1 empty switch in `\Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:361$15'.
Removing empty process `Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:361$15'.
Removing empty process `Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:352$14'.
Removing empty process `Log2pipelined.$proc$/home/zhigang/raw_data/raw_designs/opencores/arithmetic/fast_log.v:343$11'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module Log2pipelined.
<suppressed ~2 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module Log2pipelined.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Log2pipelined'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Log2pipelined..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Log2pipelined.
    New ctrl vector for $pmux cell $procmux$17: { $procmux$49_CMP $auto$opt_reduce.cc:134:opt_mux$98 $procmux$46_CMP $auto$opt_reduce.cc:134:opt_mux$96 $procmux$43_CMP $auto$opt_reduce.cc:134:opt_mux$94 $auto$opt_reduce.cc:134:opt_mux$92 $auto$opt_reduce.cc:134:opt_mux$90 $auto$opt_reduce.cc:134:opt_mux$88 $auto$opt_reduce.cc:134:opt_mux$86 $auto$opt_reduce.cc:134:opt_mux$84 $auto$opt_reduce.cc:134:opt_mux$82 $auto$opt_reduce.cc:134:opt_mux$80 $auto$opt_reduce.cc:134:opt_mux$78 $auto$opt_reduce.cc:134:opt_mux$76 $auto$opt_reduce.cc:134:opt_mux$74 }
  Optimizing cells in module \Log2pipelined.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Log2pipelined'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Log2pipelined..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module Log2pipelined.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \Log2pipelined..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \Log2pipelined.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\Log2pipelined'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \Log2pipelined..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module Log2pipelined.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== Log2pipelined ===

   Number of wires:                 74
   Number of wire bits:            182
   Number of public wires:          11
   Number of public wire bits:     110
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $dff                           41
     $eq                           274
     $logic_not                     20
     $not                            4
     $pmux                           8
     $reduce_or                     29
     $shl                           20

Warnings: 48 unique messages, 48 total
End of script. Logfile hash: ad1be005c9, CPU: user 0.07s system 0.00s, MEM: 12.53 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 29% 2x read_verilog (0 sec), 23% 4x opt_expr (0 sec), ...
