  module testcase18:
  output SL1, SL2, SL3, SO1, SO2;

signal SO2 in 
signal SO1 in 
signal SL1 in 
signal SL2 in
signal SL3 in

(present SL1
    then present SL2 then emit SO1 else emit SL3 end present 
    else present SL2 then emit SO2 else emit SL3 end present 
end present )
||
(emit SL2;
present SL3 then pause else nothing end present;
emit SL1 )

end signal
end signal
end signal
end signal
end signal

  end module