module ha_tb;
reg A,B;
wire S,C;
half_adder ha(S,C,A,B);
initial begin
A=0;B=0;
#10; A=0;B=1;
#10; A=1;B=0;
#10; A=1;B=1;
#10;
$finish;
end
endmodule
