<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HFGITR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">HFGITR_EL2, Hypervisor Fine-Grained Instruction Trap Register</h1><p>The HFGITR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Provides controls for traps of execution of System instructions.</p>
      <h2>Configuration</h2><p>This register is present only
    when ARMv8.6-FGT is implemented.
      
    Otherwise, direct accesses to HFGITR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>HFGITR_EL2 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The HFGITR_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#DCCVAC_54">DCCVAC</a></td><td class="lr" colspan="1"><a href="#SVC_EL1_53">SVC_EL1</a></td><td class="lr" colspan="1"><a href="#SVC_EL0_52">SVC_EL0</a></td><td class="lr" colspan="1"><a href="#ERET_51">ERET</a></td><td class="lr" colspan="1"><a href="#CPPRCTX_50">CPPRCTX</a></td><td class="lr" colspan="1"><a href="#DVPRCTX_49">DVPRCTX</a></td><td class="lr" colspan="1"><a href="#CFPRCTX_48">CFPRCTX</a></td><td class="lr" colspan="1"><a href="#TLBIVAALE1_47">TLBIVAALE1</a></td><td class="lr" colspan="1"><a href="#TLBIVALE1_46">TLBIVALE1</a></td><td class="lr" colspan="1"><a href="#TLBIVAAE1_45">TLBIVAAE1</a></td><td class="lr" colspan="1"><a href="#TLBIASIDE1_44">TLBIASIDE1</a></td><td class="lr" colspan="1"><a href="#TLBIVAE1_43">TLBIVAE1</a></td><td class="lr" colspan="1"><a href="#TLBIVMALLE1_42">TLBIVMALLE1</a></td><td class="lr" colspan="1"><a href="#TLBIRVAALE1_41">TLBIRVAALE1</a></td><td class="lr" colspan="1"><a href="#TLBIRVALE1_40">TLBIRVALE1</a></td><td class="lr" colspan="1"><a href="#TLBIRVAAE1_39">TLBIRVAAE1</a></td><td class="lr" colspan="1"><a href="#TLBIRVAE1_38">TLBIRVAE1</a></td><td class="lr" colspan="1"><a href="#TLBIRVAALE1IS_37">TLBIRVAALE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIRVALE1IS_36">TLBIRVALE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIRVAAE1IS_35">TLBIRVAAE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIRVAE1IS_34">TLBIRVAE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIVAALE1IS_33">TLBIVAALE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIVALE1IS_32">TLBIVALE1IS</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#TLBIVAAE1IS_31">TLBIVAAE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIASIDE1IS_30">TLBIASIDE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIVAE1IS_29">TLBIVAE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIVMALLE1IS_28">TLBIVMALLE1IS</a></td><td class="lr" colspan="1"><a href="#TLBIRVAALE1OS_27">TLBIRVAALE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIRVALE1OS_26">TLBIRVALE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIRVAAE1OS_25">TLBIRVAAE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIRVAE1OS_24">TLBIRVAE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIVAALE1OS_23">TLBIVAALE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIVALE1OS_22">TLBIVALE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIVAAE1OS_21">TLBIVAAE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIASIDE1OS_20">TLBIASIDE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIVAE1OS_19">TLBIVAE1OS</a></td><td class="lr" colspan="1"><a href="#TLBIVMALLE1OS_18">TLBIVMALLE1OS</a></td><td class="lr" colspan="1"><a href="#ATS1E1WP_17">ATS1E1WP</a></td><td class="lr" colspan="1"><a href="#ATS1E1RP_16">ATS1E1RP</a></td><td class="lr" colspan="1"><a href="#ATS1E0W_15">ATS1E0W</a></td><td class="lr" colspan="1"><a href="#ATS1E0R_14">ATS1E0R</a></td><td class="lr" colspan="1"><a href="#ATS1E1W_13">ATS1E1W</a></td><td class="lr" colspan="1"><a href="#ATS1E1R_12">ATS1E1R</a></td><td class="lr" colspan="1"><a href="#DCZVA_11">DCZVA</a></td><td class="lr" colspan="1"><a href="#DCCIVAC_10">DCCIVAC</a></td><td class="lr" colspan="1"><a href="#DCCVADP_9">DCCVADP</a></td><td class="lr" colspan="1"><a href="#DCCVAP_8">DCCVAP</a></td><td class="lr" colspan="1"><a href="#DCCVAU_7">DCCVAU</a></td><td class="lr" colspan="1"><a href="#DCCISW_6">DCCISW</a></td><td class="lr" colspan="1"><a href="#DCCSW_5">DCCSW</a></td><td class="lr" colspan="1"><a href="#DCISW_4">DCISW</a></td><td class="lr" colspan="1"><a href="#DCIVAC_3">DCIVAC</a></td><td class="lr" colspan="1"><a href="#ICIVAU_2">ICIVAU</a></td><td class="lr" colspan="1"><a href="#ICIALLU_1">ICIALLU</a></td><td class="lr" colspan="1"><a href="#ICIALLUIS_0">ICIALLUIS</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:55]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="DCCVAC_54">DCCVAC, bit [54]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-cgdvac.html">DC CGDVAC</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cgvac.html">DC CGVAC</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cvac.html">DC CVAC</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCCVAC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 and EL0 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="SVC_EL1_53">SVC_EL1, bit [53]
              </h4>
          
  <p>Trap execution of <span class="instruction">SVC</span> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>SVC_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <span class="instruction">SVC</span> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <span class="instruction">SVC</span> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x15</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="SVC_EL0_52">SVC_EL0, bit [52]
              </h4>
          
  <p>Trap execution of <span class="instruction">SVC</span> at EL0 using AArch64 and execution of <span class="instruction">SVC</span> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>SVC_EL0</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <span class="instruction">SVC</span> at EL0 using AArch64 and execution of <span class="instruction">SVC</span> at EL0 using AArch32 is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the instruction generates a higher priority exception:</p>
<ul>
<li>Execution of <span class="instruction">SVC</span> at EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x15</span>.
</li><li>Execution of <span class="instruction">SVC</span> at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x11</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="ERET_51">ERET, bit [51]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><span class="instruction">ERET</span>.
</li><li><span class="instruction">ERETAA</span>, if ARMv8.3-PAuth is implemented.
</li><li><span class="instruction">ERETAB</span>, if ARMv8.3-PAuth is implemented.
</li></ul>

          <table class="valuetable"><tr><th>ERET</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x1A</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="CPPRCTX_50">CPPRCTX, bit [50]
              <div style="font-size:smaller;"><br />When ARMv8.0-PredInv is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-cpp-rctx.html">CPP RCTX</a> at EL1 and EL0 using AArch64 and execution of <a href="AArch32-cpprctx.html">CPPRCTX</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>CPPRCTX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-cpp-rctx.html">CPP RCTX</a> at EL1 and EL0 using AArch64 and execution of <a href="AArch32-cpprctx.html">CPPRCTX</a> at EL0 using AArch32 is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the instruction generates a higher priority exception:</p>
<ul>
<li>Execution of <a href="AArch64-cpp-rctx.html">CPP RCTX</a> at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li>Execution of <a href="AArch32-cpprctx.html">CPPRCTX</a> at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_50"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="DVPRCTX_49">DVPRCTX, bit [49]
              <div style="font-size:smaller;"><br />When ARMv8.0-PredInv is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-dvp-rctx.html">DVP RCTX</a> at EL1 and EL0 using AArch64 and execution of <a href="AArch32-dvprctx.html">DVPRCTX</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>DVPRCTX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-dvp-rctx.html">DVP RCTX</a> at EL1 and EL0 using AArch64 and execution of <a href="AArch32-dvprctx.html">DVPRCTX</a> at EL0 using AArch32 is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the instruction generates a higher priority exception:</p>
<ul>
<li>Execution of <a href="AArch64-dvp-rctx.html">DVP RCTX</a> at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li>Execution of <a href="AArch32-dvprctx.html">DVPRCTX</a> at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_49"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="CFPRCTX_48">CFPRCTX, bit [48]
              <div style="font-size:smaller;"><br />When ARMv8.0-PredInv is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-cfp-rctx.html">CFP RCTX</a> at EL1 and EL0 using AArch64 and execution of <a href="AArch32-cfprctx.html">CFPRCTX</a> at EL0 using AArch32 when EL1 is using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>CFPRCTX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-cfp-rctx.html">CFP RCTX</a> at EL1 and EL0 using AArch64 and execution of <a href="AArch32-cfprctx.html">CFPRCTX</a> at EL0 using AArch32 is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, then, unless the instruction generates a higher priority exception:</p>
<ul>
<li>Execution of <a href="AArch64-cfp-rctx.html">CFP RCTX</a> at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>.
</li><li>Execution of <a href="AArch32-cfprctx.html">CFPRCTX</a> at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x03</span>.
</li></ul>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_48"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIVAALE1_47">TLBIVAALE1, bit [47]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vaale1.html">TLBI VAALE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAALE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vaale1.html">TLBI VAALE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vaale1.html">TLBI VAALE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVALE1_46">TLBIVALE1, bit [46]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vale1.html">TLBI VALE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVALE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vale1.html">TLBI VALE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vale1.html">TLBI VALE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVAAE1_45">TLBIVAAE1, bit [45]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vaae1.html">TLBI VAAE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAAE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vaae1.html">TLBI VAAE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vaae1.html">TLBI VAAE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIASIDE1_44">TLBIASIDE1, bit [44]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-aside1.html">TLBI ASIDE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIASIDE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-aside1.html">TLBI ASIDE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-aside1.html">TLBI ASIDE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVAE1_43">TLBIVAE1, bit [43]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vae1.html">TLBI VAE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vae1.html">TLBI VAE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vae1.html">TLBI VAE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVMALLE1_42">TLBIVMALLE1, bit [42]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vmalle1.html">TLBI VMALLE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVMALLE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vmalle1.html">TLBI VMALLE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vmalle1.html">TLBI VMALLE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIRVAALE1_41">TLBIRVAALE1, bit [41]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvaale1.html">TLBI RVAALE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAALE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvaale1.html">TLBI RVAALE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvaale1.html">TLBI RVAALE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_41"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVALE1_40">TLBIRVALE1, bit [40]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvale1.html">TLBI RVALE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVALE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvale1.html">TLBI RVALE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvale1.html">TLBI RVALE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_40"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVAAE1_39">TLBIRVAAE1, bit [39]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvaae1.html">TLBI RVAAE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAAE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvaae1.html">TLBI RVAAE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvaae1.html">TLBI RVAAE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_39"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVAE1_38">TLBIRVAE1, bit [38]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvae1.html">TLBI RVAE1</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAE1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvae1.html">TLBI RVAE1</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvae1.html">TLBI RVAE1</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_38"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVAALE1IS_37">TLBIRVAALE1IS, bit [37]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvaale1is.html">TLBI RVAALE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAALE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvaale1is.html">TLBI RVAALE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvaale1is.html">TLBI RVAALE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_37"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVALE1IS_36">TLBIRVALE1IS, bit [36]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvale1is.html">TLBI RVALE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVALE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvale1is.html">TLBI RVALE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvale1is.html">TLBI RVALE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_36"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVAAE1IS_35">TLBIRVAAE1IS, bit [35]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvaae1is.html">TLBI RVAAE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAAE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvaae1is.html">TLBI RVAAE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvaae1is.html">TLBI RVAAE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_35"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVAE1IS_34">TLBIRVAE1IS, bit [34]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvae1is.html">TLBI RVAE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvae1is.html">TLBI RVAE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvae1is.html">TLBI RVAE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_34"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIVAALE1IS_33">TLBIVAALE1IS, bit [33]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAALE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vaale1is.html">TLBI VAALE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVALE1IS_32">TLBIVALE1IS, bit [32]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vale1is.html">TLBI VALE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVALE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vale1is.html">TLBI VALE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vale1is.html">TLBI VALE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVAAE1IS_31">TLBIVAAE1IS, bit [31]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAAE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vaae1is.html">TLBI VAAE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIASIDE1IS_30">TLBIASIDE1IS, bit [30]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-aside1is.html">TLBI ASIDE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIASIDE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-aside1is.html">TLBI ASIDE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-aside1is.html">TLBI ASIDE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVAE1IS_29">TLBIVAE1IS, bit [29]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vae1is.html">TLBI VAE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIVMALLE1IS_28">TLBIVMALLE1IS, bit [28]
              </h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vmalle1is.html">TLBI VMALLE1IS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVMALLE1IS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vmalle1is.html">TLBI VMALLE1IS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vmalle1is.html">TLBI VMALLE1IS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="TLBIRVAALE1OS_27">TLBIRVAALE1OS, bit [27]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvaale1os.html">TLBI RVAALE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAALE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvaale1os.html">TLBI RVAALE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvaale1os.html">TLBI RVAALE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_27"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVALE1OS_26">TLBIRVALE1OS, bit [26]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvale1os.html">TLBI RVALE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVALE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvale1os.html">TLBI RVALE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvale1os.html">TLBI RVALE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_26"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVAAE1OS_25">TLBIRVAAE1OS, bit [25]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvaae1os.html">TLBI RVAAE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAAE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvaae1os.html">TLBI RVAAE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvaae1os.html">TLBI RVAAE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_25"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIRVAE1OS_24">TLBIRVAE1OS, bit [24]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-rvae1os.html">TLBI RVAE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIRVAE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-rvae1os.html">TLBI RVAE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-rvae1os.html">TLBI RVAE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_24"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIVAALE1OS_23">TLBIVAALE1OS, bit [23]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vaale1os.html">TLBI VAALE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAALE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vaale1os.html">TLBI VAALE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vaale1os.html">TLBI VAALE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_23"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIVALE1OS_22">TLBIVALE1OS, bit [22]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vale1os.html">TLBI VALE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVALE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vale1os.html">TLBI VALE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vale1os.html">TLBI VALE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_22"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIVAAE1OS_21">TLBIVAAE1OS, bit [21]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vaae1os.html">TLBI VAAE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAAE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vaae1os.html">TLBI VAAE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vaae1os.html">TLBI VAAE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_21"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIASIDE1OS_20">TLBIASIDE1OS, bit [20]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-aside1os.html">TLBI ASIDE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIASIDE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-aside1os.html">TLBI ASIDE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-aside1os.html">TLBI ASIDE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_20"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIVAE1OS_19">TLBIVAE1OS, bit [19]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vae1os.html">TLBI VAE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVAE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vae1os.html">TLBI VAE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vae1os.html">TLBI VAE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_19"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="TLBIVMALLE1OS_18">TLBIVMALLE1OS, bit [18]
              <div style="font-size:smaller;"><br />When ARMv8.4-TLBI is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-tlbi-vmalle1os.html">TLBI VMALLE1OS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>TLBIVMALLE1OS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-tlbi-vmalle1os.html">TLBI VMALLE1OS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-tlbi-vmalle1os.html">TLBI VMALLE1OS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_18"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="ATS1E1WP_17">ATS1E1WP, bit [17]
              <div style="font-size:smaller;"><br />When ARMv8.2-ATS1E1 is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-at-s1e1wp.html">AT S1E1WP</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ATS1E1WP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-at-s1e1wp.html">AT S1E1WP</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-at-s1e1wp.html">AT S1E1WP</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_17"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="ATS1E1RP_16">ATS1E1RP, bit [16]
              <div style="font-size:smaller;"><br />When ARMv8.2-ATS1E1 is implemented:
                </div></h4>
          
  <p>Trap execution of <a href="AArch64-at-s1e1rp.html">AT S1E1RP</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ATS1E1RP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-at-s1e1rp.html">AT S1E1RP</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-at-s1e1rp.html">AT S1E1RP</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_16"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="ATS1E0W_15">ATS1E0W, bit [15]
              </h4>
          
  <p>Trap execution of <a href="AArch64-at-s1e0w.html">AT S1E0W</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ATS1E0W</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-at-s1e0w.html">AT S1E0W</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-at-s1e0w.html">AT S1E0W</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="ATS1E0R_14">ATS1E0R, bit [14]
              </h4>
          
  <p>Trap execution of <a href="AArch64-at-s1e0r.html">AT S1E0R</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ATS1E0R</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-at-s1e0r.html">AT S1E0R</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-at-s1e0r.html">AT S1E0R</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="ATS1E1W_13">ATS1E1W, bit [13]
              </h4>
          
  <p>Trap execution of <a href="AArch64-at-s1e1w.html">AT S1E1W</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ATS1E1W</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-at-s1e1w.html">AT S1E1W</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-at-s1e1w.html">AT S1E1W</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="ATS1E1R_12">ATS1E1R, bit [12]
              </h4>
          
  <p>Trap execution of <a href="AArch64-at-s1e1r.html">AT S1E1R</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ATS1E1R</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-at-s1e1r.html">AT S1E1R</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-at-s1e1r.html">AT S1E1R</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCZVA_11">DCZVA, bit [11]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-gva.html">DC GVA</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-gzva.html">DC GZVA</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-zva.html">DC ZVA</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCZVA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 and EL0 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCCIVAC_10">DCCIVAC, bit [10]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-cigdvac.html">DC CIGDVAC</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cigvac.html">DC CIGVAC</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-civac.html">DC CIVAC</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCCIVAC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 and EL0 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCCVADP_9">DCCVADP, bit [9]
              <div style="font-size:smaller;"><br />When ARMv8.2-DCCVADP is implemented:
                </div></h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-cgdvadp.html">DC CGDVADP</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cgvadp.html">DC CGVADP</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cvadp.html">DC CVADP</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCCVADP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 and EL0 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="0_9"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="DCCVAP_8">DCCVAP, bit [8]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-cgdvap.html">DC CGDVAP</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cgvap.html">DC CGVAP</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cvap.html">DC CVAP</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCCVAP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 and EL0 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCCVAU_7">DCCVAU, bit [7]
              </h4>
          
  <p>Trap execution of <a href="AArch64-dc-cvau.html">DC CVAU</a> at EL1 and EL0 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>DCCVAU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-dc-cvau.html">DC CVAU</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-dc-cvau.html">DC CVAU</a> at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCCISW_6">DCCISW, bit [6]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-cigdsw.html">DC CIGDSW</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cigsw.html">DC CIGSW</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cisw.html">DC CISW</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCCISW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCCSW_5">DCCSW, bit [5]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-cgdsw.html">DC CGDSW</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-cgsw.html">DC CGSW</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-csw.html">DC CSW</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCCSW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCISW_4">DCISW, bit [4]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-igdsw.html">DC IGDSW</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-igsw.html">DC IGSW</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-isw.html">DC ISW</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCISW</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="DCIVAC_3">DCIVAC, bit [3]
              </h4>
          
  <p>Trap execution of multiple System instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 System instructions to EL2:</p>
<ul>
<li><a href="AArch64-dc-igdvac.html">DC IGDVAC</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-igvac.html">DC IGVAC</a>, if ARMv8.5-MemTag is implemented.
</li><li><a href="AArch64-dc-ivac.html">DC IVAC</a>.
</li></ul>

          <table class="valuetable"><tr><th>DCIVAC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of the System instructions listed above is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution at EL1 using AArch64 of any of the System instructions listed above is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="ICIVAU_2">ICIVAU, bit [2]
              </h4>
          
  <p>Trap execution of <a href="AArch64-ic-ivau.html">IC IVAU</a> at EL1 and EL0 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ICIVAU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-ic-ivau.html">IC IVAU</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H,TGE} != {1,1}, and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-ic-ivau.html">IC IVAU</a> at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="ICIALLU_1">ICIALLU, bit [1]
              </h4>
          
  <p>Trap execution of <a href="AArch64-ic-iallu.html">IC IALLU</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ICIALLU</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-ic-iallu.html">IC IALLU</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-ic-iallu.html">IC IALLU</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><h4 id="ICIALLUIS_0">ICIALLUIS, bit [0]
              </h4>
          
  <p>Trap execution of <a href="AArch64-ic-ialluis.html">IC IALLUIS</a> at EL1 using AArch64 to EL2.</p>

          <table class="valuetable"><tr><th>ICIALLUIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Execution of <a href="AArch64-ic-ialluis.html">IC IALLUIS</a> is not affected by this bit.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>If EL2 is implemented and enabled in the current Security state and either EL3 is not implemented or <a href="AArch64-scr_el3.html">SCR_EL3</a>.FGTEn == 1, execution of <a href="AArch64-ic-ialluis.html">IC IALLUIS</a> at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the instruction generates a higher priority exception.</p>
</td></tr></table>
            
  

          <p>In a system where the PE resets into EL2, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the HFGITR_EL2</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, HFGITR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0001</td><td>0b0001</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        return NVMem[0x1C8];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return HFGITR_EL2;
elsif PSTATE.EL == EL3 then
    return HFGITR_EL2;
              </p><h4 class="assembler">MSR HFGITR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0001</td><td>0b0001</td><td>0b110</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV&gt; == '11' then
        NVMem[0x1C8] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.FGTEn == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HFGITR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    HFGITR_EL2 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright  2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
