# Verilog logic analyzer

This is a project for the course "System On Chip Design & Experimentation".

## Description of headers

### `config.h`

This file contains general configuration parameters

### `vga.h`

This file defines the vga timing information

## Screenshot

![Screenshot](./docs/res/screenshot.jpg)