{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637062848139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637062848142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 12:40:47 2021 " "Processing started: Tue Nov 16 12:40:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637062848142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062848142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multipli -c multipli " "Command: quartus_map --read_settings_files=on --write_settings_files=off multipli -c multipli" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062848142 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062848855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637062848956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637062848956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/shiftregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/shiftregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRegister " "Found entity 1: shiftRegister" {  } { { "../Design/shiftRegister.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/shiftRegister.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637062857958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062857958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../Design/register.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637062857965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062857965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/multipli.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/multipli.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multipli " "Found entity 1: multipli" {  } { { "../Design/multipli.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/multipli.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637062857972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062857972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../Design/FSM.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637062857985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062857985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "../Design/DataPath.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637062857994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062857994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/contador.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/contador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../Design/contador.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/contador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637062858001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062858001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mrpas/onedrive/documentos/isdigi/prac/isdigi-projects/practica 2 - sum and shift based multiplier/design/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Design/adder.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637062858008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062858008 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM FSM.sv(31) " "Verilog HDL Parameter Declaration warning at FSM.sv(31): Parameter Declaration in module \"FSM\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Design/FSM.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/FSM.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1637062858009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "contador contador.sv(5) " "Verilog HDL Parameter Declaration warning at contador.sv(5): Parameter Declaration in module \"contador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Design/contador.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/contador.sv" 5 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1637062858009 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "contador contador.sv(6) " "Verilog HDL Parameter Declaration warning at contador.sv(6): Parameter Declaration in module \"contador\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../Design/contador.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/contador.sv" 6 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1637062858009 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multipli " "Elaborating entity \"multipli\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637062858055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:ControlPath " "Elaborating entity \"FSM\" for hierarchy \"FSM:ControlPath\"" {  } { { "../Design/multipli.sv" "ControlPath" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/multipli.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador FSM:ControlPath\|contador:contador " "Elaborating entity \"contador\" for hierarchy \"FSM:ControlPath\|contador:contador\"" {  } { { "../Design/FSM.sv" "contador" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/FSM.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:DataPath " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:DataPath\"" {  } { { "../Design/multipli.sv" "DataPath" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/multipli.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder DataPath:DataPath\|adder:adder " "Elaborating entity \"adder\" for hierarchy \"DataPath:DataPath\|adder:adder\"" {  } { { "../Design/DataPath.sv" "adder" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/DataPath.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858074 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adder.sv(29) " "Verilog HDL assignment warning at adder.sv(29): truncated value with size 32 to match size of target (9)" {  } { { "../Design/adder.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/adder.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637062858075 "|multipli|DataPath:DataPath|adder:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 adder.sv(31) " "Verilog HDL assignment warning at adder.sv(31): truncated value with size 32 to match size of target (9)" {  } { { "../Design/adder.sv" "" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/adder.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637062858075 "|multipli|DataPath:DataPath|adder:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DataPath:DataPath\|register:regigster_M " "Elaborating entity \"register\" for hierarchy \"DataPath:DataPath\|register:regigster_M\"" {  } { { "../Design/DataPath.sv" "regigster_M" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/DataPath.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DataPath:DataPath\|register:register_X " "Elaborating entity \"register\" for hierarchy \"DataPath:DataPath\|register:register_X\"" {  } { { "../Design/DataPath.sv" "register_X" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/DataPath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister DataPath:DataPath\|shiftRegister:shifter_HI " "Elaborating entity \"shiftRegister\" for hierarchy \"DataPath:DataPath\|shiftRegister:shifter_HI\"" {  } { { "../Design/DataPath.sv" "shifter_HI" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/DataPath.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftRegister DataPath:DataPath\|shiftRegister:shifter_LO " "Elaborating entity \"shiftRegister\" for hierarchy \"DataPath:DataPath\|shiftRegister:shifter_LO\"" {  } { { "../Design/DataPath.sv" "shifter_LO" { Text "C:/Users/mrpas/OneDrive/Documentos/ISDIGI/Prac/ISDIGI-Projects/Practica 2 - Sum and Shift Based Multiplier/Design/DataPath.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062858093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637062858735 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637062859139 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062859285 ""}
{ "Info" "ISTA_SDC_FOUND" "multipli.out.sdc " "Reading SDC File: 'multipli.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1637062859641 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1637062859655 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637062859655 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637062859655 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000        CLOCK " "   4.000        CLOCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637062859655 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062859655 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062859667 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 93 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 93 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1637062859688 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062859689 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1637062859699 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062859700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637062859843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637062859843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637062859873 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637062859873 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637062859873 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637062859873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637062859885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 12:40:59 2021 " "Processing ended: Tue Nov 16 12:40:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637062859885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637062859885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637062859885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637062859885 ""}
