{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575653962453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575653962454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 14:39:22 2019 " "Processing started: Fri Dec 06 14:39:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575653962454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575653962454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map CTL2000 -c CTL2000 --generate_functional_sim_netlist " "Command: quartus_map CTL2000 -c CTL2000 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575653962454 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575653963085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux4e/mux4e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux4e/mux4e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4E-dataflow " "Found design unit 1: MUX4E-dataflow" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963942 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4E " "Found entity 1: MUX4E" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux6e/mux6e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux6e/mux6e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6E-dataflow " "Found design unit 1: MUX6E-dataflow" {  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963957 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX6E " "Found entity 1: MUX6E" {  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-behavioral " "Found design unit 1: REG16-behavioral" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963960 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-behavioral " "Found design unit 1: REG8-behavioral" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963971 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg0/reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg0/reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG0-behavioral " "Found design unit 1: REG0-behavioral" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963976 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG0 " "Found entity 1: REG0" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/prgdata/prgdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/prgdata/prgdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prgdata-SYN " "Found design unit 1: prgdata-SYN" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963976 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRGDATA " "Found entity 1: PRGDATA" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963992 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux5e/mux5e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux5e/mux5e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5E-dataflow " "Found design unit 1: MUX5E-dataflow" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963994 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5E " "Found entity 1: MUX5E" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653963994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653963994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2e/mux2e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux2e/mux2e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2E-dataflow " "Found design unit 1: MUX2E-dataflow" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964003 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2E " "Found entity 1: MUX2E" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/memdata/memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/memdata/memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964014 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDATA " "Found entity 1: MEMDATA" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/comp/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/comp/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP-behavior " "Found design unit 1: COMP-behavior" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/add1/add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/add1/add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-dataflow " "Found design unit 1: ADD1-dataflow" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavioral " "Found design unit 1: CU-behavioral" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964037 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/gg210.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/gg210.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GG210-behavioral " "Found design unit 1: GG210-behavioral" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964037 ""} { "Info" "ISGN_ENTITY_NAME" "1 GG210 " "Found entity 1: GG210" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl2000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctl2000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTL2000-behavioral " "Found design unit 1: CTL2000-behavioral" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964054 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTL2000 " "Found entity 1: CTL2000" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_CU-behavioral " "Found design unit 1: teste_CU-behavioral" {  } { { "teste_cu.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964054 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_CU " "Found entity 1: teste_CU" {  } { { "teste_cu.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CTL2000 " "Elaborating entity \"CTL2000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575653964140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:control " "Elaborating entity \"CU\" for hierarchy \"CU:control\"" {  } { { "CTL2000.vhd" "control" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964202 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(80) " "VHDL Process Statement warning at CU.vhd(80): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964202 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(91) " "VHDL Process Statement warning at CU.vhd(91): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964202 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(93) " "VHDL Process Statement warning at CU.vhd(93): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964202 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(95) " "VHDL Process Statement warning at CU.vhd(95): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964202 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(97) " "VHDL Process Statement warning at CU.vhd(97): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964202 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(100) " "VHDL Process Statement warning at CU.vhd(100): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964202 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(102) " "VHDL Process Statement warning at CU.vhd(102): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964202 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(104) " "VHDL Process Statement warning at CU.vhd(104): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964221 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(106) " "VHDL Process Statement warning at CU.vhd(106): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964221 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(108) " "VHDL Process Statement warning at CU.vhd(108): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964221 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(110) " "VHDL Process Statement warning at CU.vhd(110): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964221 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(112) " "VHDL Process Statement warning at CU.vhd(112): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964221 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(114) " "VHDL Process Statement warning at CU.vhd(114): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964221 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(116) " "VHDL Process Statement warning at CU.vhd(116): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964221 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(118) " "VHDL Process Statement warning at CU.vhd(118): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964238 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(120) " "VHDL Process Statement warning at CU.vhd(120): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964238 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(122) " "VHDL Process Statement warning at CU.vhd(122): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964238 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(124) " "VHDL Process Statement warning at CU.vhd(124): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964238 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(126) " "VHDL Process Statement warning at CU.vhd(126): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964238 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(128) " "VHDL Process Statement warning at CU.vhd(128): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964238 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(130) " "VHDL Process Statement warning at CU.vhd(130): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964238 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(134) " "VHDL Process Statement warning at CU.vhd(134): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964254 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(135) " "VHDL Process Statement warning at CU.vhd(135): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964254 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(137) " "VHDL Process Statement warning at CU.vhd(137): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964254 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(143) " "VHDL Process Statement warning at CU.vhd(143): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964254 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(144) " "VHDL Process Statement warning at CU.vhd(144): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964254 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(146) " "VHDL Process Statement warning at CU.vhd(146): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964254 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(152) " "VHDL Process Statement warning at CU.vhd(152): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964254 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(154) " "VHDL Process Statement warning at CU.vhd(154): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964270 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(156) " "VHDL Process Statement warning at CU.vhd(156): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964270 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(162) " "VHDL Process Statement warning at CU.vhd(162): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964270 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(164) " "VHDL Process Statement warning at CU.vhd(164): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964270 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(166) " "VHDL Process Statement warning at CU.vhd(166): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964270 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(168) " "VHDL Process Statement warning at CU.vhd(168): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964270 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(170) " "VHDL Process Statement warning at CU.vhd(170): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964270 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(177) " "VHDL Process Statement warning at CU.vhd(177): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(181) " "VHDL Process Statement warning at CU.vhd(181): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(182) " "VHDL Process Statement warning at CU.vhd(182): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(184) " "VHDL Process Statement warning at CU.vhd(184): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(186) " "VHDL Process Statement warning at CU.vhd(186): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(192) " "VHDL Process Statement warning at CU.vhd(192): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(193) " "VHDL Process Statement warning at CU.vhd(193): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(198) " "VHDL Process Statement warning at CU.vhd(198): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(200) " "VHDL Process Statement warning at CU.vhd(200): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(201) " "VHDL Process Statement warning at CU.vhd(201): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(203) " "VHDL Process Statement warning at CU.vhd(203): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(205) " "VHDL Process Statement warning at CU.vhd(205): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(210) " "VHDL Process Statement warning at CU.vhd(210): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964286 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(211) " "VHDL Process Statement warning at CU.vhd(211): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(212) " "VHDL Process Statement warning at CU.vhd(212): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(218) " "VHDL Process Statement warning at CU.vhd(218): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(224) " "VHDL Process Statement warning at CU.vhd(224): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(234) " "VHDL Process Statement warning at CU.vhd(234): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(236) " "VHDL Process Statement warning at CU.vhd(236): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(239) " "VHDL Process Statement warning at CU.vhd(239): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(241) " "VHDL Process Statement warning at CU.vhd(241): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(243) " "VHDL Process Statement warning at CU.vhd(243): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(245) " "VHDL Process Statement warning at CU.vhd(245): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(250) " "VHDL Process Statement warning at CU.vhd(250): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(251) " "VHDL Process Statement warning at CU.vhd(251): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(252) " "VHDL Process Statement warning at CU.vhd(252): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(258) " "VHDL Process Statement warning at CU.vhd(258): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964301 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(264) " "VHDL Process Statement warning at CU.vhd(264): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(275) " "VHDL Process Statement warning at CU.vhd(275): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(277) " "VHDL Process Statement warning at CU.vhd(277): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(280) " "VHDL Process Statement warning at CU.vhd(280): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(282) " "VHDL Process Statement warning at CU.vhd(282): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(284) " "VHDL Process Statement warning at CU.vhd(284): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(286) " "VHDL Process Statement warning at CU.vhd(286): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(291) " "VHDL Process Statement warning at CU.vhd(291): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(292) " "VHDL Process Statement warning at CU.vhd(292): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(293) " "VHDL Process Statement warning at CU.vhd(293): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(301) " "VHDL Process Statement warning at CU.vhd(301): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(307) " "VHDL Process Statement warning at CU.vhd(307): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(317) " "VHDL Process Statement warning at CU.vhd(317): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964317 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(319) " "VHDL Process Statement warning at CU.vhd(319): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(322) " "VHDL Process Statement warning at CU.vhd(322): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(324) " "VHDL Process Statement warning at CU.vhd(324): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(326) " "VHDL Process Statement warning at CU.vhd(326): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(328) " "VHDL Process Statement warning at CU.vhd(328): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(333) " "VHDL Process Statement warning at CU.vhd(333): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(334) " "VHDL Process Statement warning at CU.vhd(334): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(335) " "VHDL Process Statement warning at CU.vhd(335): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(343) " "VHDL Process Statement warning at CU.vhd(343): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(349) " "VHDL Process Statement warning at CU.vhd(349): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964334 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(359) " "VHDL Process Statement warning at CU.vhd(359): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(361) " "VHDL Process Statement warning at CU.vhd(361): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(364) " "VHDL Process Statement warning at CU.vhd(364): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(366) " "VHDL Process Statement warning at CU.vhd(366): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(368) " "VHDL Process Statement warning at CU.vhd(368): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(370) " "VHDL Process Statement warning at CU.vhd(370): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(375) " "VHDL Process Statement warning at CU.vhd(375): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(376) " "VHDL Process Statement warning at CU.vhd(376): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(377) " "VHDL Process Statement warning at CU.vhd(377): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(385) " "VHDL Process Statement warning at CU.vhd(385): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(391) " "VHDL Process Statement warning at CU.vhd(391): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964349 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(401) " "VHDL Process Statement warning at CU.vhd(401): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(404) " "VHDL Process Statement warning at CU.vhd(404): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(405) " "VHDL Process Statement warning at CU.vhd(405): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(407) " "VHDL Process Statement warning at CU.vhd(407): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(409) " "VHDL Process Statement warning at CU.vhd(409): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(414) " "VHDL Process Statement warning at CU.vhd(414): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(415) " "VHDL Process Statement warning at CU.vhd(415): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964365 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(416) " "VHDL Process Statement warning at CU.vhd(416): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(424) " "VHDL Process Statement warning at CU.vhd(424): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(430) " "VHDL Process Statement warning at CU.vhd(430): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(440) " "VHDL Process Statement warning at CU.vhd(440): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(442) " "VHDL Process Statement warning at CU.vhd(442): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(445) " "VHDL Process Statement warning at CU.vhd(445): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(447) " "VHDL Process Statement warning at CU.vhd(447): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(449) " "VHDL Process Statement warning at CU.vhd(449): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(451) " "VHDL Process Statement warning at CU.vhd(451): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(486) " "VHDL Process Statement warning at CU.vhd(486): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(487) " "VHDL Process Statement warning at CU.vhd(487): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(489) " "VHDL Process Statement warning at CU.vhd(489): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(491) " "VHDL Process Statement warning at CU.vhd(491): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964383 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(493) " "VHDL Process Statement warning at CU.vhd(493): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 493 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964399 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(498) " "VHDL Process Statement warning at CU.vhd(498): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964399 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(503) " "VHDL Process Statement warning at CU.vhd(503): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964399 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(505) " "VHDL Process Statement warning at CU.vhd(505): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 505 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964399 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(514) " "VHDL Process Statement warning at CU.vhd(514): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964399 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(515) " "VHDL Process Statement warning at CU.vhd(515): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964399 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(519) " "VHDL Process Statement warning at CU.vhd(519): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964399 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(522) " "VHDL Process Statement warning at CU.vhd(522): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964414 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(533) " "VHDL Process Statement warning at CU.vhd(533): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964414 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(536) " "VHDL Process Statement warning at CU.vhd(536): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964414 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(539) " "VHDL Process Statement warning at CU.vhd(539): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964418 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(540) " "VHDL Process Statement warning at CU.vhd(540): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964418 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(542) " "VHDL Process Statement warning at CU.vhd(542): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964418 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(544) " "VHDL Process Statement warning at CU.vhd(544): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964419 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(550) " "VHDL Process Statement warning at CU.vhd(550): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964421 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(553) " "VHDL Process Statement warning at CU.vhd(553): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964421 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(556) " "VHDL Process Statement warning at CU.vhd(556): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964421 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(557) " "VHDL Process Statement warning at CU.vhd(557): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964421 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(559) " "VHDL Process Statement warning at CU.vhd(559): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964421 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(561) " "VHDL Process Statement warning at CU.vhd(561): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964421 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964421 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl_reset CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"ctrl_reset\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_ld CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"r1_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ld CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"R2_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ld CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"R3_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ld CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"IR_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin_ld CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"Rin_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout_ld CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"Rout_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_adr CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"mem_adr\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_ld CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"pc_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"wren\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux_pc CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"sel_mux_pc\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2_in1 CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"mux2_in1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux5 CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"sel_mux5\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964437 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e2 CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"sel_5e2\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964454 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e1 CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"sel_5e1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964454 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel CU.vhd(54) " "VHDL Process Statement warning at CU.vhd(54): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653964454 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[0\] CU.vhd(54) " "Inferred latch for \"alu_sel\[0\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[1\] CU.vhd(54) " "Inferred latch for \"alu_sel\[1\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[2\] CU.vhd(54) " "Inferred latch for \"alu_sel\[2\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[3\] CU.vhd(54) " "Inferred latch for \"alu_sel\[3\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[0\] CU.vhd(54) " "Inferred latch for \"sel_5e1\[0\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[1\] CU.vhd(54) " "Inferred latch for \"sel_5e1\[1\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[2\] CU.vhd(54) " "Inferred latch for \"sel_5e1\[2\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[0\] CU.vhd(54) " "Inferred latch for \"sel_5e2\[0\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[1\] CU.vhd(54) " "Inferred latch for \"sel_5e2\[1\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[2\] CU.vhd(54) " "Inferred latch for \"sel_5e2\[2\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[0\] CU.vhd(54) " "Inferred latch for \"sel_mux5\[0\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[1\] CU.vhd(54) " "Inferred latch for \"sel_mux5\[1\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[0\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[0\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[1\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[1\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[2\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[2\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[3\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[3\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[4\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[4\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[5\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[5\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[6\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[6\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[7\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[7\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[8\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[8\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[9\] CU.vhd(54) " "Inferred latch for \"mux2_in1\[9\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux_pc CU.vhd(54) " "Inferred latch for \"sel_mux_pc\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964470 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren CU.vhd(54) " "Inferred latch for \"wren\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_ld CU.vhd(54) " "Inferred latch for \"pc_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[0\] CU.vhd(54) " "Inferred latch for \"mem_adr\[0\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[1\] CU.vhd(54) " "Inferred latch for \"mem_adr\[1\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[2\] CU.vhd(54) " "Inferred latch for \"mem_adr\[2\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[3\] CU.vhd(54) " "Inferred latch for \"mem_adr\[3\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[4\] CU.vhd(54) " "Inferred latch for \"mem_adr\[4\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[5\] CU.vhd(54) " "Inferred latch for \"mem_adr\[5\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[6\] CU.vhd(54) " "Inferred latch for \"mem_adr\[6\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[7\] CU.vhd(54) " "Inferred latch for \"mem_adr\[7\]\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout_ld CU.vhd(54) " "Inferred latch for \"Rout_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin_ld CU.vhd(54) " "Inferred latch for \"Rin_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964485 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ld CU.vhd(54) " "Inferred latch for \"IR_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964503 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ld CU.vhd(54) " "Inferred latch for \"R3_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ld CU.vhd(54) " "Inferred latch for \"R2_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_ld CU.vhd(54) " "Inferred latch for \"r1_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reset CU.vhd(54) " "Inferred latch for \"ctrl_reset\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_shr CU.vhd(54) " "Inferred latch for \"state.exe_shr\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_shl CU.vhd(54) " "Inferred latch for \"state.exe_shl\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_not CU.vhd(54) " "Inferred latch for \"state.exe_not\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_xor CU.vhd(54) " "Inferred latch for \"state.exe_xor\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_or CU.vhd(54) " "Inferred latch for \"state.exe_or\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_and CU.vhd(54) " "Inferred latch for \"state.exe_and\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_sub CU.vhd(54) " "Inferred latch for \"state.exe_sub\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_add CU.vhd(54) " "Inferred latch for \"state.exe_add\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964505 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_rst CU.vhd(54) " "Inferred latch for \"state.exe_rst\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964521 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_nop CU.vhd(54) " "Inferred latch for \"state.exe_nop\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964521 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_jmph CU.vhd(54) " "Inferred latch for \"state.exe_jmph\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964521 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_jmpl CU.vhd(54) " "Inferred latch for \"state.exe_jmpl\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964523 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_cmp CU.vhd(54) " "Inferred latch for \"state.exe_cmp\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964524 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_cjmp CU.vhd(54) " "Inferred latch for \"state.exe_cjmp\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964524 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_goto CU.vhd(54) " "Inferred latch for \"state.exe_goto\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964524 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_movi CU.vhd(54) " "Inferred latch for \"state.exe_movi\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_ixor CU.vhd(54) " "Inferred latch for \"state.exe_ixor\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_inot CU.vhd(54) " "Inferred latch for \"state.exe_inot\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_ior CU.vhd(54) " "Inferred latch for \"state.exe_ior\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_iand CU.vhd(54) " "Inferred latch for \"state.exe_iand\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_subi CU.vhd(54) " "Inferred latch for \"state.exe_subi\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_addi CU.vhd(54) " "Inferred latch for \"state.exe_addi\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_pinout CU.vhd(54) " "Inferred latch for \"state.exe_pinout\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_pinin CU.vhd(54) " "Inferred latch for \"state.exe_pinin\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_mov CU.vhd(54) " "Inferred latch for \"state.exe_mov\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_st CU.vhd(54) " "Inferred latch for \"state.exe_st\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exe_ld CU.vhd(54) " "Inferred latch for \"state.exe_ld\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.decode CU.vhd(54) " "Inferred latch for \"state.decode\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.fetch CU.vhd(54) " "Inferred latch for \"state.fetch\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.reset CU.vhd(54) " "Inferred latch for \"state.reset\" at CU.vhd(54)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653964525 "|CTL2000|CU:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GG210 GG210:datapath " "Elaborating entity \"GG210\" for hierarchy \"GG210:datapath\"" {  } { { "CTL2000.vhd" "datapath" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC GG210:datapath\|PC:pcounter " "Elaborating entity \"PC\" for hierarchy \"GG210:datapath\|PC:pcounter\"" {  } { { "DATAPATH/GG210.vhd" "pcounter" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964604 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_ld PC.vhd(24) " "VHDL Process Statement warning at PC.vhd(24): signal \"pc_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653964604 "|CTL2000|GG210:datapath|PC:pcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRGDATA GG210:datapath\|PRGDATA:pmem " "Elaborating entity \"PRGDATA\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\"" {  } { { "DATAPATH/GG210.vhd" "pmem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PRGDATA.mif " "Parameter \"init_file\" = \"PRGDATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964739 ""}  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575653964739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g181 " "Found entity 1: altsyncram_g181" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653964854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653964854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g181 GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated " "Elaborating entity \"altsyncram_g181\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653964854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 GG210:datapath\|ADD1:ad1 " "Elaborating entity \"ADD1\" for hierarchy \"GG210:datapath\|ADD1:ad1\"" {  } { { "DATAPATH/GG210.vhd" "ad1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0 GG210:datapath\|REG0:R0 " "Elaborating entity \"REG0\" for hierarchy \"GG210:datapath\|REG0:R0\"" {  } { { "DATAPATH/GG210.vhd" "R0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 GG210:datapath\|REG8:R1 " "Elaborating entity \"REG8\" for hierarchy \"GG210:datapath\|REG8:R1\"" {  } { { "DATAPATH/GG210.vhd" "R1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967837 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG8.vhd(22) " "VHDL Process Statement warning at REG8.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653967837 "|CTL2000|GG210:datapath|REG8:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2E GG210:datapath\|MUX2E:mux2 " "Elaborating entity \"MUX2E\" for hierarchy \"GG210:datapath\|MUX2E:mux2\"" {  } { { "DATAPATH/GG210.vhd" "mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 GG210:datapath\|REG16:IR " "Elaborating entity \"REG16\" for hierarchy \"GG210:datapath\|REG16:IR\"" {  } { { "DATAPATH/GG210.vhd" "IR" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967871 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG16.vhd(22) " "VHDL Process Statement warning at REG16.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653967871 "|CTL2000|GG210:datapath|REG16:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDATA GG210:datapath\|MEMDATA:mem " "Elaborating entity \"MEMDATA\" for hierarchy \"GG210:datapath\|MEMDATA:mem\"" {  } { { "DATAPATH/GG210.vhd" "mem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653967924 ""}  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575653967924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653968050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653968050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653968066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4E GG210:datapath\|MUX4E:mux5 " "Elaborating entity \"MUX4E\" for hierarchy \"GG210:datapath\|MUX4E:mux5\"" {  } { { "DATAPATH/GG210.vhd" "mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653968077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5E GG210:datapath\|MUX5E:mux5E1 " "Elaborating entity \"MUX5E\" for hierarchy \"GG210:datapath\|MUX5E:mux5E1\"" {  } { { "DATAPATH/GG210.vhd" "mux5E1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653968087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6E GG210:datapath\|MUX6E:mux5E2 " "Elaborating entity \"MUX6E\" for hierarchy \"GG210:datapath\|MUX6E:mux5E2\"" {  } { { "DATAPATH/GG210.vhd" "mux5E2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653968087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU GG210:datapath\|ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"GG210:datapath\|ALU:ula\"" {  } { { "DATAPATH/GG210.vhd" "ula" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653968103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575653968107 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575653968107 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968109 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968109 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968109 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968109 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968110 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968110 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968110 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575653968110 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP GG210:datapath\|COMP:compa " "Elaborating entity \"COMP\" for hierarchy \"GG210:datapath\|COMP:compa\"" {  } { { "DATAPATH/GG210.vhd" "compa" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653968120 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "33 " "Inferred 33 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux0\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux1\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux2\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux3\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux3" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux4\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux4" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux5\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux6\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux6" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux7\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux7" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|ALU:ula\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|ALU:ula\|Mux8\"" {  } { { "DATAPATH/ALU/ALU.vhd" "Mux8" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux0\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux1\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux2\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux3\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux3" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux4\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux4" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux5\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux6\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux6" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX6E:mux5E2\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX6E:mux5E2\|Mux7\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "Mux7" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux0\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux1\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux2\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux3\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux3" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux4\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux4" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux5\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux6\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux6" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX5E:mux5E1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX5E:mux5E1\|Mux7\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "Mux7" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux0\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux1\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux2\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux3\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux3" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux4\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux4" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux5\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux6\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux6" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "GG210:datapath\|MUX4E:mux5\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"GG210:datapath\|MUX4E:mux5\|Mux7\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "Mux7" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653968270 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1575653968270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|ALU:ula\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"GG210:datapath\|ALU:ula\|lpm_mux:Mux0\"" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653969815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|ALU:ula\|lpm_mux:Mux0 " "Instantiated megafunction \"GG210:datapath\|ALU:ula\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653969815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653969815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653969815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653969815 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575653969815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_joc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_joc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_joc " "Found entity 1: mux_joc" {  } { { "db/mux_joc.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/mux_joc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653970087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653970087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|ALU:ula\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"GG210:datapath\|ALU:ula\|lpm_mux:Mux8\"" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653970219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|ALU:ula\|lpm_mux:Mux8 " "Instantiated megafunction \"GG210:datapath\|ALU:ula\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970219 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575653970219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|MUX6E:mux5E2\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"GG210:datapath\|MUX6E:mux5E2\|lpm_mux:Mux0\"" {  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653970367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|MUX6E:mux5E2\|lpm_mux:Mux0 " "Instantiated megafunction \"GG210:datapath\|MUX6E:mux5E2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970367 ""}  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575653970367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653970534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653970534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|MUX5E:mux5E1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"GG210:datapath\|MUX5E:mux5E1\|lpm_mux:Mux0\"" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653970637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|MUX5E:mux5E1\|lpm_mux:Mux0 " "Instantiated megafunction \"GG210:datapath\|MUX5E:mux5E1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970637 ""}  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575653970637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|MUX4E:mux5\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"GG210:datapath\|MUX4E:mux5\|lpm_mux:Mux0\"" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575653970751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|MUX4E:mux5\|lpm_mux:Mux0 " "Instantiated megafunction \"GG210:datapath\|MUX4E:mux5\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575653970751 ""}  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575653970751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575653970868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575653970868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 159 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 159 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575653971385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 14:39:31 2019 " "Processing ended: Fri Dec 06 14:39:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575653971385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575653971385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575653971385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575653971385 ""}
