---
layout: post
title: MIPS Hardware-Scheduled Pipelined Processor
categories: Projects
---
Description:

CPRE 381 semester long project simulating pipelined processor based on MIPS instruction set. Components were built and learned about in phases and individually tested at each step in creation Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua. Ut enim ad minim veniam, quis nostrud exercitation ullamco laboris nisi ut aliquip ex ea commodo consequat. Duis aute irure dolor in reprehenderit in voluptate velit esse cillum dolore eu fugiat nulla pariatur. Excepteur sint occaecat cupidatat non proident, sunt in culpa qui officia deserunt mollit anim id est laborum.



Role:
	Partnership

Skills Obtained:
	Assembly level programming, simulating components via VHDL, abstract circuity design

Resources:
	VHDL, ModelSim Software
