{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"382,-38",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"\t \t \t =============== >>>> An Example Versal Extensible Embedded Platform <<<< ===============
	\t Note: 
	\t --> SD boot mode and UART are enabled in the CIPS / PS Wizard
	\t --> Execute TCL command: launch_simulation -scripts_only ,to establish the sim_1 source set hierarchy after successful design creation",
   "commentid":"comment_0|",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sys_clk0_0 -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port CH0_DDR4_0_0 -pg 1 -lvl 5 -x 1510 -y 770 -defaultsOSRD
preplace inst CIPS_0 -pg 1 -lvl 2 -x 490 -y 260 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 4 -x 1330 -y 590 -defaultsOSRD
preplace inst clk_wizard_0 -pg 1 -lvl 1 -x 130 -y 700 -defaultsOSRD
preplace inst cips_noc -pg 1 -lvl 3 -x 990 -y 250 -defaultsOSRD
preplace inst noc_ddr4 -pg 1 -lvl 4 -x 1330 -y 770 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 490 -y 660 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x 490 -y 880 -defaultsOSRD
preplace inst icn_ctrl -pg 1 -lvl 3 -x 990 -y 570 -defaultsOSRD
preplace netloc CIPS_0_fpd_axi_noc_axi0_clk 1 2 1 780 350n
preplace netloc CIPS_0_fpd_axi_noc_axi1_clk 1 2 1 810 370n
preplace netloc CIPS_0_fpd_cci_noc_axi0_clk 1 2 1 740 270n
preplace netloc CIPS_0_fpd_cci_noc_axi1_clk 1 2 1 750 290n
preplace netloc CIPS_0_fpd_cci_noc_axi2_clk 1 2 1 760 310n
preplace netloc CIPS_0_fpd_cci_noc_axi3_clk 1 2 1 770 330n
preplace netloc CIPS_0_lpd_axi_noc_clk 1 2 1 820 390n
preplace netloc CIPS_0_pl_clk0 1 0 3 30 540 NJ 540 730
preplace netloc CIPS_0_pl_resetn1 1 0 3 40 620 230 550 720
preplace netloc CIPS_0_pmc_axi_noc_axi0_clk 1 2 1 830 410n
preplace netloc CIPS_0_pmc_axi_noc_axi1_clk 1 2 1 840 430n
preplace netloc axi_intc_0_irq 1 1 4 260 530 840J 490 NJ 490 1490
preplace netloc clk_wizard_0_clk_out1 1 1 3 240 560 800 650 1160
preplace netloc clk_wizard_0_clk_out2 1 1 1 260 720n
preplace netloc clk_wizard_0_locked 1 1 1 250 680n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 2 840 660 1170
preplace netloc CIPS_0_FPD_AXI_NOC_0 1 2 1 N 150
preplace netloc CIPS_0_FPD_AXI_NOC_1 1 2 1 N 170
preplace netloc CIPS_0_FPD_CCI_NOC_0 1 2 1 N 70
preplace netloc CIPS_0_FPD_CCI_NOC_1 1 2 1 N 90
preplace netloc CIPS_0_FPD_CCI_NOC_2 1 2 1 N 110
preplace netloc CIPS_0_FPD_CCI_NOC_3 1 2 1 N 130
preplace netloc CIPS_0_LPD_AXI_NOC_0 1 2 1 N 190
preplace netloc CIPS_0_M_AXI_GP0 1 2 1 790 50n
preplace netloc CIPS_0_PMC_NOC_AXI_0 1 2 1 N 210
preplace netloc CIPS_0_PMC_NOC_AXI_1 1 2 1 N 230
preplace netloc cips_noc_M00_INI 1 3 1 1150 240n
preplace netloc icn_ctrl_M00_AXI 1 3 1 1140 560n
preplace netloc noc_ddr4_CH0_DDR4_0 1 4 1 N 770
preplace netloc sys_clk0_0_1 1 0 4 NJ 780 NJ 780 NJ 780 NJ
preplace cgraphic comment_0 place top 0 10 textcolor 4 linecolor 3
levelinfo -pg 1 0 130 490 990 1330 1510
pagesize -pg 1 -db -bbox -sgen -120 -10 1660 980
",
   "linktoobj_comment_0":"",
   "linktotype_comment_0":"bd_design"
}
0
{
   "/comment0":"comment_0"
}