Source Block: hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@87:97@HdlIdDef

wire s_axis_write_s;
wire s_axis_ready_s;

wire m_axis_read_s;
wire m_axis_valid_s;
wire [ADDRESS_WIDTH-1:0] m_axis_level_s;

//------------------------------------------------------------------------------
// Write address counter
//------------------------------------------------------------------------------

Diff Content:
- 92 wire m_axis_valid_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@86:96
wire [ADDRESS_WIDTH:0] m_axis_waddr_reg;

wire s_axis_write_s;
wire s_axis_ready_s;

wire m_axis_read_s;
wire m_axis_valid_s;
wire [ADDRESS_WIDTH-1:0] m_axis_level_s;

//------------------------------------------------------------------------------
// Write address counter

Clone Blocks 2:
hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@88:98
wire s_axis_write_s;
wire s_axis_ready_s;

wire m_axis_read_s;
wire m_axis_valid_s;
wire [ADDRESS_WIDTH-1:0] m_axis_level_s;

//------------------------------------------------------------------------------
// Write address counter
//------------------------------------------------------------------------------


Clone Blocks 3:
hdl/library/util_axis_fifo/util_axis_fifo_address_generator.v@81:91
//------------------------------------------------------------------------------
// wires
//------------------------------------------------------------------------------

wire [ADDRESS_WIDTH:0] s_axis_raddr_reg;
wire [ADDRESS_WIDTH:0] m_axis_waddr_reg;

wire s_axis_write_s;
wire s_axis_ready_s;

wire m_axis_read_s;

