// Seed: 2914057321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input wire id_2,
    input logic id_3
);
  always begin : LABEL_0
    id_0 <= id_3;
  end
  wire id_5, id_6;
  genvar id_7;
  assign id_0 = 1 - 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_5,
      id_6,
      id_6
  );
  initial $display(1);
  genvar id_8;
endmodule
