
AMS-SW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000106f8  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002dc  08010880  08010880  00011880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010b5c  08010b5c  00012024  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010b5c  08010b5c  00011b5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010b64  08010b64  00012024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010b64  08010b64  00011b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010b68  08010b68  00011b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  08010b6c  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00012024  2**0
                  CONTENTS
 10 .bss          00000814  20000028  20000028  00012028  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000083c  2000083c  00012028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012024  2**0
                  CONTENTS, READONLY
 13 .debug_info   00040582  00000000  00000000  00012054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021c5  00000000  00000000  000525d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000085a8  00000000  00000000  000547a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000065a7  00000000  00000000  0005cd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002660f  00000000  00000000  000632ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003c05a  00000000  00000000  000898fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00120916  00000000  00000000  000c5958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001e626e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0002695c  00000000  00000000  001e62b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  0020cc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000028 	.word	0x20000028
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08010868 	.word	0x08010868

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000002c 	.word	0x2000002c
 80001c4:	08010868 	.word	0x08010868

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2uiz>:
 8000ac4:	004a      	lsls	r2, r1, #1
 8000ac6:	d211      	bcs.n	8000aec <__aeabi_d2uiz+0x28>
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d211      	bcs.n	8000af2 <__aeabi_d2uiz+0x2e>
 8000ace:	d50d      	bpl.n	8000aec <__aeabi_d2uiz+0x28>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d40e      	bmi.n	8000af8 <__aeabi_d2uiz+0x34>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d102      	bne.n	8000afe <__aeabi_d2uiz+0x3a>
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	4770      	bx	lr
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <__aeabi_uldivmod>:
 8000b04:	b953      	cbnz	r3, 8000b1c <__aeabi_uldivmod+0x18>
 8000b06:	b94a      	cbnz	r2, 8000b1c <__aeabi_uldivmod+0x18>
 8000b08:	2900      	cmp	r1, #0
 8000b0a:	bf08      	it	eq
 8000b0c:	2800      	cmpeq	r0, #0
 8000b0e:	bf1c      	itt	ne
 8000b10:	f04f 31ff 	movne.w	r1, #4294967295
 8000b14:	f04f 30ff 	movne.w	r0, #4294967295
 8000b18:	f000 b988 	b.w	8000e2c <__aeabi_idiv0>
 8000b1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b24:	f000 f806 	bl	8000b34 <__udivmoddi4>
 8000b28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b30:	b004      	add	sp, #16
 8000b32:	4770      	bx	lr

08000b34 <__udivmoddi4>:
 8000b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b38:	9d08      	ldr	r5, [sp, #32]
 8000b3a:	468e      	mov	lr, r1
 8000b3c:	4604      	mov	r4, r0
 8000b3e:	4688      	mov	r8, r1
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d14a      	bne.n	8000bda <__udivmoddi4+0xa6>
 8000b44:	428a      	cmp	r2, r1
 8000b46:	4617      	mov	r7, r2
 8000b48:	d962      	bls.n	8000c10 <__udivmoddi4+0xdc>
 8000b4a:	fab2 f682 	clz	r6, r2
 8000b4e:	b14e      	cbz	r6, 8000b64 <__udivmoddi4+0x30>
 8000b50:	f1c6 0320 	rsb	r3, r6, #32
 8000b54:	fa01 f806 	lsl.w	r8, r1, r6
 8000b58:	fa20 f303 	lsr.w	r3, r0, r3
 8000b5c:	40b7      	lsls	r7, r6
 8000b5e:	ea43 0808 	orr.w	r8, r3, r8
 8000b62:	40b4      	lsls	r4, r6
 8000b64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b68:	fa1f fc87 	uxth.w	ip, r7
 8000b6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b70:	0c23      	lsrs	r3, r4, #16
 8000b72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d909      	bls.n	8000b96 <__udivmoddi4+0x62>
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b88:	f080 80ea 	bcs.w	8000d60 <__udivmoddi4+0x22c>
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	f240 80e7 	bls.w	8000d60 <__udivmoddi4+0x22c>
 8000b92:	3902      	subs	r1, #2
 8000b94:	443b      	add	r3, r7
 8000b96:	1a9a      	subs	r2, r3, r2
 8000b98:	b2a3      	uxth	r3, r4
 8000b9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ba2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ba6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000baa:	459c      	cmp	ip, r3
 8000bac:	d909      	bls.n	8000bc2 <__udivmoddi4+0x8e>
 8000bae:	18fb      	adds	r3, r7, r3
 8000bb0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bb4:	f080 80d6 	bcs.w	8000d64 <__udivmoddi4+0x230>
 8000bb8:	459c      	cmp	ip, r3
 8000bba:	f240 80d3 	bls.w	8000d64 <__udivmoddi4+0x230>
 8000bbe:	443b      	add	r3, r7
 8000bc0:	3802      	subs	r0, #2
 8000bc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bc6:	eba3 030c 	sub.w	r3, r3, ip
 8000bca:	2100      	movs	r1, #0
 8000bcc:	b11d      	cbz	r5, 8000bd6 <__udivmoddi4+0xa2>
 8000bce:	40f3      	lsrs	r3, r6
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	d905      	bls.n	8000bea <__udivmoddi4+0xb6>
 8000bde:	b10d      	cbz	r5, 8000be4 <__udivmoddi4+0xb0>
 8000be0:	e9c5 0100 	strd	r0, r1, [r5]
 8000be4:	2100      	movs	r1, #0
 8000be6:	4608      	mov	r0, r1
 8000be8:	e7f5      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000bea:	fab3 f183 	clz	r1, r3
 8000bee:	2900      	cmp	r1, #0
 8000bf0:	d146      	bne.n	8000c80 <__udivmoddi4+0x14c>
 8000bf2:	4573      	cmp	r3, lr
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xc8>
 8000bf6:	4282      	cmp	r2, r0
 8000bf8:	f200 8105 	bhi.w	8000e06 <__udivmoddi4+0x2d2>
 8000bfc:	1a84      	subs	r4, r0, r2
 8000bfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	4690      	mov	r8, r2
 8000c06:	2d00      	cmp	r5, #0
 8000c08:	d0e5      	beq.n	8000bd6 <__udivmoddi4+0xa2>
 8000c0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000c0e:	e7e2      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000c10:	2a00      	cmp	r2, #0
 8000c12:	f000 8090 	beq.w	8000d36 <__udivmoddi4+0x202>
 8000c16:	fab2 f682 	clz	r6, r2
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	f040 80a4 	bne.w	8000d68 <__udivmoddi4+0x234>
 8000c20:	1a8a      	subs	r2, r1, r2
 8000c22:	0c03      	lsrs	r3, r0, #16
 8000c24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c28:	b280      	uxth	r0, r0
 8000c2a:	b2bc      	uxth	r4, r7
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d907      	bls.n	8000c52 <__udivmoddi4+0x11e>
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c48:	d202      	bcs.n	8000c50 <__udivmoddi4+0x11c>
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	f200 80e0 	bhi.w	8000e10 <__udivmoddi4+0x2dc>
 8000c50:	46c4      	mov	ip, r8
 8000c52:	1a9b      	subs	r3, r3, r2
 8000c54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c60:	fb02 f404 	mul.w	r4, r2, r4
 8000c64:	429c      	cmp	r4, r3
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0x144>
 8000c68:	18fb      	adds	r3, r7, r3
 8000c6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x142>
 8000c70:	429c      	cmp	r4, r3
 8000c72:	f200 80ca 	bhi.w	8000e0a <__udivmoddi4+0x2d6>
 8000c76:	4602      	mov	r2, r0
 8000c78:	1b1b      	subs	r3, r3, r4
 8000c7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c7e:	e7a5      	b.n	8000bcc <__udivmoddi4+0x98>
 8000c80:	f1c1 0620 	rsb	r6, r1, #32
 8000c84:	408b      	lsls	r3, r1
 8000c86:	fa22 f706 	lsr.w	r7, r2, r6
 8000c8a:	431f      	orrs	r7, r3
 8000c8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000c90:	fa20 f306 	lsr.w	r3, r0, r6
 8000c94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c9c:	4323      	orrs	r3, r4
 8000c9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ca2:	fa1f fc87 	uxth.w	ip, r7
 8000ca6:	fbbe f0f9 	udiv	r0, lr, r9
 8000caa:	0c1c      	lsrs	r4, r3, #16
 8000cac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cb8:	45a6      	cmp	lr, r4
 8000cba:	fa02 f201 	lsl.w	r2, r2, r1
 8000cbe:	d909      	bls.n	8000cd4 <__udivmoddi4+0x1a0>
 8000cc0:	193c      	adds	r4, r7, r4
 8000cc2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000cc6:	f080 809c 	bcs.w	8000e02 <__udivmoddi4+0x2ce>
 8000cca:	45a6      	cmp	lr, r4
 8000ccc:	f240 8099 	bls.w	8000e02 <__udivmoddi4+0x2ce>
 8000cd0:	3802      	subs	r0, #2
 8000cd2:	443c      	add	r4, r7
 8000cd4:	eba4 040e 	sub.w	r4, r4, lr
 8000cd8:	fa1f fe83 	uxth.w	lr, r3
 8000cdc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ce0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ce4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ce8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d908      	bls.n	8000d02 <__udivmoddi4+0x1ce>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cf6:	f080 8082 	bcs.w	8000dfe <__udivmoddi4+0x2ca>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	d97f      	bls.n	8000dfe <__udivmoddi4+0x2ca>
 8000cfe:	3b02      	subs	r3, #2
 8000d00:	443c      	add	r4, r7
 8000d02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d06:	eba4 040c 	sub.w	r4, r4, ip
 8000d0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d0e:	4564      	cmp	r4, ip
 8000d10:	4673      	mov	r3, lr
 8000d12:	46e1      	mov	r9, ip
 8000d14:	d362      	bcc.n	8000ddc <__udivmoddi4+0x2a8>
 8000d16:	d05f      	beq.n	8000dd8 <__udivmoddi4+0x2a4>
 8000d18:	b15d      	cbz	r5, 8000d32 <__udivmoddi4+0x1fe>
 8000d1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000d1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000d22:	fa04 f606 	lsl.w	r6, r4, r6
 8000d26:	fa22 f301 	lsr.w	r3, r2, r1
 8000d2a:	431e      	orrs	r6, r3
 8000d2c:	40cc      	lsrs	r4, r1
 8000d2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000d32:	2100      	movs	r1, #0
 8000d34:	e74f      	b.n	8000bd6 <__udivmoddi4+0xa2>
 8000d36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d3a:	0c01      	lsrs	r1, r0, #16
 8000d3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d40:	b280      	uxth	r0, r0
 8000d42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d46:	463b      	mov	r3, r7
 8000d48:	4638      	mov	r0, r7
 8000d4a:	463c      	mov	r4, r7
 8000d4c:	46b8      	mov	r8, r7
 8000d4e:	46be      	mov	lr, r7
 8000d50:	2620      	movs	r6, #32
 8000d52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d56:	eba2 0208 	sub.w	r2, r2, r8
 8000d5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d5e:	e766      	b.n	8000c2e <__udivmoddi4+0xfa>
 8000d60:	4601      	mov	r1, r0
 8000d62:	e718      	b.n	8000b96 <__udivmoddi4+0x62>
 8000d64:	4610      	mov	r0, r2
 8000d66:	e72c      	b.n	8000bc2 <__udivmoddi4+0x8e>
 8000d68:	f1c6 0220 	rsb	r2, r6, #32
 8000d6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000d70:	40b7      	lsls	r7, r6
 8000d72:	40b1      	lsls	r1, r6
 8000d74:	fa20 f202 	lsr.w	r2, r0, r2
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	430a      	orrs	r2, r1
 8000d7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d82:	b2bc      	uxth	r4, r7
 8000d84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d88:	0c11      	lsrs	r1, r2, #16
 8000d8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d8e:	fb08 f904 	mul.w	r9, r8, r4
 8000d92:	40b0      	lsls	r0, r6
 8000d94:	4589      	cmp	r9, r1
 8000d96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d9a:	b280      	uxth	r0, r0
 8000d9c:	d93e      	bls.n	8000e1c <__udivmoddi4+0x2e8>
 8000d9e:	1879      	adds	r1, r7, r1
 8000da0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000da4:	d201      	bcs.n	8000daa <__udivmoddi4+0x276>
 8000da6:	4589      	cmp	r9, r1
 8000da8:	d81f      	bhi.n	8000dea <__udivmoddi4+0x2b6>
 8000daa:	eba1 0109 	sub.w	r1, r1, r9
 8000dae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db2:	fb09 f804 	mul.w	r8, r9, r4
 8000db6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dba:	b292      	uxth	r2, r2
 8000dbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dc0:	4542      	cmp	r2, r8
 8000dc2:	d229      	bcs.n	8000e18 <__udivmoddi4+0x2e4>
 8000dc4:	18ba      	adds	r2, r7, r2
 8000dc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000dca:	d2c4      	bcs.n	8000d56 <__udivmoddi4+0x222>
 8000dcc:	4542      	cmp	r2, r8
 8000dce:	d2c2      	bcs.n	8000d56 <__udivmoddi4+0x222>
 8000dd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000dd4:	443a      	add	r2, r7
 8000dd6:	e7be      	b.n	8000d56 <__udivmoddi4+0x222>
 8000dd8:	45f0      	cmp	r8, lr
 8000dda:	d29d      	bcs.n	8000d18 <__udivmoddi4+0x1e4>
 8000ddc:	ebbe 0302 	subs.w	r3, lr, r2
 8000de0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000de4:	3801      	subs	r0, #1
 8000de6:	46e1      	mov	r9, ip
 8000de8:	e796      	b.n	8000d18 <__udivmoddi4+0x1e4>
 8000dea:	eba7 0909 	sub.w	r9, r7, r9
 8000dee:	4449      	add	r1, r9
 8000df0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000df4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df8:	fb09 f804 	mul.w	r8, r9, r4
 8000dfc:	e7db      	b.n	8000db6 <__udivmoddi4+0x282>
 8000dfe:	4673      	mov	r3, lr
 8000e00:	e77f      	b.n	8000d02 <__udivmoddi4+0x1ce>
 8000e02:	4650      	mov	r0, sl
 8000e04:	e766      	b.n	8000cd4 <__udivmoddi4+0x1a0>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e6fd      	b.n	8000c06 <__udivmoddi4+0xd2>
 8000e0a:	443b      	add	r3, r7
 8000e0c:	3a02      	subs	r2, #2
 8000e0e:	e733      	b.n	8000c78 <__udivmoddi4+0x144>
 8000e10:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e14:	443b      	add	r3, r7
 8000e16:	e71c      	b.n	8000c52 <__udivmoddi4+0x11e>
 8000e18:	4649      	mov	r1, r9
 8000e1a:	e79c      	b.n	8000d56 <__udivmoddi4+0x222>
 8000e1c:	eba1 0109 	sub.w	r1, r1, r9
 8000e20:	46c4      	mov	ip, r8
 8000e22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e26:	fb09 f804 	mul.w	r8, r9, r4
 8000e2a:	e7c4      	b.n	8000db6 <__udivmoddi4+0x282>

08000e2c <__aeabi_idiv0>:
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop

08000e30 <pec15_calc>:
 * @param len Length of the data buffer.
 * @param data Pointer to the data buffer.
 * @return Calculated PEC15 checksum.
 */
uint16_t pec15_calc(uint8_t len, uint8_t *data)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	4603      	mov	r3, r0
 8000e38:	6039      	str	r1, [r7, #0]
 8000e3a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder, addr;
  remainder = 16;
 8000e3c:	2310      	movs	r3, #16
 8000e3e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i < len; i++)
 8000e40:	2300      	movs	r3, #0
 8000e42:	737b      	strb	r3, [r7, #13]
 8000e44:	e019      	b.n	8000e7a <pec15_calc+0x4a>
    {
      addr = ((remainder >> 7) ^ data[i]) & 0xff;
 8000e46:	89fb      	ldrh	r3, [r7, #14]
 8000e48:	09db      	lsrs	r3, r3, #7
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	7b7a      	ldrb	r2, [r7, #13]
 8000e4e:	6839      	ldr	r1, [r7, #0]
 8000e50:	440a      	add	r2, r1
 8000e52:	7812      	ldrb	r2, [r2, #0]
 8000e54:	4053      	eors	r3, r2
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	817b      	strh	r3, [r7, #10]
      remainder = (remainder << 8) ^ crc15Table[addr];
 8000e5c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e60:	021b      	lsls	r3, r3, #8
 8000e62:	b21a      	sxth	r2, r3
 8000e64:	897b      	ldrh	r3, [r7, #10]
 8000e66:	490b      	ldr	r1, [pc, #44]	@ (8000e94 <pec15_calc+0x64>)
 8000e68:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000e6c:	b21b      	sxth	r3, r3
 8000e6e:	4053      	eors	r3, r2
 8000e70:	b21b      	sxth	r3, r3
 8000e72:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i < len; i++)
 8000e74:	7b7b      	ldrb	r3, [r7, #13]
 8000e76:	3301      	adds	r3, #1
 8000e78:	737b      	strb	r3, [r7, #13]
 8000e7a:	7b7a      	ldrb	r2, [r7, #13]
 8000e7c:	79fb      	ldrb	r3, [r7, #7]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d3e1      	bcc.n	8000e46 <pec15_calc+0x16>
    }
  return (remainder * 2);
 8000e82:	89fb      	ldrh	r3, [r7, #14]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	b29b      	uxth	r3, r3
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	08010880 	.word	0x08010880

08000e98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e9c:	f005 f910 	bl	80060c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea0:	f000 f8b4 	bl	800100c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea4:	f000 fb8a 	bl	80015bc <MX_GPIO_Init>
  MX_CAN1_Init();
 8000ea8:	f000 fa10 	bl	80012cc <MX_CAN1_Init>
  MX_SPI1_Init();
 8000eac:	f000 fa7a 	bl	80013a4 <MX_SPI1_Init>
  MX_CAN2_Init();
 8000eb0:	f000 fa42 	bl	8001338 <MX_CAN2_Init>
  MX_ADC1_Init();
 8000eb4:	f000 f914 	bl	80010e0 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000eb8:	f000 f964 	bl	8001184 <MX_ADC2_Init>
  MX_ADC3_Init();
 8000ebc:	f000 f9b4 	bl	8001228 <MX_ADC3_Init>
  MX_TIM1_Init();
 8000ec0:	f000 faa6 	bl	8001410 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000ec4:	f000 fb28 	bl	8001518 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  configCan1Filters();
 8000ec8:	f000 fc68 	bl	800179c <configCan1Filters>
  configCan2Filters();
 8000ecc:	f000 fc8c 	bl	80017e8 <configCan2Filters>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // set all output pins to the "safe" state
  HAL_GPIO_WritePin(MCU_STATUS_LED1_GPIO_Port, MCU_STATUS_LED1_Pin, GPIO_PIN_RESET);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2104      	movs	r1, #4
 8000ed4:	4845      	ldr	r0, [pc, #276]	@ (8000fec <main+0x154>)
 8000ed6:	f006 fa79 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MCU_STATUS_LED2_GPIO_Port, MCU_STATUS_LED2_Pin, GPIO_PIN_RESET);
 8000eda:	2200      	movs	r2, #0
 8000edc:	2108      	movs	r1, #8
 8000ede:	4843      	ldr	r0, [pc, #268]	@ (8000fec <main+0x154>)
 8000ee0:	f006 fa74 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MCU_STATUS_LED3_GPIO_Port, MCU_STATUS_LED3_Pin, GPIO_PIN_RESET);
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	2120      	movs	r1, #32
 8000ee8:	4841      	ldr	r0, [pc, #260]	@ (8000ff0 <main+0x158>)
 8000eea:	f006 fa6f 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MCU_STATUS_LED4_GPIO_Port, MCU_STATUS_LED4_Pin, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	4840      	ldr	r0, [pc, #256]	@ (8000ff4 <main+0x15c>)
 8000ef4:	f006 fa6a 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(WATCHDOG_INPUT_GPIO_Port, WATCHDOG_INPUT_Pin, GPIO_PIN_RESET);
 8000ef8:	2200      	movs	r2, #0
 8000efa:	2110      	movs	r1, #16
 8000efc:	483b      	ldr	r0, [pc, #236]	@ (8000fec <main+0x154>)
 8000efe:	f006 fa65 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(AIR_P_ENABLE_GPIO_Port, AIR_P_ENABLE_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2180      	movs	r1, #128	@ 0x80
 8000f06:	4839      	ldr	r0, [pc, #228]	@ (8000fec <main+0x154>)
 8000f08:	f006 fa60 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(AIR_N_ENABLE_GPIO_Port, AIR_N_ENABLE_Pin, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f12:	4836      	ldr	r0, [pc, #216]	@ (8000fec <main+0x154>)
 8000f14:	f006 fa5a 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PRECHARGE_ENABLE_GPIO_Port, PRECHARGE_ENABLE_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f1e:	4833      	ldr	r0, [pc, #204]	@ (8000fec <main+0x154>)
 8000f20:	f006 fa54 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(MCU_AMS_ERROR_N_GPIO_Port, MCU_AMS_ERROR_N_Pin, GPIO_PIN_SET);
 8000f24:	2201      	movs	r2, #1
 8000f26:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f2a:	4833      	ldr	r0, [pc, #204]	@ (8000ff8 <main+0x160>)
 8000f2c:	f006 fa4e 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SC_RESET_GPIO_Port, SC_RESET_Pin, GPIO_PIN_RESET);
 8000f30:	2200      	movs	r2, #0
 8000f32:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f36:	482d      	ldr	r0, [pc, #180]	@ (8000fec <main+0x154>)
 8000f38:	f006 fa48 	bl	80073cc <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    tick = HAL_GetTick();
 8000f3c:	f005 f926 	bl	800618c <HAL_GetTick>
 8000f40:	4603      	mov	r3, r0
 8000f42:	4a2e      	ldr	r2, [pc, #184]	@ (8000ffc <main+0x164>)
 8000f44:	6013      	str	r3, [r2, #0]

    voltageConversions();
 8000f46:	f000 fc95 	bl	8001874 <voltageConversions>
    HAL_Delay(3); // Wait for conversion to complete (2.3ms)
 8000f4a:	2003      	movs	r0, #3
 8000f4c:	f005 f92a 	bl	80061a4 <HAL_Delay>
    temperatureConversions();
 8000f50:	f000 fcd2 	bl	80018f8 <temperatureConversions>
    HAL_Delay(3);
 8000f54:	2003      	movs	r0, #3
 8000f56:	f005 f925 	bl	80061a4 <HAL_Delay>
    voltageReadings();
 8000f5a:	f000 fd0f 	bl	800197c <voltageReadings>
    temperatureReadings();
 8000f5e:	f000 feb5 	bl	8001ccc <temperatureReadings>

    // send voltages and temperatures, on alternate passes
    if (cellOrTemp)
 8000f62:	4b27      	ldr	r3, [pc, #156]	@ (8001000 <main+0x168>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d00f      	beq.n	8000f8a <main+0xf2>
    {
      voltageSendCan();
 8000f6a:	f001 f829 	bl	8001fc0 <voltageSendCan>
      if (++amsTxMessageCounter >= 24)
 8000f6e:	4b25      	ldr	r3, [pc, #148]	@ (8001004 <main+0x16c>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	3301      	adds	r3, #1
 8000f74:	b2da      	uxtb	r2, r3
 8000f76:	4b23      	ldr	r3, [pc, #140]	@ (8001004 <main+0x16c>)
 8000f78:	701a      	strb	r2, [r3, #0]
 8000f7a:	4b22      	ldr	r3, [pc, #136]	@ (8001004 <main+0x16c>)
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	2b17      	cmp	r3, #23
 8000f80:	d905      	bls.n	8000f8e <main+0xf6>
        amsTxMessageCounter = 0; // Reset counter after sending all messages
 8000f82:	4b20      	ldr	r3, [pc, #128]	@ (8001004 <main+0x16c>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	701a      	strb	r2, [r3, #0]
 8000f88:	e001      	b.n	8000f8e <main+0xf6>
    }
    else // Temperatures
    {
      temperatureSendCan();
 8000f8a:	f003 faff 	bl	800458c <temperatureSendCan>
    }
    cellOrTemp = !cellOrTemp; // Toggle between cells and temperatures on each pass
 8000f8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001000 <main+0x168>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	bf0c      	ite	eq
 8000f96:	2301      	moveq	r3, #1
 8000f98:	2300      	movne	r3, #0
 8000f9a:	b2db      	uxtb	r3, r3
 8000f9c:	461a      	mov	r2, r3
 8000f9e:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <main+0x168>)
 8000fa0:	701a      	strb	r2, [r3, #0]


    // TODO: Consider moving this to an interrupt if IVT messages are more frequent and FIFO overflows
    // In general IVT overflows should not matter much since we will read the latest message
    readCanMessages();
 8000fa2:	f004 f9f1 	bl	8005388 <readCanMessages>

    stepStateMachine();
 8000fa6:	f004 fba7 	bl	80056f8 <stepStateMachine>

    deltaTick = HAL_GetTick() - tick;
 8000faa:	f005 f8ef 	bl	800618c <HAL_GetTick>
 8000fae:	4602      	mov	r2, r0
 8000fb0:	4b12      	ldr	r3, [pc, #72]	@ (8000ffc <main+0x164>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	4a14      	ldr	r2, [pc, #80]	@ (8001008 <main+0x170>)
 8000fb8:	6013      	str	r3, [r2, #0]
    sendStatus();
 8000fba:	f004 fa99 	bl	80054f0 <sendStatus>

    while (HAL_GetTick() - tick < CYCLE_TIME);
 8000fbe:	bf00      	nop
 8000fc0:	f005 f8e4 	bl	800618c <HAL_GetTick>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8000ffc <main+0x164>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	1ad3      	subs	r3, r2, r3
 8000fcc:	2b31      	cmp	r3, #49	@ 0x31
 8000fce:	d9f7      	bls.n	8000fc0 <main+0x128>

    HAL_GPIO_TogglePin(WATCHDOG_INPUT_GPIO_Port, WATCHDOG_INPUT_Pin); // Toggle watchdog pin
 8000fd0:	2110      	movs	r1, #16
 8000fd2:	4806      	ldr	r0, [pc, #24]	@ (8000fec <main+0x154>)
 8000fd4:	f006 fa13 	bl	80073fe <HAL_GPIO_TogglePin>
    if (!amsTxMessageCounter) HAL_GPIO_TogglePin(MCU_STATUS_LED3_GPIO_Port, MCU_STATUS_LED3_Pin);
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001004 <main+0x16c>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d1ad      	bne.n	8000f3c <main+0xa4>
 8000fe0:	2120      	movs	r1, #32
 8000fe2:	4803      	ldr	r0, [pc, #12]	@ (8000ff0 <main+0x158>)
 8000fe4:	f006 fa0b 	bl	80073fe <HAL_GPIO_TogglePin>
    tick = HAL_GetTick();
 8000fe8:	e7a8      	b.n	8000f3c <main+0xa4>
 8000fea:	bf00      	nop
 8000fec:	40021000 	.word	0x40021000
 8000ff0:	40020800 	.word	0x40020800
 8000ff4:	40020400 	.word	0x40020400
 8000ff8:	40020c00 	.word	0x40020c00
 8000ffc:	20000820 	.word	0x20000820
 8001000:	20000802 	.word	0x20000802
 8001004:	20000801 	.word	0x20000801
 8001008:	20000824 	.word	0x20000824

0800100c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b094      	sub	sp, #80	@ 0x50
 8001010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001012:	f107 0320 	add.w	r3, r7, #32
 8001016:	2230      	movs	r2, #48	@ 0x30
 8001018:	2100      	movs	r1, #0
 800101a:	4618      	mov	r0, r3
 800101c:	f00f fbf8 	bl	8010810 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	2200      	movs	r2, #0
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	605a      	str	r2, [r3, #4]
 800102a:	609a      	str	r2, [r3, #8]
 800102c:	60da      	str	r2, [r3, #12]
 800102e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001030:	2300      	movs	r3, #0
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	4b28      	ldr	r3, [pc, #160]	@ (80010d8 <SystemClock_Config+0xcc>)
 8001036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001038:	4a27      	ldr	r2, [pc, #156]	@ (80010d8 <SystemClock_Config+0xcc>)
 800103a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800103e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001040:	4b25      	ldr	r3, [pc, #148]	@ (80010d8 <SystemClock_Config+0xcc>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001048:	60bb      	str	r3, [r7, #8]
 800104a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800104c:	2300      	movs	r3, #0
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	4b22      	ldr	r3, [pc, #136]	@ (80010dc <SystemClock_Config+0xd0>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a21      	ldr	r2, [pc, #132]	@ (80010dc <SystemClock_Config+0xd0>)
 8001056:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800105a:	6013      	str	r3, [r2, #0]
 800105c:	4b1f      	ldr	r3, [pc, #124]	@ (80010dc <SystemClock_Config+0xd0>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001068:	2302      	movs	r3, #2
 800106a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800106c:	2301      	movs	r3, #1
 800106e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001070:	2310      	movs	r3, #16
 8001072:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001074:	2302      	movs	r3, #2
 8001076:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001078:	2300      	movs	r3, #0
 800107a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800107c:	2308      	movs	r3, #8
 800107e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 8001080:	2380      	movs	r3, #128	@ 0x80
 8001082:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001084:	2302      	movs	r3, #2
 8001086:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001088:	2304      	movs	r3, #4
 800108a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108c:	f107 0320 	add.w	r3, r7, #32
 8001090:	4618      	mov	r0, r3
 8001092:	f006 f9cf 	bl	8007434 <HAL_RCC_OscConfig>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800109c:	f004 fcbe 	bl	8005a1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a0:	230f      	movs	r3, #15
 80010a2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a4:	2302      	movs	r3, #2
 80010a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010ac:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010b0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010b6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	2104      	movs	r1, #4
 80010be:	4618      	mov	r0, r3
 80010c0:	f006 fc30 	bl	8007924 <HAL_RCC_ClockConfig>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010ca:	f004 fca7 	bl	8005a1c <Error_Handler>
  }
}
 80010ce:	bf00      	nop
 80010d0:	3750      	adds	r7, #80	@ 0x50
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40007000 	.word	0x40007000

080010e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010e6:	463b      	mov	r3, r7
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010f2:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <MX_ADC1_Init+0x98>)
 80010f4:	4a21      	ldr	r2, [pc, #132]	@ (800117c <MX_ADC1_Init+0x9c>)
 80010f6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80010f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001178 <MX_ADC1_Init+0x98>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010fe:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001104:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001106:	2200      	movs	r2, #0
 8001108:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800110a:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <MX_ADC1_Init+0x98>)
 800110c:	2200      	movs	r2, #0
 800110e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001112:	2200      	movs	r2, #0
 8001114:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001118:	4b17      	ldr	r3, [pc, #92]	@ (8001178 <MX_ADC1_Init+0x98>)
 800111a:	2200      	movs	r2, #0
 800111c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800111e:	4b16      	ldr	r3, [pc, #88]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001120:	4a17      	ldr	r2, [pc, #92]	@ (8001180 <MX_ADC1_Init+0xa0>)
 8001122:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001124:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001126:	2200      	movs	r2, #0
 8001128:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800112a:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <MX_ADC1_Init+0x98>)
 800112c:	2201      	movs	r2, #1
 800112e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001132:	2200      	movs	r2, #0
 8001134:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001138:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <MX_ADC1_Init+0x98>)
 800113a:	2201      	movs	r2, #1
 800113c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800113e:	480e      	ldr	r0, [pc, #56]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001140:	f005 f854 	bl	80061ec <HAL_ADC_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800114a:	f004 fc67 	bl	8005a1c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800114e:	230a      	movs	r3, #10
 8001150:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001152:	2301      	movs	r3, #1
 8001154:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001156:	2300      	movs	r3, #0
 8001158:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800115a:	463b      	mov	r3, r7
 800115c:	4619      	mov	r1, r3
 800115e:	4806      	ldr	r0, [pc, #24]	@ (8001178 <MX_ADC1_Init+0x98>)
 8001160:	f005 f888 	bl	8006274 <HAL_ADC_ConfigChannel>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800116a:	f004 fc57 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000044 	.word	0x20000044
 800117c:	40012000 	.word	0x40012000
 8001180:	0f000001 	.word	0x0f000001

08001184 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800118a:	463b      	mov	r3, r7
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001196:	4b21      	ldr	r3, [pc, #132]	@ (800121c <MX_ADC2_Init+0x98>)
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <MX_ADC2_Init+0x9c>)
 800119a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800119c:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <MX_ADC2_Init+0x98>)
 800119e:	2200      	movs	r2, #0
 80011a0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80011a2:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <MX_ADC2_Init+0x98>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80011a8:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <MX_ADC2_Init+0x98>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80011ae:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <MX_ADC2_Init+0x98>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80011b4:	4b19      	ldr	r3, [pc, #100]	@ (800121c <MX_ADC2_Init+0x98>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011bc:	4b17      	ldr	r3, [pc, #92]	@ (800121c <MX_ADC2_Init+0x98>)
 80011be:	2200      	movs	r2, #0
 80011c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <MX_ADC2_Init+0x98>)
 80011c4:	4a17      	ldr	r2, [pc, #92]	@ (8001224 <MX_ADC2_Init+0xa0>)
 80011c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011c8:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_ADC2_Init+0x98>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80011ce:	4b13      	ldr	r3, [pc, #76]	@ (800121c <MX_ADC2_Init+0x98>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80011d4:	4b11      	ldr	r3, [pc, #68]	@ (800121c <MX_ADC2_Init+0x98>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_ADC2_Init+0x98>)
 80011de:	2201      	movs	r2, #1
 80011e0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80011e2:	480e      	ldr	r0, [pc, #56]	@ (800121c <MX_ADC2_Init+0x98>)
 80011e4:	f005 f802 	bl	80061ec <HAL_ADC_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 80011ee:	f004 fc15 	bl	8005a1c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80011f2:	230b      	movs	r3, #11
 80011f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011f6:	2301      	movs	r3, #1
 80011f8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011fe:	463b      	mov	r3, r7
 8001200:	4619      	mov	r1, r3
 8001202:	4806      	ldr	r0, [pc, #24]	@ (800121c <MX_ADC2_Init+0x98>)
 8001204:	f005 f836 	bl	8006274 <HAL_ADC_ConfigChannel>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 800120e:	f004 fc05 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001212:	bf00      	nop
 8001214:	3710      	adds	r7, #16
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	2000008c 	.word	0x2000008c
 8001220:	40012100 	.word	0x40012100
 8001224:	0f000001 	.word	0x0f000001

08001228 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800122e:	463b      	mov	r3, r7
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 800123a:	4b21      	ldr	r3, [pc, #132]	@ (80012c0 <MX_ADC3_Init+0x98>)
 800123c:	4a21      	ldr	r2, [pc, #132]	@ (80012c4 <MX_ADC3_Init+0x9c>)
 800123e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001240:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001242:	2200      	movs	r2, #0
 8001244:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001246:	4b1e      	ldr	r3, [pc, #120]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001248:	2200      	movs	r2, #0
 800124a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800124c:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <MX_ADC3_Init+0x98>)
 800124e:	2200      	movs	r2, #0
 8001250:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001252:	4b1b      	ldr	r3, [pc, #108]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001254:	2200      	movs	r2, #0
 8001256:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001258:	4b19      	ldr	r3, [pc, #100]	@ (80012c0 <MX_ADC3_Init+0x98>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001260:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001262:	2200      	movs	r2, #0
 8001264:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001266:	4b16      	ldr	r3, [pc, #88]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001268:	4a17      	ldr	r2, [pc, #92]	@ (80012c8 <MX_ADC3_Init+0xa0>)
 800126a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800126c:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <MX_ADC3_Init+0x98>)
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8001272:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001274:	2201      	movs	r2, #1
 8001276:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001278:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <MX_ADC3_Init+0x98>)
 800127a:	2200      	movs	r2, #0
 800127c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001280:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001282:	2201      	movs	r2, #1
 8001284:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001286:	480e      	ldr	r0, [pc, #56]	@ (80012c0 <MX_ADC3_Init+0x98>)
 8001288:	f004 ffb0 	bl	80061ec <HAL_ADC_Init>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_ADC3_Init+0x6e>
  {
    Error_Handler();
 8001292:	f004 fbc3 	bl	8005a1c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001296:	230d      	movs	r3, #13
 8001298:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800129a:	2301      	movs	r3, #1
 800129c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800129e:	2300      	movs	r3, #0
 80012a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80012a2:	463b      	mov	r3, r7
 80012a4:	4619      	mov	r1, r3
 80012a6:	4806      	ldr	r0, [pc, #24]	@ (80012c0 <MX_ADC3_Init+0x98>)
 80012a8:	f004 ffe4 	bl	8006274 <HAL_ADC_ConfigChannel>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 80012b2:	f004 fbb3 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	3710      	adds	r7, #16
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200000d4 	.word	0x200000d4
 80012c4:	40012200 	.word	0x40012200
 80012c8:	0f000001 	.word	0x0f000001

080012cc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80012d0:	4b17      	ldr	r3, [pc, #92]	@ (8001330 <MX_CAN1_Init+0x64>)
 80012d2:	4a18      	ldr	r2, [pc, #96]	@ (8001334 <MX_CAN1_Init+0x68>)
 80012d4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 80012d6:	4b16      	ldr	r3, [pc, #88]	@ (8001330 <MX_CAN1_Init+0x64>)
 80012d8:	2202      	movs	r2, #2
 80012da:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80012dc:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <MX_CAN1_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012e2:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <MX_CAN1_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_CAN1_Init+0x64>)
 80012ea:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80012ee:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001330 <MX_CAN1_Init+0x64>)
 80012f2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80012f6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80012f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <MX_CAN1_Init+0x64>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80012fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001330 <MX_CAN1_Init+0x64>)
 8001300:	2200      	movs	r2, #0
 8001302:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001304:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <MX_CAN1_Init+0x64>)
 8001306:	2200      	movs	r2, #0
 8001308:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800130a:	4b09      	ldr	r3, [pc, #36]	@ (8001330 <MX_CAN1_Init+0x64>)
 800130c:	2200      	movs	r2, #0
 800130e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001310:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <MX_CAN1_Init+0x64>)
 8001312:	2200      	movs	r2, #0
 8001314:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <MX_CAN1_Init+0x64>)
 8001318:	2200      	movs	r2, #0
 800131a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800131c:	4804      	ldr	r0, [pc, #16]	@ (8001330 <MX_CAN1_Init+0x64>)
 800131e:	f005 f9c7 	bl	80066b0 <HAL_CAN_Init>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001328:	f004 fb78 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	bd80      	pop	{r7, pc}
 8001330:	2000011c 	.word	0x2000011c
 8001334:	40006400 	.word	0x40006400

08001338 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 800133c:	4b17      	ldr	r3, [pc, #92]	@ (800139c <MX_CAN2_Init+0x64>)
 800133e:	4a18      	ldr	r2, [pc, #96]	@ (80013a0 <MX_CAN2_Init+0x68>)
 8001340:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 8001342:	4b16      	ldr	r3, [pc, #88]	@ (800139c <MX_CAN2_Init+0x64>)
 8001344:	2202      	movs	r2, #2
 8001346:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8001348:	4b14      	ldr	r3, [pc, #80]	@ (800139c <MX_CAN2_Init+0x64>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800134e:	4b13      	ldr	r3, [pc, #76]	@ (800139c <MX_CAN2_Init+0x64>)
 8001350:	2200      	movs	r2, #0
 8001352:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_13TQ;
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <MX_CAN2_Init+0x64>)
 8001356:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800135a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800135c:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <MX_CAN2_Init+0x64>)
 800135e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001362:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8001364:	4b0d      	ldr	r3, [pc, #52]	@ (800139c <MX_CAN2_Init+0x64>)
 8001366:	2200      	movs	r2, #0
 8001368:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800136a:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <MX_CAN2_Init+0x64>)
 800136c:	2200      	movs	r2, #0
 800136e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <MX_CAN2_Init+0x64>)
 8001372:	2200      	movs	r2, #0
 8001374:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <MX_CAN2_Init+0x64>)
 8001378:	2200      	movs	r2, #0
 800137a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800137c:	4b07      	ldr	r3, [pc, #28]	@ (800139c <MX_CAN2_Init+0x64>)
 800137e:	2200      	movs	r2, #0
 8001380:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8001382:	4b06      	ldr	r3, [pc, #24]	@ (800139c <MX_CAN2_Init+0x64>)
 8001384:	2200      	movs	r2, #0
 8001386:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8001388:	4804      	ldr	r0, [pc, #16]	@ (800139c <MX_CAN2_Init+0x64>)
 800138a:	f005 f991 	bl	80066b0 <HAL_CAN_Init>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8001394:	f004 fb42 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8001398:	bf00      	nop
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000144 	.word	0x20000144
 80013a0:	40006800 	.word	0x40006800

080013a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80013a8:	4b17      	ldr	r3, [pc, #92]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013aa:	4a18      	ldr	r2, [pc, #96]	@ (800140c <MX_SPI1_Init+0x68>)
 80013ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80013ae:	4b16      	ldr	r3, [pc, #88]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013b0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80013b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013b6:	4b14      	ldr	r3, [pc, #80]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013bc:	4b12      	ldr	r3, [pc, #72]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013be:	2200      	movs	r2, #0
 80013c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013c2:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013d8:	2200      	movs	r2, #0
 80013da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013de:	2200      	movs	r2, #0
 80013e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013e2:	4b09      	ldr	r3, [pc, #36]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013e8:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013ee:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013f0:	220a      	movs	r2, #10
 80013f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013f4:	4804      	ldr	r0, [pc, #16]	@ (8001408 <MX_SPI1_Init+0x64>)
 80013f6:	f006 fc41 	bl	8007c7c <HAL_SPI_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001400:	f004 fb0c 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	bd80      	pop	{r7, pc}
 8001408:	2000016c 	.word	0x2000016c
 800140c:	40013000 	.word	0x40013000

08001410 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b092      	sub	sp, #72	@ 0x48
 8001414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001416:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001420:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
 8001430:	615a      	str	r2, [r3, #20]
 8001432:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001434:	1d3b      	adds	r3, r7, #4
 8001436:	2220      	movs	r2, #32
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f00f f9e8 	bl	8010810 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001440:	4b33      	ldr	r3, [pc, #204]	@ (8001510 <MX_TIM1_Init+0x100>)
 8001442:	4a34      	ldr	r2, [pc, #208]	@ (8001514 <MX_TIM1_Init+0x104>)
 8001444:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001446:	4b32      	ldr	r3, [pc, #200]	@ (8001510 <MX_TIM1_Init+0x100>)
 8001448:	2200      	movs	r2, #0
 800144a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800144c:	4b30      	ldr	r3, [pc, #192]	@ (8001510 <MX_TIM1_Init+0x100>)
 800144e:	2200      	movs	r2, #0
 8001450:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001452:	4b2f      	ldr	r3, [pc, #188]	@ (8001510 <MX_TIM1_Init+0x100>)
 8001454:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001458:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800145a:	4b2d      	ldr	r3, [pc, #180]	@ (8001510 <MX_TIM1_Init+0x100>)
 800145c:	2200      	movs	r2, #0
 800145e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001460:	4b2b      	ldr	r3, [pc, #172]	@ (8001510 <MX_TIM1_Init+0x100>)
 8001462:	2200      	movs	r2, #0
 8001464:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001466:	4b2a      	ldr	r3, [pc, #168]	@ (8001510 <MX_TIM1_Init+0x100>)
 8001468:	2200      	movs	r2, #0
 800146a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800146c:	4828      	ldr	r0, [pc, #160]	@ (8001510 <MX_TIM1_Init+0x100>)
 800146e:	f007 f857 	bl	8008520 <HAL_TIM_PWM_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001478:	f004 fad0 	bl	8005a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800147c:	2300      	movs	r3, #0
 800147e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001480:	2300      	movs	r3, #0
 8001482:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001484:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001488:	4619      	mov	r1, r3
 800148a:	4821      	ldr	r0, [pc, #132]	@ (8001510 <MX_TIM1_Init+0x100>)
 800148c:	f007 fdc4 	bl	8009018 <HAL_TIMEx_MasterConfigSynchronization>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001496:	f004 fac1 	bl	8005a1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800149a:	2360      	movs	r3, #96	@ 0x60
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 800149e:	2300      	movs	r3, #0
 80014a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014a2:	2300      	movs	r3, #0
 80014a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80014a6:	2300      	movs	r3, #0
 80014a8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80014ae:	2300      	movs	r3, #0
 80014b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80014b2:	2300      	movs	r3, #0
 80014b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80014b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ba:	2208      	movs	r2, #8
 80014bc:	4619      	mov	r1, r3
 80014be:	4814      	ldr	r0, [pc, #80]	@ (8001510 <MX_TIM1_Init+0x100>)
 80014c0:	f007 f968 	bl	8008794 <HAL_TIM_PWM_ConfigChannel>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 80014ca:	f004 faa7 	bl	8005a1c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014de:	2300      	movs	r3, #0
 80014e0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014e8:	2300      	movs	r3, #0
 80014ea:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	4619      	mov	r1, r3
 80014f0:	4807      	ldr	r0, [pc, #28]	@ (8001510 <MX_TIM1_Init+0x100>)
 80014f2:	f007 fe0d 	bl	8009110 <HAL_TIMEx_ConfigBreakDeadTime>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 80014fc:	f004 fa8e 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001500:	4803      	ldr	r0, [pc, #12]	@ (8001510 <MX_TIM1_Init+0x100>)
 8001502:	f004 fcaf 	bl	8005e64 <HAL_TIM_MspPostInit>

}
 8001506:	bf00      	nop
 8001508:	3748      	adds	r7, #72	@ 0x48
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	200001c4 	.word	0x200001c4
 8001514:	40010000 	.word	0x40010000

08001518 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b086      	sub	sp, #24
 800151c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800151e:	f107 0310 	add.w	r3, r7, #16
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001528:	463b      	mov	r3, r7
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001534:	4b20      	ldr	r3, [pc, #128]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 8001536:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800153a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800153c:	4b1e      	ldr	r3, [pc, #120]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 800153e:	2200      	movs	r2, #0
 8001540:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001542:	4b1d      	ldr	r3, [pc, #116]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 8001544:	2200      	movs	r2, #0
 8001546:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001548:	4b1b      	ldr	r3, [pc, #108]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 800154a:	f04f 32ff 	mov.w	r2, #4294967295
 800154e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001550:	4b19      	ldr	r3, [pc, #100]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 8001552:	2200      	movs	r2, #0
 8001554:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001556:	4b18      	ldr	r3, [pc, #96]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 8001558:	2200      	movs	r2, #0
 800155a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800155c:	4816      	ldr	r0, [pc, #88]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 800155e:	f007 f82e 	bl	80085be <HAL_TIM_IC_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001568:	f004 fa58 	bl	8005a1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800156c:	2300      	movs	r3, #0
 800156e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	4619      	mov	r1, r3
 800157a:	480f      	ldr	r0, [pc, #60]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 800157c:	f007 fd4c 	bl	8009018 <HAL_TIMEx_MasterConfigSynchronization>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001586:	f004 fa49 	bl	8005a1c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800158a:	2300      	movs	r3, #0
 800158c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800158e:	2301      	movs	r3, #1
 8001590:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001592:	2300      	movs	r3, #0
 8001594:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800159a:	463b      	mov	r3, r7
 800159c:	2200      	movs	r2, #0
 800159e:	4619      	mov	r1, r3
 80015a0:	4805      	ldr	r0, [pc, #20]	@ (80015b8 <MX_TIM2_Init+0xa0>)
 80015a2:	f007 f85b 	bl	800865c <HAL_TIM_IC_ConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80015ac:	f004 fa36 	bl	8005a1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015b0:	bf00      	nop
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	2000020c 	.word	0x2000020c

080015bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08c      	sub	sp, #48	@ 0x30
 80015c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
 80015d0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	61bb      	str	r3, [r7, #24]
 80015d6:	4b6c      	ldr	r3, [pc, #432]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015da:	4a6b      	ldr	r2, [pc, #428]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 80015dc:	f043 0310 	orr.w	r3, r3, #16
 80015e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e2:	4b69      	ldr	r3, [pc, #420]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015e6:	f003 0310 	and.w	r3, r3, #16
 80015ea:	61bb      	str	r3, [r7, #24]
 80015ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	4b65      	ldr	r3, [pc, #404]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a64      	ldr	r2, [pc, #400]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 80015f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fe:	4b62      	ldr	r3, [pc, #392]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	4b5e      	ldr	r3, [pc, #376]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001612:	4a5d      	ldr	r2, [pc, #372]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001614:	f043 0304 	orr.w	r3, r3, #4
 8001618:	6313      	str	r3, [r2, #48]	@ 0x30
 800161a:	4b5b      	ldr	r3, [pc, #364]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800161e:	f003 0304 	and.w	r3, r3, #4
 8001622:	613b      	str	r3, [r7, #16]
 8001624:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
 800162a:	4b57      	ldr	r3, [pc, #348]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	4a56      	ldr	r2, [pc, #344]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6313      	str	r3, [r2, #48]	@ 0x30
 8001636:	4b54      	ldr	r3, [pc, #336]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	60bb      	str	r3, [r7, #8]
 8001646:	4b50      	ldr	r3, [pc, #320]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164a:	4a4f      	ldr	r2, [pc, #316]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 800164c:	f043 0302 	orr.w	r3, r3, #2
 8001650:	6313      	str	r3, [r2, #48]	@ 0x30
 8001652:	4b4d      	ldr	r3, [pc, #308]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	60bb      	str	r3, [r7, #8]
 800165c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	607b      	str	r3, [r7, #4]
 8001662:	4b49      	ldr	r3, [pc, #292]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001666:	4a48      	ldr	r2, [pc, #288]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001668:	f043 0308 	orr.w	r3, r3, #8
 800166c:	6313      	str	r3, [r2, #48]	@ 0x30
 800166e:	4b46      	ldr	r3, [pc, #280]	@ (8001788 <MX_GPIO_Init+0x1cc>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	607b      	str	r3, [r7, #4]
 8001678:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, MCU_STATUS_LED1_Pin|MCU_STATUS_LED2_Pin|WATCHDOG_INPUT_Pin|AIR_P_ENABLE_Pin
 800167a:	2200      	movs	r2, #0
 800167c:	f641 419c 	movw	r1, #7324	@ 0x1c9c
 8001680:	4842      	ldr	r0, [pc, #264]	@ (800178c <MX_GPIO_Init+0x1d0>)
 8001682:	f005 fea3 	bl	80073cc <HAL_GPIO_WritePin>
                          |PRECHARGE_ENABLE_Pin|AIR_N_ENABLE_Pin|SC_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_SSN_Pin|MCU_STATUS_LED3_Pin, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	2130      	movs	r1, #48	@ 0x30
 800168a:	4841      	ldr	r0, [pc, #260]	@ (8001790 <MX_GPIO_Init+0x1d4>)
 800168c:	f005 fe9e 	bl	80073cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_STATUS_LED4_GPIO_Port, MCU_STATUS_LED4_Pin, GPIO_PIN_RESET);
 8001690:	2200      	movs	r2, #0
 8001692:	2101      	movs	r1, #1
 8001694:	483f      	ldr	r0, [pc, #252]	@ (8001794 <MX_GPIO_Init+0x1d8>)
 8001696:	f005 fe99 	bl	80073cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MCU_AMS_ERROR_N_Pin|RST_OUT_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80016a0:	483d      	ldr	r0, [pc, #244]	@ (8001798 <MX_GPIO_Init+0x1dc>)
 80016a2:	f005 fe93 	bl	80073cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : MCU_STATUS_LED1_Pin MCU_STATUS_LED2_Pin WATCHDOG_INPUT_Pin AIR_P_ENABLE_Pin
                           PRECHARGE_ENABLE_Pin AIR_N_ENABLE_Pin SC_RESET_Pin */
  GPIO_InitStruct.Pin = MCU_STATUS_LED1_Pin|MCU_STATUS_LED2_Pin|WATCHDOG_INPUT_Pin|AIR_P_ENABLE_Pin
 80016a6:	f641 439c 	movw	r3, #7324	@ 0x1c9c
 80016aa:	61fb      	str	r3, [r7, #28]
                          |PRECHARGE_ENABLE_Pin|AIR_N_ENABLE_Pin|SC_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ac:	2301      	movs	r3, #1
 80016ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016b8:	f107 031c 	add.w	r3, r7, #28
 80016bc:	4619      	mov	r1, r3
 80016be:	4833      	ldr	r0, [pc, #204]	@ (800178c <MX_GPIO_Init+0x1d0>)
 80016c0:	f005 fcd0 	bl	8007064 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SSN_Pin MCU_STATUS_LED3_Pin */
  GPIO_InitStruct.Pin = SPI1_SSN_Pin|MCU_STATUS_LED3_Pin;
 80016c4:	2330      	movs	r3, #48	@ 0x30
 80016c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c8:	2301      	movs	r3, #1
 80016ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d4:	f107 031c 	add.w	r3, r7, #28
 80016d8:	4619      	mov	r1, r3
 80016da:	482d      	ldr	r0, [pc, #180]	@ (8001790 <MX_GPIO_Init+0x1d4>)
 80016dc:	f005 fcc2 	bl	8007064 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_STATUS_LED4_Pin */
  GPIO_InitStruct.Pin = MCU_STATUS_LED4_Pin;
 80016e0:	2301      	movs	r3, #1
 80016e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e4:	2301      	movs	r3, #1
 80016e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ec:	2300      	movs	r3, #0
 80016ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MCU_STATUS_LED4_GPIO_Port, &GPIO_InitStruct);
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	4619      	mov	r1, r3
 80016f6:	4827      	ldr	r0, [pc, #156]	@ (8001794 <MX_GPIO_Init+0x1d8>)
 80016f8:	f005 fcb4 	bl	8007064 <HAL_GPIO_Init>

  /*Configure GPIO pin : AMS_ERROR_LATCHED_Pin */
  GPIO_InitStruct.Pin = AMS_ERROR_LATCHED_Pin;
 80016fc:	2304      	movs	r3, #4
 80016fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001700:	2300      	movs	r3, #0
 8001702:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(AMS_ERROR_LATCHED_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 031c 	add.w	r3, r7, #28
 800170c:	4619      	mov	r1, r3
 800170e:	4821      	ldr	r0, [pc, #132]	@ (8001794 <MX_GPIO_Init+0x1d8>)
 8001710:	f005 fca8 	bl	8007064 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIR_N_CLOSED_Pin AIR_P_CLOSED_Pin IMD_ERROR_LATCHED_Pin */
  GPIO_InitStruct.Pin = AIR_N_CLOSED_Pin|AIR_P_CLOSED_Pin|IMD_ERROR_LATCHED_Pin;
 8001714:	f44f 4386 	mov.w	r3, #17152	@ 0x4300
 8001718:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171a:	2300      	movs	r3, #0
 800171c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	4619      	mov	r1, r3
 8001728:	4818      	ldr	r0, [pc, #96]	@ (800178c <MX_GPIO_Init+0x1d0>)
 800172a:	f005 fc9b 	bl	8007064 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_AMS_ERROR_N_Pin RST_OUT_Pin */
  GPIO_InitStruct.Pin = MCU_AMS_ERROR_N_Pin|RST_OUT_Pin;
 800172e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8001732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001734:	2301      	movs	r3, #1
 8001736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001740:	f107 031c 	add.w	r3, r7, #28
 8001744:	4619      	mov	r1, r3
 8001746:	4814      	ldr	r0, [pc, #80]	@ (8001798 <MX_GPIO_Init+0x1dc>)
 8001748:	f005 fc8c 	bl	8007064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PRECHARGE_CLOSED_SIGNAL_Pin */
  GPIO_InitStruct.Pin = PRECHARGE_CLOSED_SIGNAL_Pin;
 800174c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001750:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001752:	2300      	movs	r3, #0
 8001754:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PRECHARGE_CLOSED_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	4619      	mov	r1, r3
 8001760:	480d      	ldr	r0, [pc, #52]	@ (8001798 <MX_GPIO_Init+0x1dc>)
 8001762:	f005 fc7f 	bl	8007064 <HAL_GPIO_Init>

  /*Configure GPIO pin : SC_PROBE_Pin */
  GPIO_InitStruct.Pin = SC_PROBE_Pin;
 8001766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800176a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SC_PROBE_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 031c 	add.w	r3, r7, #28
 8001778:	4619      	mov	r1, r3
 800177a:	4805      	ldr	r0, [pc, #20]	@ (8001790 <MX_GPIO_Init+0x1d4>)
 800177c:	f005 fc72 	bl	8007064 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001780:	bf00      	nop
 8001782:	3730      	adds	r7, #48	@ 0x30
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40023800 	.word	0x40023800
 800178c:	40021000 	.word	0x40021000
 8001790:	40020800 	.word	0x40020800
 8001794:	40020400 	.word	0x40020400
 8001798:	40020c00 	.word	0x40020c00

0800179c <configCan1Filters>:

/* USER CODE BEGIN 4 */
static void configCan1Filters(void) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	@ 0x28
 80017a0:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef canFilter;

  canFilter.FilterBank = 0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	617b      	str	r3, [r7, #20]
  canFilter.FilterMode = CAN_FILTERMODE_IDLIST;
 80017a6:	2301      	movs	r3, #1
 80017a8:	61bb      	str	r3, [r7, #24]
  canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
  canFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
  canFilter.FilterActivation = ENABLE;
 80017b2:	2301      	movs	r3, #1
 80017b4:	623b      	str	r3, [r7, #32]
  canFilter.SlaveStartFilterBank = 14;
 80017b6:	230e      	movs	r3, #14
 80017b8:	627b      	str	r3, [r7, #36]	@ 0x24

  canFilter.FilterIdHigh = CAN1_DBU_STATUS_1_FRAME_ID << 5; // Shift ID to match filter format;
 80017ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80017be:	603b      	str	r3, [r7, #0]
  canFilter.FilterIdLow = CAN1_ECU_STATUS_FRAME_ID << 5;
 80017c0:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80017c4:	607b      	str	r3, [r7, #4]
  canFilter.FilterMaskIdHigh = CAN1_AMS_PARAMETERS_SET_FRAME_ID << 5;
 80017c6:	f44f 5349 	mov.w	r3, #12864	@ 0x3240
 80017ca:	60bb      	str	r3, [r7, #8]
  canFilter.FilterMaskIdLow = 0xFFFF; // Unused
 80017cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017d0:	60fb      	str	r3, [r7, #12]

  HAL_CAN_ConfigFilter(&hcan1, &canFilter);
 80017d2:	463b      	mov	r3, r7
 80017d4:	4619      	mov	r1, r3
 80017d6:	4803      	ldr	r0, [pc, #12]	@ (80017e4 <configCan1Filters+0x48>)
 80017d8:	f005 f866 	bl	80068a8 <HAL_CAN_ConfigFilter>
}
 80017dc:	bf00      	nop
 80017de:	3728      	adds	r7, #40	@ 0x28
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	2000011c 	.word	0x2000011c

080017e8 <configCan2Filters>:

static void configCan2Filters(void) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b08a      	sub	sp, #40	@ 0x28
 80017ec:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef canFilter;

  canFilter.FilterBank = 14;
 80017ee:	230e      	movs	r3, #14
 80017f0:	617b      	str	r3, [r7, #20]
  canFilter.FilterMode = CAN_FILTERMODE_IDLIST;
 80017f2:	2301      	movs	r3, #1
 80017f4:	61bb      	str	r3, [r7, #24]
  canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 80017f6:	2300      	movs	r3, #0
 80017f8:	61fb      	str	r3, [r7, #28]
  canFilter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	613b      	str	r3, [r7, #16]
  canFilter.FilterActivation = ENABLE;
 80017fe:	2301      	movs	r3, #1
 8001800:	623b      	str	r3, [r7, #32]
  canFilter.SlaveStartFilterBank = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	627b      	str	r3, [r7, #36]	@ 0x24

  canFilter.FilterBank = 0;
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]
  canFilter.FilterIdHigh = CAN2_IVT_MSG_RESULT_U2_FRAME_ID << 5; // Shift ID to match filter format
 800180a:	f24a 4360 	movw	r3, #42080	@ 0xa460
 800180e:	603b      	str	r3, [r7, #0]
  canFilter.FilterIdLow = CAN2_IVT_MSG_RESULT_U1_FRAME_ID << 5;
 8001810:	f24a 4340 	movw	r3, #42048	@ 0xa440
 8001814:	607b      	str	r3, [r7, #4]
  canFilter.FilterMaskIdHigh = CAN2_IVT_MSG_RESULT_T_FRAME_ID << 5;
 8001816:	f24a 43a0 	movw	r3, #42144	@ 0xa4a0
 800181a:	60bb      	str	r3, [r7, #8]
  canFilter.FilterMaskIdLow = CAN2_IVT_MSG_RESULT_W_FRAME_ID << 5;
 800181c:	f24a 43c0 	movw	r3, #42176	@ 0xa4c0
 8001820:	60fb      	str	r3, [r7, #12]
  if (HAL_CAN_ConfigFilter(&hcan2, &canFilter) != HAL_OK)
 8001822:	463b      	mov	r3, r7
 8001824:	4619      	mov	r1, r3
 8001826:	4812      	ldr	r0, [pc, #72]	@ (8001870 <configCan2Filters+0x88>)
 8001828:	f005 f83e 	bl	80068a8 <HAL_CAN_ConfigFilter>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <configCan2Filters+0x4e>
  {
    Error_Handler();
 8001832:	f004 f8f3 	bl	8005a1c <Error_Handler>
  }

  canFilter.FilterBank = 1;
 8001836:	2301      	movs	r3, #1
 8001838:	617b      	str	r3, [r7, #20]
  canFilter.FilterIdHigh = CAN2_IVT_MSG_RESULT_WH_FRAME_ID << 5; // Shift ID to match filter format
 800183a:	f44f 4325 	mov.w	r3, #42240	@ 0xa500
 800183e:	603b      	str	r3, [r7, #0]
  canFilter.FilterIdLow = CAN2_IVT_MSG_RESULT_I_FRAME_ID << 5;
 8001840:	f24a 4320 	movw	r3, #42016	@ 0xa420
 8001844:	607b      	str	r3, [r7, #4]
  canFilter.FilterMaskIdHigh = CAN2_IVT_MSG_RESULT_U3_FRAME_ID << 5;
 8001846:	f24a 4380 	movw	r3, #42112	@ 0xa480
 800184a:	60bb      	str	r3, [r7, #8]
  canFilter.FilterMaskIdLow = CAN2_IVT_MSG_RESULT_AS_FRAME_ID << 5;
 800184c:	f24a 43e0 	movw	r3, #42208	@ 0xa4e0
 8001850:	60fb      	str	r3, [r7, #12]
  if (HAL_CAN_ConfigFilter(&hcan2, &canFilter) != HAL_OK)
 8001852:	463b      	mov	r3, r7
 8001854:	4619      	mov	r1, r3
 8001856:	4806      	ldr	r0, [pc, #24]	@ (8001870 <configCan2Filters+0x88>)
 8001858:	f005 f826 	bl	80068a8 <HAL_CAN_ConfigFilter>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <configCan2Filters+0x7e>
  {
    Error_Handler();
 8001862:	f004 f8db 	bl	8005a1c <Error_Handler>
  }
}
 8001866:	bf00      	nop
 8001868:	3728      	adds	r7, #40	@ 0x28
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000144 	.word	0x20000144

08001874 <voltageConversions>:

static void voltageConversions(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
  command = MAKEBROADCASTCMD(ADCV(MD_NORMAL, DCP_NOT_PERMITTED, CH_ALL_CELLS));
 8001878:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <voltageConversions+0x70>)
 800187a:	2263      	movs	r2, #99	@ 0x63
 800187c:	801a      	strh	r2, [r3, #0]
  spiTxData[0] = command >> 8;
 800187e:	4b19      	ldr	r3, [pc, #100]	@ (80018e4 <voltageConversions+0x70>)
 8001880:	881b      	ldrh	r3, [r3, #0]
 8001882:	0a1b      	lsrs	r3, r3, #8
 8001884:	b29b      	uxth	r3, r3
 8001886:	b2da      	uxtb	r2, r3
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <voltageConversions+0x74>)
 800188a:	701a      	strb	r2, [r3, #0]
  spiTxData[1] = command & 0xFF;
 800188c:	4b15      	ldr	r3, [pc, #84]	@ (80018e4 <voltageConversions+0x70>)
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	4b15      	ldr	r3, [pc, #84]	@ (80018e8 <voltageConversions+0x74>)
 8001894:	705a      	strb	r2, [r3, #1]
  pec = pec15_calc(2, spiTxData);
 8001896:	4914      	ldr	r1, [pc, #80]	@ (80018e8 <voltageConversions+0x74>)
 8001898:	2002      	movs	r0, #2
 800189a:	f7ff fac9 	bl	8000e30 <pec15_calc>
 800189e:	4603      	mov	r3, r0
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <voltageConversions+0x78>)
 80018a4:	801a      	strh	r2, [r3, #0]
  spiTxData[2] = pec >> 8;
 80018a6:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <voltageConversions+0x78>)
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	0a1b      	lsrs	r3, r3, #8
 80018ac:	b29b      	uxth	r3, r3
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	4b0d      	ldr	r3, [pc, #52]	@ (80018e8 <voltageConversions+0x74>)
 80018b2:	709a      	strb	r2, [r3, #2]
  spiTxData[3] = pec & 0xFF;
 80018b4:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <voltageConversions+0x78>)
 80018b6:	881b      	ldrh	r3, [r3, #0]
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	4b0b      	ldr	r3, [pc, #44]	@ (80018e8 <voltageConversions+0x74>)
 80018bc:	70da      	strb	r2, [r3, #3]
  HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_RESET);
 80018be:	2200      	movs	r2, #0
 80018c0:	2110      	movs	r1, #16
 80018c2:	480b      	ldr	r0, [pc, #44]	@ (80018f0 <voltageConversions+0x7c>)
 80018c4:	f005 fd82 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, spiTxData, 4, HAL_MAX_DELAY);
 80018c8:	f04f 33ff 	mov.w	r3, #4294967295
 80018cc:	2204      	movs	r2, #4
 80018ce:	4906      	ldr	r1, [pc, #24]	@ (80018e8 <voltageConversions+0x74>)
 80018d0:	4808      	ldr	r0, [pc, #32]	@ (80018f4 <voltageConversions+0x80>)
 80018d2:	f006 fa5c 	bl	8007d8e <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_SET);
 80018d6:	2201      	movs	r2, #1
 80018d8:	2110      	movs	r1, #16
 80018da:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <voltageConversions+0x7c>)
 80018dc:	f005 fd76 	bl	80073cc <HAL_GPIO_WritePin>
}
 80018e0:	bf00      	nop
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	20000816 	.word	0x20000816
 80018e8:	20000804 	.word	0x20000804
 80018ec:	20000818 	.word	0x20000818
 80018f0:	40020800 	.word	0x40020800
 80018f4:	2000016c 	.word	0x2000016c

080018f8 <temperatureConversions>:

static void temperatureConversions(void)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
  command = MAKEBROADCASTCMD(ADAX(MD_NORMAL, CH_ALL_CELLS));
 80018fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001968 <temperatureConversions+0x70>)
 80018fe:	2265      	movs	r2, #101	@ 0x65
 8001900:	801a      	strh	r2, [r3, #0]
  spiTxData[0] = command >> 8;
 8001902:	4b19      	ldr	r3, [pc, #100]	@ (8001968 <temperatureConversions+0x70>)
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	0a1b      	lsrs	r3, r3, #8
 8001908:	b29b      	uxth	r3, r3
 800190a:	b2da      	uxtb	r2, r3
 800190c:	4b17      	ldr	r3, [pc, #92]	@ (800196c <temperatureConversions+0x74>)
 800190e:	701a      	strb	r2, [r3, #0]
  spiTxData[1] = command & 0xFF;
 8001910:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <temperatureConversions+0x70>)
 8001912:	881b      	ldrh	r3, [r3, #0]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	4b15      	ldr	r3, [pc, #84]	@ (800196c <temperatureConversions+0x74>)
 8001918:	705a      	strb	r2, [r3, #1]
  pec = pec15_calc(2, spiTxData);
 800191a:	4914      	ldr	r1, [pc, #80]	@ (800196c <temperatureConversions+0x74>)
 800191c:	2002      	movs	r0, #2
 800191e:	f7ff fa87 	bl	8000e30 <pec15_calc>
 8001922:	4603      	mov	r3, r0
 8001924:	461a      	mov	r2, r3
 8001926:	4b12      	ldr	r3, [pc, #72]	@ (8001970 <temperatureConversions+0x78>)
 8001928:	801a      	strh	r2, [r3, #0]
  spiTxData[2] = pec >> 8;
 800192a:	4b11      	ldr	r3, [pc, #68]	@ (8001970 <temperatureConversions+0x78>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	0a1b      	lsrs	r3, r3, #8
 8001930:	b29b      	uxth	r3, r3
 8001932:	b2da      	uxtb	r2, r3
 8001934:	4b0d      	ldr	r3, [pc, #52]	@ (800196c <temperatureConversions+0x74>)
 8001936:	709a      	strb	r2, [r3, #2]
  spiTxData[3] = pec & 0xFF;
 8001938:	4b0d      	ldr	r3, [pc, #52]	@ (8001970 <temperatureConversions+0x78>)
 800193a:	881b      	ldrh	r3, [r3, #0]
 800193c:	b2da      	uxtb	r2, r3
 800193e:	4b0b      	ldr	r3, [pc, #44]	@ (800196c <temperatureConversions+0x74>)
 8001940:	70da      	strb	r2, [r3, #3]
  HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	2110      	movs	r1, #16
 8001946:	480b      	ldr	r0, [pc, #44]	@ (8001974 <temperatureConversions+0x7c>)
 8001948:	f005 fd40 	bl	80073cc <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1, spiTxData, 4, HAL_MAX_DELAY);
 800194c:	f04f 33ff 	mov.w	r3, #4294967295
 8001950:	2204      	movs	r2, #4
 8001952:	4906      	ldr	r1, [pc, #24]	@ (800196c <temperatureConversions+0x74>)
 8001954:	4808      	ldr	r0, [pc, #32]	@ (8001978 <temperatureConversions+0x80>)
 8001956:	f006 fa1a 	bl	8007d8e <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_SET);
 800195a:	2201      	movs	r2, #1
 800195c:	2110      	movs	r1, #16
 800195e:	4805      	ldr	r0, [pc, #20]	@ (8001974 <temperatureConversions+0x7c>)
 8001960:	f005 fd34 	bl	80073cc <HAL_GPIO_WritePin>
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000816 	.word	0x20000816
 800196c:	20000804 	.word	0x20000804
 8001970:	20000818 	.word	0x20000818
 8001974:	40020800 	.word	0x40020800
 8001978:	2000016c 	.word	0x2000016c

0800197c <voltageReadings>:

static void voltageReadings(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af02      	add	r7, sp, #8
  for (uint8_t i = 0; i < 12; i++) // foreach slave (12)
 8001982:	2300      	movs	r3, #0
 8001984:	71fb      	strb	r3, [r7, #7]
 8001986:	e192      	b.n	8001cae <voltageReadings+0x332>
  {
    for (uint8_t j = 0; j < 4; j++) // foreach register (4 registers per slave)
 8001988:	2300      	movs	r3, #0
 800198a:	71bb      	strb	r3, [r7, #6]
 800198c:	e188      	b.n	8001ca0 <voltageReadings+0x324>
    {
      switch (j)
 800198e:	79bb      	ldrb	r3, [r7, #6]
 8001990:	2b03      	cmp	r3, #3
 8001992:	d84b      	bhi.n	8001a2c <voltageReadings+0xb0>
 8001994:	a201      	add	r2, pc, #4	@ (adr r2, 800199c <voltageReadings+0x20>)
 8001996:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800199a:	bf00      	nop
 800199c:	080019ad 	.word	0x080019ad
 80019a0:	080019cd 	.word	0x080019cd
 80019a4:	080019ed 	.word	0x080019ed
 80019a8:	08001a0d 	.word	0x08001a0d
      {
      case 0: // Cell voltages
        command = MAKEADDRCMD(i, RDCVA);
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	b21b      	sxth	r3, r3
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019be:	f043 0304 	orr.w	r3, r3, #4
 80019c2:	b21b      	sxth	r3, r3
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	4b99      	ldr	r3, [pc, #612]	@ (8001c2c <voltageReadings+0x2b0>)
 80019c8:	801a      	strh	r2, [r3, #0]
        break;
 80019ca:	e02f      	b.n	8001a2c <voltageReadings+0xb0>
      case 1: // Cell voltages
        command = MAKEADDRCMD(i, RDCVB);
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	b21b      	sxth	r3, r3
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	b21b      	sxth	r3, r3
 80019d4:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80019d8:	b21b      	sxth	r3, r3
 80019da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019de:	f043 0306 	orr.w	r3, r3, #6
 80019e2:	b21b      	sxth	r3, r3
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	4b91      	ldr	r3, [pc, #580]	@ (8001c2c <voltageReadings+0x2b0>)
 80019e8:	801a      	strh	r2, [r3, #0]
        break;
 80019ea:	e01f      	b.n	8001a2c <voltageReadings+0xb0>
      case 2: // Cell voltages
        command = MAKEADDRCMD(i, RDCVC);
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	b21b      	sxth	r3, r3
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	b21b      	sxth	r3, r3
 80019f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80019f8:	b21b      	sxth	r3, r3
 80019fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019fe:	f043 0308 	orr.w	r3, r3, #8
 8001a02:	b21b      	sxth	r3, r3
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	4b89      	ldr	r3, [pc, #548]	@ (8001c2c <voltageReadings+0x2b0>)
 8001a08:	801a      	strh	r2, [r3, #0]
        break;
 8001a0a:	e00f      	b.n	8001a2c <voltageReadings+0xb0>
      case 3: // Cell voltages
        command = MAKEADDRCMD(i, RDCVD);
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	b21b      	sxth	r3, r3
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	b21b      	sxth	r3, r3
 8001a14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a18:	b21b      	sxth	r3, r3
 8001a1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a1e:	f043 030a 	orr.w	r3, r3, #10
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	4b81      	ldr	r3, [pc, #516]	@ (8001c2c <voltageReadings+0x2b0>)
 8001a28:	801a      	strh	r2, [r3, #0]
        break;
 8001a2a:	bf00      	nop
      }
      spiTxData[0] = command >> 8;
 8001a2c:	4b7f      	ldr	r3, [pc, #508]	@ (8001c2c <voltageReadings+0x2b0>)
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4b7e      	ldr	r3, [pc, #504]	@ (8001c30 <voltageReadings+0x2b4>)
 8001a38:	701a      	strb	r2, [r3, #0]
      spiTxData[1] = command & 0xFF;
 8001a3a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c2c <voltageReadings+0x2b0>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	b2da      	uxtb	r2, r3
 8001a40:	4b7b      	ldr	r3, [pc, #492]	@ (8001c30 <voltageReadings+0x2b4>)
 8001a42:	705a      	strb	r2, [r3, #1]
      pec = pec15_calc(2, spiTxData);
 8001a44:	497a      	ldr	r1, [pc, #488]	@ (8001c30 <voltageReadings+0x2b4>)
 8001a46:	2002      	movs	r0, #2
 8001a48:	f7ff f9f2 	bl	8000e30 <pec15_calc>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	461a      	mov	r2, r3
 8001a50:	4b78      	ldr	r3, [pc, #480]	@ (8001c34 <voltageReadings+0x2b8>)
 8001a52:	801a      	strh	r2, [r3, #0]
      spiTxData[2] = pec >> 8;
 8001a54:	4b77      	ldr	r3, [pc, #476]	@ (8001c34 <voltageReadings+0x2b8>)
 8001a56:	881b      	ldrh	r3, [r3, #0]
 8001a58:	0a1b      	lsrs	r3, r3, #8
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	4b74      	ldr	r3, [pc, #464]	@ (8001c30 <voltageReadings+0x2b4>)
 8001a60:	709a      	strb	r2, [r3, #2]
      spiTxData[3] = pec & 0xFF;
 8001a62:	4b74      	ldr	r3, [pc, #464]	@ (8001c34 <voltageReadings+0x2b8>)
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	4b71      	ldr	r3, [pc, #452]	@ (8001c30 <voltageReadings+0x2b4>)
 8001a6a:	70da      	strb	r2, [r3, #3]
      HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_RESET);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2110      	movs	r1, #16
 8001a70:	4871      	ldr	r0, [pc, #452]	@ (8001c38 <voltageReadings+0x2bc>)
 8001a72:	f005 fcab 	bl	80073cc <HAL_GPIO_WritePin>
      HAL_SPI_TransmitReceive(&hspi1, spiTxData, spiRxData, 4+8, HAL_MAX_DELAY);
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	230c      	movs	r3, #12
 8001a7e:	4a6f      	ldr	r2, [pc, #444]	@ (8001c3c <voltageReadings+0x2c0>)
 8001a80:	496b      	ldr	r1, [pc, #428]	@ (8001c30 <voltageReadings+0x2b4>)
 8001a82:	486f      	ldr	r0, [pc, #444]	@ (8001c40 <voltageReadings+0x2c4>)
 8001a84:	f006 fac7 	bl	8008016 <HAL_SPI_TransmitReceive>
      HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_SET);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2110      	movs	r1, #16
 8001a8c:	486a      	ldr	r0, [pc, #424]	@ (8001c38 <voltageReadings+0x2bc>)
 8001a8e:	f005 fc9d 	bl	80073cc <HAL_GPIO_WritePin>
      // check PEC
      pec = (0xFF00 & (spiRxData[6] << 8)) | (0xFF & spiRxData[7]);
 8001a92:	4b6a      	ldr	r3, [pc, #424]	@ (8001c3c <voltageReadings+0x2c0>)
 8001a94:	799b      	ldrb	r3, [r3, #6]
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	021b      	lsls	r3, r3, #8
 8001a9a:	b21a      	sxth	r2, r3
 8001a9c:	4b67      	ldr	r3, [pc, #412]	@ (8001c3c <voltageReadings+0x2c0>)
 8001a9e:	79db      	ldrb	r3, [r3, #7]
 8001aa0:	b21b      	sxth	r3, r3
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	b21b      	sxth	r3, r3
 8001aa6:	b29a      	uxth	r2, r3
 8001aa8:	4b62      	ldr	r3, [pc, #392]	@ (8001c34 <voltageReadings+0x2b8>)
 8001aaa:	801a      	strh	r2, [r3, #0]
      if (pec != pec15_calc(6, spiRxData))
 8001aac:	4963      	ldr	r1, [pc, #396]	@ (8001c3c <voltageReadings+0x2c0>)
 8001aae:	2006      	movs	r0, #6
 8001ab0:	f7ff f9be 	bl	8000e30 <pec15_calc>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	4b5e      	ldr	r3, [pc, #376]	@ (8001c34 <voltageReadings+0x2b8>)
 8001aba:	881b      	ldrh	r3, [r3, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d023      	beq.n	8001b08 <voltageReadings+0x18c>
      {
        spiErrorCounter[i]++;
 8001ac0:	79fb      	ldrb	r3, [r7, #7]
 8001ac2:	4a60      	ldr	r2, [pc, #384]	@ (8001c44 <voltageReadings+0x2c8>)
 8001ac4:	5cd2      	ldrb	r2, [r2, r3]
 8001ac6:	3201      	adds	r2, #1
 8001ac8:	b2d1      	uxtb	r1, r2
 8001aca:	4a5e      	ldr	r2, [pc, #376]	@ (8001c44 <voltageReadings+0x2c8>)
 8001acc:	54d1      	strb	r1, [r2, r3]
        if (spiErrorCounter[i] >= SPI_ERROR_COUNT_THRESHOLD)
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	4a5c      	ldr	r2, [pc, #368]	@ (8001c44 <voltageReadings+0x2c8>)
 8001ad2:	5cd3      	ldrb	r3, [r2, r3]
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d902      	bls.n	8001ade <voltageReadings+0x162>
        {
          spiError = 1; // Set SPI error
 8001ad8:	4b5b      	ldr	r3, [pc, #364]	@ (8001c48 <voltageReadings+0x2cc>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	701a      	strb	r2, [r3, #0]
        }
        for (uint8_t k = 0; k < 4; k++)
 8001ade:	2300      	movs	r3, #0
 8001ae0:	717b      	strb	r3, [r7, #5]
 8001ae2:	e00d      	b.n	8001b00 <voltageReadings+0x184>
        {
          rawVoltages[cellBaseNum[i] + k] = 0xFFFF; // Set to invalid value]
 8001ae4:	79fb      	ldrb	r3, [r7, #7]
 8001ae6:	4a59      	ldr	r2, [pc, #356]	@ (8001c4c <voltageReadings+0x2d0>)
 8001ae8:	5cd3      	ldrb	r3, [r2, r3]
 8001aea:	461a      	mov	r2, r3
 8001aec:	797b      	ldrb	r3, [r7, #5]
 8001aee:	4413      	add	r3, r2
 8001af0:	4a57      	ldr	r2, [pc, #348]	@ (8001c50 <voltageReadings+0x2d4>)
 8001af2:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001af6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t k = 0; k < 4; k++)
 8001afa:	797b      	ldrb	r3, [r7, #5]
 8001afc:	3301      	adds	r3, #1
 8001afe:	717b      	strb	r3, [r7, #5]
 8001b00:	797b      	ldrb	r3, [r7, #5]
 8001b02:	2b03      	cmp	r3, #3
 8001b04:	d9ee      	bls.n	8001ae4 <voltageReadings+0x168>
 8001b06:	e0c8      	b.n	8001c9a <voltageReadings+0x31e>
        }
      }
      else
      {
        spiErrorCounter[i] = 0; // Reset error counter
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	4a4e      	ldr	r2, [pc, #312]	@ (8001c44 <voltageReadings+0x2c8>)
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	54d1      	strb	r1, [r2, r3]

        // check how many cells we should read from this register
        if (j == 4) // Last register
 8001b10:	79bb      	ldrb	r3, [r7, #6]
 8001b12:	2b04      	cmp	r3, #4
 8001b14:	d10c      	bne.n	8001b30 <voltageReadings+0x1b4>
        {
          if (nrOfCells[i] == 10) // Last register and 10 cells
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	4a4e      	ldr	r2, [pc, #312]	@ (8001c54 <voltageReadings+0x2d8>)
 8001b1a:	5cd3      	ldrb	r3, [r2, r3]
 8001b1c:	2b0a      	cmp	r3, #10
 8001b1e:	d103      	bne.n	8001b28 <voltageReadings+0x1ac>
          {
            voltagesPerRegister = 1;
 8001b20:	4b4d      	ldr	r3, [pc, #308]	@ (8001c58 <voltageReadings+0x2dc>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
 8001b26:	e006      	b.n	8001b36 <voltageReadings+0x1ba>
          }
          else // Last register and 11 cells
          {
            voltagesPerRegister = 2;
 8001b28:	4b4b      	ldr	r3, [pc, #300]	@ (8001c58 <voltageReadings+0x2dc>)
 8001b2a:	2202      	movs	r2, #2
 8001b2c:	701a      	strb	r2, [r3, #0]
 8001b2e:	e002      	b.n	8001b36 <voltageReadings+0x1ba>
          }
        }
        else // Not last register
        {
          voltagesPerRegister = 3;
 8001b30:	4b49      	ldr	r3, [pc, #292]	@ (8001c58 <voltageReadings+0x2dc>)
 8001b32:	2203      	movs	r2, #3
 8001b34:	701a      	strb	r2, [r3, #0]
        }

        for (uint8_t k = 0; k < voltagesPerRegister; k++) // foreach cell (in a register)
 8001b36:	2300      	movs	r3, #0
 8001b38:	713b      	strb	r3, [r7, #4]
 8001b3a:	e0a8      	b.n	8001c8e <voltageReadings+0x312>
        {
          rawVoltage = (spiRxData[2 * k + 1] << 8) | spiRxData[2*k];
 8001b3c:	793b      	ldrb	r3, [r7, #4]
 8001b3e:	005b      	lsls	r3, r3, #1
 8001b40:	3301      	adds	r3, #1
 8001b42:	4a3e      	ldr	r2, [pc, #248]	@ (8001c3c <voltageReadings+0x2c0>)
 8001b44:	5cd3      	ldrb	r3, [r2, r3]
 8001b46:	b21b      	sxth	r3, r3
 8001b48:	021b      	lsls	r3, r3, #8
 8001b4a:	b21a      	sxth	r2, r3
 8001b4c:	793b      	ldrb	r3, [r7, #4]
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	493a      	ldr	r1, [pc, #232]	@ (8001c3c <voltageReadings+0x2c0>)
 8001b52:	5ccb      	ldrb	r3, [r1, r3]
 8001b54:	b21b      	sxth	r3, r3
 8001b56:	4313      	orrs	r3, r2
 8001b58:	b21b      	sxth	r3, r3
 8001b5a:	b29a      	uxth	r2, r3
 8001b5c:	4b3f      	ldr	r3, [pc, #252]	@ (8001c5c <voltageReadings+0x2e0>)
 8001b5e:	801a      	strh	r2, [r3, #0]
          rawVoltages[cellBaseNum[i] + j * 4 + k] = rawVoltage;
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	4a3a      	ldr	r2, [pc, #232]	@ (8001c4c <voltageReadings+0x2d0>)
 8001b64:	5cd3      	ldrb	r3, [r2, r3]
 8001b66:	461a      	mov	r2, r3
 8001b68:	79bb      	ldrb	r3, [r7, #6]
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	441a      	add	r2, r3
 8001b6e:	793b      	ldrb	r3, [r7, #4]
 8001b70:	4413      	add	r3, r2
 8001b72:	4a3a      	ldr	r2, [pc, #232]	@ (8001c5c <voltageReadings+0x2e0>)
 8001b74:	8811      	ldrh	r1, [r2, #0]
 8001b76:	4a36      	ldr	r2, [pc, #216]	@ (8001c50 <voltageReadings+0x2d4>)
 8001b78:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

          // Check for OVP and UVP
          if (rawVoltage > OVP)
 8001b7c:	4b37      	ldr	r3, [pc, #220]	@ (8001c5c <voltageReadings+0x2e0>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	f649 4240 	movw	r2, #40000	@ 0x9c40
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d91f      	bls.n	8001bc8 <voltageReadings+0x24c>
          {
            ovpCounter[cellBaseNum[i] + j * 4 + k]++;
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	4a30      	ldr	r2, [pc, #192]	@ (8001c4c <voltageReadings+0x2d0>)
 8001b8c:	5cd3      	ldrb	r3, [r2, r3]
 8001b8e:	461a      	mov	r2, r3
 8001b90:	79bb      	ldrb	r3, [r7, #6]
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	441a      	add	r2, r3
 8001b96:	793b      	ldrb	r3, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	4a31      	ldr	r2, [pc, #196]	@ (8001c60 <voltageReadings+0x2e4>)
 8001b9c:	5cd2      	ldrb	r2, [r2, r3]
 8001b9e:	3201      	adds	r2, #1
 8001ba0:	b2d1      	uxtb	r1, r2
 8001ba2:	4a2f      	ldr	r2, [pc, #188]	@ (8001c60 <voltageReadings+0x2e4>)
 8001ba4:	54d1      	strb	r1, [r2, r3]
            if (ovpCounter[cellBaseNum[i] + j * 4 + k] >= OVP_COUNT_THRESHOLD)
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	4a28      	ldr	r2, [pc, #160]	@ (8001c4c <voltageReadings+0x2d0>)
 8001baa:	5cd3      	ldrb	r3, [r2, r3]
 8001bac:	461a      	mov	r2, r3
 8001bae:	79bb      	ldrb	r3, [r7, #6]
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	441a      	add	r2, r3
 8001bb4:	793b      	ldrb	r3, [r7, #4]
 8001bb6:	4413      	add	r3, r2
 8001bb8:	4a29      	ldr	r2, [pc, #164]	@ (8001c60 <voltageReadings+0x2e4>)
 8001bba:	5cd3      	ldrb	r3, [r2, r3]
 8001bbc:	2b09      	cmp	r3, #9
 8001bbe:	d90f      	bls.n	8001be0 <voltageReadings+0x264>
            {
              ovpError = 1; // Set OVP error
 8001bc0:	4b28      	ldr	r3, [pc, #160]	@ (8001c64 <voltageReadings+0x2e8>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	701a      	strb	r2, [r3, #0]
 8001bc6:	e00b      	b.n	8001be0 <voltageReadings+0x264>
            }
          }
          else
          {
            ovpCounter[cellBaseNum[i] + j * 4 + k] = 0; // Reset counter
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	4a20      	ldr	r2, [pc, #128]	@ (8001c4c <voltageReadings+0x2d0>)
 8001bcc:	5cd3      	ldrb	r3, [r2, r3]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	79bb      	ldrb	r3, [r7, #6]
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	441a      	add	r2, r3
 8001bd6:	793b      	ldrb	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	4a21      	ldr	r2, [pc, #132]	@ (8001c60 <voltageReadings+0x2e4>)
 8001bdc:	2100      	movs	r1, #0
 8001bde:	54d1      	strb	r1, [r2, r3]
          }

          if (rawVoltage < UVP)
 8001be0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c5c <voltageReadings+0x2e0>)
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	f246 12a7 	movw	r2, #24999	@ 0x61a7
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d841      	bhi.n	8001c70 <voltageReadings+0x2f4>
          {
            uvpCounter[cellBaseNum[i] + j * 4 + k]++;
 8001bec:	79fb      	ldrb	r3, [r7, #7]
 8001bee:	4a17      	ldr	r2, [pc, #92]	@ (8001c4c <voltageReadings+0x2d0>)
 8001bf0:	5cd3      	ldrb	r3, [r2, r3]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	79bb      	ldrb	r3, [r7, #6]
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	441a      	add	r2, r3
 8001bfa:	793b      	ldrb	r3, [r7, #4]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a1a      	ldr	r2, [pc, #104]	@ (8001c68 <voltageReadings+0x2ec>)
 8001c00:	5cd2      	ldrb	r2, [r2, r3]
 8001c02:	3201      	adds	r2, #1
 8001c04:	b2d1      	uxtb	r1, r2
 8001c06:	4a18      	ldr	r2, [pc, #96]	@ (8001c68 <voltageReadings+0x2ec>)
 8001c08:	54d1      	strb	r1, [r2, r3]
            if (uvpCounter[cellBaseNum[i] + j * 4 + k] >= UVP_COUNT_THRESHOLD)
 8001c0a:	79fb      	ldrb	r3, [r7, #7]
 8001c0c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c4c <voltageReadings+0x2d0>)
 8001c0e:	5cd3      	ldrb	r3, [r2, r3]
 8001c10:	461a      	mov	r2, r3
 8001c12:	79bb      	ldrb	r3, [r7, #6]
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	441a      	add	r2, r3
 8001c18:	793b      	ldrb	r3, [r7, #4]
 8001c1a:	4413      	add	r3, r2
 8001c1c:	4a12      	ldr	r2, [pc, #72]	@ (8001c68 <voltageReadings+0x2ec>)
 8001c1e:	5cd3      	ldrb	r3, [r2, r3]
 8001c20:	2b09      	cmp	r3, #9
 8001c22:	d931      	bls.n	8001c88 <voltageReadings+0x30c>
            {
              uvpError = 1; // Set UVP error
 8001c24:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <voltageReadings+0x2f0>)
 8001c26:	2201      	movs	r2, #1
 8001c28:	701a      	strb	r2, [r3, #0]
 8001c2a:	e02d      	b.n	8001c88 <voltageReadings+0x30c>
 8001c2c:	20000816 	.word	0x20000816
 8001c30:	20000804 	.word	0x20000804
 8001c34:	20000818 	.word	0x20000818
 8001c38:	40020800 	.word	0x40020800
 8001c3c:	2000080c 	.word	0x2000080c
 8001c40:	2000016c 	.word	0x2000016c
 8001c44:	200007f4 	.word	0x200007f4
 8001c48:	20000800 	.word	0x20000800
 8001c4c:	2000000c 	.word	0x2000000c
 8001c50:	20000480 	.word	0x20000480
 8001c54:	20000000 	.word	0x20000000
 8001c58:	20000814 	.word	0x20000814
 8001c5c:	2000081a 	.word	0x2000081a
 8001c60:	200005f4 	.word	0x200005f4
 8001c64:	20000672 	.word	0x20000672
 8001c68:	20000674 	.word	0x20000674
 8001c6c:	200006f2 	.word	0x200006f2
            }
          }
          else
          {
            uvpCounter[cellBaseNum[i] + j * 4 + k] = 0; // Reset counter
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	4a13      	ldr	r2, [pc, #76]	@ (8001cc0 <voltageReadings+0x344>)
 8001c74:	5cd3      	ldrb	r3, [r2, r3]
 8001c76:	461a      	mov	r2, r3
 8001c78:	79bb      	ldrb	r3, [r7, #6]
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	441a      	add	r2, r3
 8001c7e:	793b      	ldrb	r3, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	4a10      	ldr	r2, [pc, #64]	@ (8001cc4 <voltageReadings+0x348>)
 8001c84:	2100      	movs	r1, #0
 8001c86:	54d1      	strb	r1, [r2, r3]
        for (uint8_t k = 0; k < voltagesPerRegister; k++) // foreach cell (in a register)
 8001c88:	793b      	ldrb	r3, [r7, #4]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	713b      	strb	r3, [r7, #4]
 8001c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc8 <voltageReadings+0x34c>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	793a      	ldrb	r2, [r7, #4]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	f4ff af51 	bcc.w	8001b3c <voltageReadings+0x1c0>
    for (uint8_t j = 0; j < 4; j++) // foreach register (4 registers per slave)
 8001c9a:	79bb      	ldrb	r3, [r7, #6]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	71bb      	strb	r3, [r7, #6]
 8001ca0:	79bb      	ldrb	r3, [r7, #6]
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	f67f ae73 	bls.w	800198e <voltageReadings+0x12>
  for (uint8_t i = 0; i < 12; i++) // foreach slave (12)
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	3301      	adds	r3, #1
 8001cac:	71fb      	strb	r3, [r7, #7]
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	2b0b      	cmp	r3, #11
 8001cb2:	f67f ae69 	bls.w	8001988 <voltageReadings+0xc>
          }
        } // End foreach cell in register
      } // End check PEC
    } // End foreach register
  } // End foreach slave
}
 8001cb6:	bf00      	nop
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	2000000c 	.word	0x2000000c
 8001cc4:	20000674 	.word	0x20000674
 8001cc8:	20000814 	.word	0x20000814

08001ccc <temperatureReadings>:

static void temperatureReadings(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af02      	add	r7, sp, #8
  for (uint8_t i = 0; i < 12; i++) // foreach slave (12)
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	71fb      	strb	r3, [r7, #7]
 8001cd6:	e14a      	b.n	8001f6e <temperatureReadings+0x2a2>
  {
    for (uint8_t j = 0; j < 2; j++) // foreach register (2 registers per slave)
 8001cd8:	2300      	movs	r3, #0
 8001cda:	71bb      	strb	r3, [r7, #6]
 8001cdc:	e140      	b.n	8001f60 <temperatureReadings+0x294>
    {
      switch (j)
 8001cde:	79bb      	ldrb	r3, [r7, #6]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d002      	beq.n	8001cea <temperatureReadings+0x1e>
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d010      	beq.n	8001d0a <temperatureReadings+0x3e>
 8001ce8:	e01f      	b.n	8001d2a <temperatureReadings+0x5e>
      {
      case 0:
        command = MAKEADDRCMD(i, RDAUXA);
 8001cea:	79fb      	ldrb	r3, [r7, #7]
 8001cec:	b21b      	sxth	r3, r3
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	b21b      	sxth	r3, r3
 8001cf2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cfc:	f043 030c 	orr.w	r3, r3, #12
 8001d00:	b21b      	sxth	r3, r3
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	4b9e      	ldr	r3, [pc, #632]	@ (8001f80 <temperatureReadings+0x2b4>)
 8001d06:	801a      	strh	r2, [r3, #0]
        break;
 8001d08:	e00f      	b.n	8001d2a <temperatureReadings+0x5e>
      case 1:
        command = MAKEADDRCMD(i, RDAUXB);
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	b21b      	sxth	r3, r3
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	b21b      	sxth	r3, r3
 8001d12:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d16:	b21b      	sxth	r3, r3
 8001d18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d1c:	f043 030e 	orr.w	r3, r3, #14
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	4b96      	ldr	r3, [pc, #600]	@ (8001f80 <temperatureReadings+0x2b4>)
 8001d26:	801a      	strh	r2, [r3, #0]
        break;
 8001d28:	bf00      	nop
      }
      spiTxData[0] = command >> 8;
 8001d2a:	4b95      	ldr	r3, [pc, #596]	@ (8001f80 <temperatureReadings+0x2b4>)
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	0a1b      	lsrs	r3, r3, #8
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	b2da      	uxtb	r2, r3
 8001d34:	4b93      	ldr	r3, [pc, #588]	@ (8001f84 <temperatureReadings+0x2b8>)
 8001d36:	701a      	strb	r2, [r3, #0]
      spiTxData[1] = command & 0xFF;
 8001d38:	4b91      	ldr	r3, [pc, #580]	@ (8001f80 <temperatureReadings+0x2b4>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	4b91      	ldr	r3, [pc, #580]	@ (8001f84 <temperatureReadings+0x2b8>)
 8001d40:	705a      	strb	r2, [r3, #1]
      pec = pec15_calc(2, spiTxData);
 8001d42:	4990      	ldr	r1, [pc, #576]	@ (8001f84 <temperatureReadings+0x2b8>)
 8001d44:	2002      	movs	r0, #2
 8001d46:	f7ff f873 	bl	8000e30 <pec15_calc>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	4b8e      	ldr	r3, [pc, #568]	@ (8001f88 <temperatureReadings+0x2bc>)
 8001d50:	801a      	strh	r2, [r3, #0]
      spiTxData[2] = pec >> 8;
 8001d52:	4b8d      	ldr	r3, [pc, #564]	@ (8001f88 <temperatureReadings+0x2bc>)
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	0a1b      	lsrs	r3, r3, #8
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	4b89      	ldr	r3, [pc, #548]	@ (8001f84 <temperatureReadings+0x2b8>)
 8001d5e:	709a      	strb	r2, [r3, #2]
      spiTxData[3] = pec & 0xFF;
 8001d60:	4b89      	ldr	r3, [pc, #548]	@ (8001f88 <temperatureReadings+0x2bc>)
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	4b87      	ldr	r3, [pc, #540]	@ (8001f84 <temperatureReadings+0x2b8>)
 8001d68:	70da      	strb	r2, [r3, #3]
      HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_RESET);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2110      	movs	r1, #16
 8001d6e:	4887      	ldr	r0, [pc, #540]	@ (8001f8c <temperatureReadings+0x2c0>)
 8001d70:	f005 fb2c 	bl	80073cc <HAL_GPIO_WritePin>
      HAL_SPI_TransmitReceive(&hspi1, spiTxData, spiRxData, 4+8, HAL_MAX_DELAY);
 8001d74:	f04f 33ff 	mov.w	r3, #4294967295
 8001d78:	9300      	str	r3, [sp, #0]
 8001d7a:	230c      	movs	r3, #12
 8001d7c:	4a84      	ldr	r2, [pc, #528]	@ (8001f90 <temperatureReadings+0x2c4>)
 8001d7e:	4981      	ldr	r1, [pc, #516]	@ (8001f84 <temperatureReadings+0x2b8>)
 8001d80:	4884      	ldr	r0, [pc, #528]	@ (8001f94 <temperatureReadings+0x2c8>)
 8001d82:	f006 f948 	bl	8008016 <HAL_SPI_TransmitReceive>
      HAL_GPIO_WritePin(SPI1_SSN_GPIO_Port, SPI1_SSN_Pin, GPIO_PIN_SET);
 8001d86:	2201      	movs	r2, #1
 8001d88:	2110      	movs	r1, #16
 8001d8a:	4880      	ldr	r0, [pc, #512]	@ (8001f8c <temperatureReadings+0x2c0>)
 8001d8c:	f005 fb1e 	bl	80073cc <HAL_GPIO_WritePin>
      // check PEC
      pec = (0xFF00 & (spiRxData[6] << 8)) | (0xFF & spiRxData[7]);
 8001d90:	4b7f      	ldr	r3, [pc, #508]	@ (8001f90 <temperatureReadings+0x2c4>)
 8001d92:	799b      	ldrb	r3, [r3, #6]
 8001d94:	b21b      	sxth	r3, r3
 8001d96:	021b      	lsls	r3, r3, #8
 8001d98:	b21a      	sxth	r2, r3
 8001d9a:	4b7d      	ldr	r3, [pc, #500]	@ (8001f90 <temperatureReadings+0x2c4>)
 8001d9c:	79db      	ldrb	r3, [r3, #7]
 8001d9e:	b21b      	sxth	r3, r3
 8001da0:	4313      	orrs	r3, r2
 8001da2:	b21b      	sxth	r3, r3
 8001da4:	b29a      	uxth	r2, r3
 8001da6:	4b78      	ldr	r3, [pc, #480]	@ (8001f88 <temperatureReadings+0x2bc>)
 8001da8:	801a      	strh	r2, [r3, #0]
      if (pec != pec15_calc(6, spiRxData))
 8001daa:	4979      	ldr	r1, [pc, #484]	@ (8001f90 <temperatureReadings+0x2c4>)
 8001dac:	2006      	movs	r0, #6
 8001dae:	f7ff f83f 	bl	8000e30 <pec15_calc>
 8001db2:	4603      	mov	r3, r0
 8001db4:	461a      	mov	r2, r3
 8001db6:	4b74      	ldr	r3, [pc, #464]	@ (8001f88 <temperatureReadings+0x2bc>)
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d023      	beq.n	8001e06 <temperatureReadings+0x13a>
      {
        spiErrorCounter[i]++;
 8001dbe:	79fb      	ldrb	r3, [r7, #7]
 8001dc0:	4a75      	ldr	r2, [pc, #468]	@ (8001f98 <temperatureReadings+0x2cc>)
 8001dc2:	5cd2      	ldrb	r2, [r2, r3]
 8001dc4:	3201      	adds	r2, #1
 8001dc6:	b2d1      	uxtb	r1, r2
 8001dc8:	4a73      	ldr	r2, [pc, #460]	@ (8001f98 <temperatureReadings+0x2cc>)
 8001dca:	54d1      	strb	r1, [r2, r3]
        if (spiErrorCounter[i] >= SPI_ERROR_COUNT_THRESHOLD)
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	4a72      	ldr	r2, [pc, #456]	@ (8001f98 <temperatureReadings+0x2cc>)
 8001dd0:	5cd3      	ldrb	r3, [r2, r3]
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d902      	bls.n	8001ddc <temperatureReadings+0x110>
        {
          spiError = 1; // Set SPI error
 8001dd6:	4b71      	ldr	r3, [pc, #452]	@ (8001f9c <temperatureReadings+0x2d0>)
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]
        }
        for (uint8_t k = 0; k < 4; k++)
 8001ddc:	2300      	movs	r3, #0
 8001dde:	717b      	strb	r3, [r7, #5]
 8001de0:	e00d      	b.n	8001dfe <temperatureReadings+0x132>
        {
          rawTemps[cellBaseNum[i] + k] = 0xFFFF; // Set to invalid value
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	4a6e      	ldr	r2, [pc, #440]	@ (8001fa0 <temperatureReadings+0x2d4>)
 8001de6:	5cd3      	ldrb	r3, [r2, r3]
 8001de8:	461a      	mov	r2, r3
 8001dea:	797b      	ldrb	r3, [r7, #5]
 8001dec:	4413      	add	r3, r2
 8001dee:	4a6d      	ldr	r2, [pc, #436]	@ (8001fa4 <temperatureReadings+0x2d8>)
 8001df0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001df4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (uint8_t k = 0; k < 4; k++)
 8001df8:	797b      	ldrb	r3, [r7, #5]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	717b      	strb	r3, [r7, #5]
 8001dfe:	797b      	ldrb	r3, [r7, #5]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d9ee      	bls.n	8001de2 <temperatureReadings+0x116>
 8001e04:	e0a9      	b.n	8001f5a <temperatureReadings+0x28e>
        }
      } else
      {
        spiErrorCounter[i] = 0; // Reset error counter
 8001e06:	79fb      	ldrb	r3, [r7, #7]
 8001e08:	4a63      	ldr	r2, [pc, #396]	@ (8001f98 <temperatureReadings+0x2cc>)
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	54d1      	strb	r1, [r2, r3]
        // check how many temperatures we should read from this register
        voltagesPerRegister = (j ==0) ? 3 : 2;
 8001e0e:	79bb      	ldrb	r3, [r7, #6]
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d101      	bne.n	8001e18 <temperatureReadings+0x14c>
 8001e14:	2203      	movs	r2, #3
 8001e16:	e000      	b.n	8001e1a <temperatureReadings+0x14e>
 8001e18:	2202      	movs	r2, #2
 8001e1a:	4b63      	ldr	r3, [pc, #396]	@ (8001fa8 <temperatureReadings+0x2dc>)
 8001e1c:	701a      	strb	r2, [r3, #0]
        for (uint8_t k = 0; k < voltagesPerRegister; k++) // foreach temperature in register
 8001e1e:	2300      	movs	r3, #0
 8001e20:	713b      	strb	r3, [r7, #4]
 8001e22:	e094      	b.n	8001f4e <temperatureReadings+0x282>
        {
          rawTemp = (spiRxData[2 * k + 1] << 8) | spiRxData[2 * k];
 8001e24:	793b      	ldrb	r3, [r7, #4]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	3301      	adds	r3, #1
 8001e2a:	4a59      	ldr	r2, [pc, #356]	@ (8001f90 <temperatureReadings+0x2c4>)
 8001e2c:	5cd3      	ldrb	r3, [r2, r3]
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	021b      	lsls	r3, r3, #8
 8001e32:	b21a      	sxth	r2, r3
 8001e34:	793b      	ldrb	r3, [r7, #4]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	4955      	ldr	r1, [pc, #340]	@ (8001f90 <temperatureReadings+0x2c4>)
 8001e3a:	5ccb      	ldrb	r3, [r1, r3]
 8001e3c:	b21b      	sxth	r3, r3
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	b21b      	sxth	r3, r3
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	4b59      	ldr	r3, [pc, #356]	@ (8001fac <temperatureReadings+0x2e0>)
 8001e46:	801a      	strh	r2, [r3, #0]
          rawTemps[i * 12 + j * 2 + k] = rawTemp;
 8001e48:	79fa      	ldrb	r2, [r7, #7]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	4413      	add	r3, r2
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	461a      	mov	r2, r3
 8001e54:	79bb      	ldrb	r3, [r7, #6]
 8001e56:	4413      	add	r3, r2
 8001e58:	005a      	lsls	r2, r3, #1
 8001e5a:	793b      	ldrb	r3, [r7, #4]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	4a53      	ldr	r2, [pc, #332]	@ (8001fac <temperatureReadings+0x2e0>)
 8001e60:	8811      	ldrh	r1, [r2, #0]
 8001e62:	4a50      	ldr	r2, [pc, #320]	@ (8001fa4 <temperatureReadings+0x2d8>)
 8001e64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

          // Check for OTP and UTP
          if (rawTemp > OTP)
 8001e68:	4b50      	ldr	r3, [pc, #320]	@ (8001fac <temperatureReadings+0x2e0>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	f641 2270 	movw	r2, #6768	@ 0x1a70
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d923      	bls.n	8001ebc <temperatureReadings+0x1f0>
          {
            otpCounter[i * 12 + j * 2 + k]++;
 8001e74:	79fa      	ldrb	r2, [r7, #7]
 8001e76:	4613      	mov	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	4413      	add	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	461a      	mov	r2, r3
 8001e80:	79bb      	ldrb	r3, [r7, #6]
 8001e82:	4413      	add	r3, r2
 8001e84:	005a      	lsls	r2, r3, #1
 8001e86:	793b      	ldrb	r3, [r7, #4]
 8001e88:	4413      	add	r3, r2
 8001e8a:	4a49      	ldr	r2, [pc, #292]	@ (8001fb0 <temperatureReadings+0x2e4>)
 8001e8c:	5cd2      	ldrb	r2, [r2, r3]
 8001e8e:	3201      	adds	r2, #1
 8001e90:	b2d1      	uxtb	r1, r2
 8001e92:	4a47      	ldr	r2, [pc, #284]	@ (8001fb0 <temperatureReadings+0x2e4>)
 8001e94:	54d1      	strb	r1, [r2, r3]
            if (otpCounter[i * 12 + j * 2 + k] >= OTP_COUNT_THRESHOLD)
 8001e96:	79fa      	ldrb	r2, [r7, #7]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	79bb      	ldrb	r3, [r7, #6]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	005a      	lsls	r2, r3, #1
 8001ea8:	793b      	ldrb	r3, [r7, #4]
 8001eaa:	4413      	add	r3, r2
 8001eac:	4a40      	ldr	r2, [pc, #256]	@ (8001fb0 <temperatureReadings+0x2e4>)
 8001eae:	5cd3      	ldrb	r3, [r2, r3]
 8001eb0:	2b09      	cmp	r3, #9
 8001eb2:	d911      	bls.n	8001ed8 <temperatureReadings+0x20c>
            {
              otpError = 1; // Set OTP error
 8001eb4:	4b3f      	ldr	r3, [pc, #252]	@ (8001fb4 <temperatureReadings+0x2e8>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	701a      	strb	r2, [r3, #0]
 8001eba:	e00d      	b.n	8001ed8 <temperatureReadings+0x20c>
            }
          } else
          {
            otpCounter[i * 12 + j * 2 + k] = 0; // Reset counter
 8001ebc:	79fa      	ldrb	r2, [r7, #7]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	4413      	add	r3, r2
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	79bb      	ldrb	r3, [r7, #6]
 8001eca:	4413      	add	r3, r2
 8001ecc:	005a      	lsls	r2, r3, #1
 8001ece:	793b      	ldrb	r3, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	4a37      	ldr	r2, [pc, #220]	@ (8001fb0 <temperatureReadings+0x2e4>)
 8001ed4:	2100      	movs	r1, #0
 8001ed6:	54d1      	strb	r1, [r2, r3]
          }

          if (rawTemp < UTP)
 8001ed8:	4b34      	ldr	r3, [pc, #208]	@ (8001fac <temperatureReadings+0x2e0>)
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	f246 02db 	movw	r2, #24795	@ 0x60db
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d823      	bhi.n	8001f2c <temperatureReadings+0x260>
          {
            utpCounter[i * 12 + j * 2 + k]++;
 8001ee4:	79fa      	ldrb	r2, [r7, #7]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	4413      	add	r3, r2
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	461a      	mov	r2, r3
 8001ef0:	79bb      	ldrb	r3, [r7, #6]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005a      	lsls	r2, r3, #1
 8001ef6:	793b      	ldrb	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	4a2f      	ldr	r2, [pc, #188]	@ (8001fb8 <temperatureReadings+0x2ec>)
 8001efc:	5cd2      	ldrb	r2, [r2, r3]
 8001efe:	3201      	adds	r2, #1
 8001f00:	b2d1      	uxtb	r1, r2
 8001f02:	4a2d      	ldr	r2, [pc, #180]	@ (8001fb8 <temperatureReadings+0x2ec>)
 8001f04:	54d1      	strb	r1, [r2, r3]
            if (utpCounter[i * 12 + j * 2 + k] >= UTP_COUNT_THRESHOLD)
 8001f06:	79fa      	ldrb	r2, [r7, #7]
 8001f08:	4613      	mov	r3, r2
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	005b      	lsls	r3, r3, #1
 8001f10:	461a      	mov	r2, r3
 8001f12:	79bb      	ldrb	r3, [r7, #6]
 8001f14:	4413      	add	r3, r2
 8001f16:	005a      	lsls	r2, r3, #1
 8001f18:	793b      	ldrb	r3, [r7, #4]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	4a26      	ldr	r2, [pc, #152]	@ (8001fb8 <temperatureReadings+0x2ec>)
 8001f1e:	5cd3      	ldrb	r3, [r2, r3]
 8001f20:	2b09      	cmp	r3, #9
 8001f22:	d911      	bls.n	8001f48 <temperatureReadings+0x27c>
            {
              utpError = 1; // Set UTP error
 8001f24:	4b25      	ldr	r3, [pc, #148]	@ (8001fbc <temperatureReadings+0x2f0>)
 8001f26:	2201      	movs	r2, #1
 8001f28:	701a      	strb	r2, [r3, #0]
 8001f2a:	e00d      	b.n	8001f48 <temperatureReadings+0x27c>
            }
          } else
          {
            utpCounter[i * 12 + j * 2 + k] = 0; // Reset counter
 8001f2c:	79fa      	ldrb	r2, [r7, #7]
 8001f2e:	4613      	mov	r3, r2
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	4413      	add	r3, r2
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	461a      	mov	r2, r3
 8001f38:	79bb      	ldrb	r3, [r7, #6]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	005a      	lsls	r2, r3, #1
 8001f3e:	793b      	ldrb	r3, [r7, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	4a1d      	ldr	r2, [pc, #116]	@ (8001fb8 <temperatureReadings+0x2ec>)
 8001f44:	2100      	movs	r1, #0
 8001f46:	54d1      	strb	r1, [r2, r3]
        for (uint8_t k = 0; k < voltagesPerRegister; k++) // foreach temperature in register
 8001f48:	793b      	ldrb	r3, [r7, #4]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	713b      	strb	r3, [r7, #4]
 8001f4e:	4b16      	ldr	r3, [pc, #88]	@ (8001fa8 <temperatureReadings+0x2dc>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	793a      	ldrb	r2, [r7, #4]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	f4ff af65 	bcc.w	8001e24 <temperatureReadings+0x158>
    for (uint8_t j = 0; j < 2; j++) // foreach register (2 registers per slave)
 8001f5a:	79bb      	ldrb	r3, [r7, #6]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	71bb      	strb	r3, [r7, #6]
 8001f60:	79bb      	ldrb	r3, [r7, #6]
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	f67f aebb 	bls.w	8001cde <temperatureReadings+0x12>
  for (uint8_t i = 0; i < 12; i++) // foreach slave (12)
 8001f68:	79fb      	ldrb	r3, [r7, #7]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	71fb      	strb	r3, [r7, #7]
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	2b0b      	cmp	r3, #11
 8001f72:	f67f aeb1 	bls.w	8001cd8 <temperatureReadings+0xc>
        } // End foreach temperature in register
      } // End check PEC
    } // End foreach register
  } // End foreach slave

}
 8001f76:	bf00      	nop
 8001f78:	bf00      	nop
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	20000816 	.word	0x20000816
 8001f84:	20000804 	.word	0x20000804
 8001f88:	20000818 	.word	0x20000818
 8001f8c:	40020800 	.word	0x40020800
 8001f90:	2000080c 	.word	0x2000080c
 8001f94:	2000016c 	.word	0x2000016c
 8001f98:	200007f4 	.word	0x200007f4
 8001f9c:	20000800 	.word	0x20000800
 8001fa0:	2000000c 	.word	0x2000000c
 8001fa4:	2000057c 	.word	0x2000057c
 8001fa8:	20000814 	.word	0x20000814
 8001fac:	2000081c 	.word	0x2000081c
 8001fb0:	200006f4 	.word	0x200006f4
 8001fb4:	20000772 	.word	0x20000772
 8001fb8:	20000774 	.word	0x20000774
 8001fbc:	200007f2 	.word	0x200007f2

08001fc0 <voltageSendCan>:

static void voltageSendCan(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  switch (amsTxMessageCounter)
 8001fc4:	4b84      	ldr	r3, [pc, #528]	@ (80021d8 <voltageSendCan+0x218>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	2b17      	cmp	r3, #23
 8001fca:	f202 82ce 	bhi.w	800456a <voltageSendCan+0x25aa>
 8001fce:	a201      	add	r2, pc, #4	@ (adr r2, 8001fd4 <voltageSendCan+0x14>)
 8001fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd4:	08002035 	.word	0x08002035
 8001fd8:	080021f1 	.word	0x080021f1
 8001fdc:	08002353 	.word	0x08002353
 8001fe0:	08002511 	.word	0x08002511
 8001fe4:	08002639 	.word	0x08002639
 8001fe8:	080027f9 	.word	0x080027f9
 8001fec:	0800295b 	.word	0x0800295b
 8001ff0:	08002b29 	.word	0x08002b29
 8001ff4:	08002c59 	.word	0x08002c59
 8001ff8:	08002e21 	.word	0x08002e21
 8001ffc:	08002f8d 	.word	0x08002f8d
 8002000:	08003159 	.word	0x08003159
 8002004:	08003289 	.word	0x08003289
 8002008:	08003451 	.word	0x08003451
 800200c:	080035bd 	.word	0x080035bd
 8002010:	08003789 	.word	0x08003789
 8002014:	080038b9 	.word	0x080038b9
 8002018:	08003a81 	.word	0x08003a81
 800201c:	08003bed 	.word	0x08003bed
 8002020:	08003db9 	.word	0x08003db9
 8002024:	08003ee7 	.word	0x08003ee7
 8002028:	080040b1 	.word	0x080040b1
 800202c:	0800421b 	.word	0x0800421b
 8002030:	080043e1 	.word	0x080043e1
  {
  case 0:
    can1_ams_s01_voltages_1.s01v01 = can1_ams_s01_voltages_1_s01v01_encode((float)rawVoltages[0] / 10000.0);
 8002034:	4b69      	ldr	r3, [pc, #420]	@ (80021dc <voltageSendCan+0x21c>)
 8002036:	881b      	ldrh	r3, [r3, #0]
 8002038:	ee07 3a90 	vmov	s15, r3
 800203c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002040:	ee17 0a90 	vmov	r0, s15
 8002044:	f7fe fa24 	bl	8000490 <__aeabi_f2d>
 8002048:	a361      	add	r3, pc, #388	@ (adr r3, 80021d0 <voltageSendCan+0x210>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	f7fe fba1 	bl	8000794 <__aeabi_ddiv>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	ec43 2b17 	vmov	d7, r2, r3
 800205a:	eeb0 0a47 	vmov.f32	s0, s14
 800205e:	eef0 0a67 	vmov.f32	s1, s15
 8002062:	f009 ff0d 	bl	800be80 <can1_ams_s01_voltages_1_s01v01_encode>
 8002066:	4603      	mov	r3, r0
 8002068:	461a      	mov	r2, r3
 800206a:	4b5d      	ldr	r3, [pc, #372]	@ (80021e0 <voltageSendCan+0x220>)
 800206c:	701a      	strb	r2, [r3, #0]
    can1_ams_s01_voltages_1.s01v02 = can1_ams_s01_voltages_1_s01v02_encode((float)rawVoltages[1] / 10000.0);
 800206e:	4b5b      	ldr	r3, [pc, #364]	@ (80021dc <voltageSendCan+0x21c>)
 8002070:	885b      	ldrh	r3, [r3, #2]
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800207a:	ee17 0a90 	vmov	r0, s15
 800207e:	f7fe fa07 	bl	8000490 <__aeabi_f2d>
 8002082:	a353      	add	r3, pc, #332	@ (adr r3, 80021d0 <voltageSendCan+0x210>)
 8002084:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002088:	f7fe fb84 	bl	8000794 <__aeabi_ddiv>
 800208c:	4602      	mov	r2, r0
 800208e:	460b      	mov	r3, r1
 8002090:	ec43 2b17 	vmov	d7, r2, r3
 8002094:	eeb0 0a47 	vmov.f32	s0, s14
 8002098:	eef0 0a67 	vmov.f32	s1, s15
 800209c:	f009 ff1c 	bl	800bed8 <can1_ams_s01_voltages_1_s01v02_encode>
 80020a0:	4603      	mov	r3, r0
 80020a2:	461a      	mov	r2, r3
 80020a4:	4b4e      	ldr	r3, [pc, #312]	@ (80021e0 <voltageSendCan+0x220>)
 80020a6:	705a      	strb	r2, [r3, #1]
    can1_ams_s01_voltages_1.s01v03 = can1_ams_s01_voltages_1_s01v03_encode((float)rawVoltages[2] / 10000.0);
 80020a8:	4b4c      	ldr	r3, [pc, #304]	@ (80021dc <voltageSendCan+0x21c>)
 80020aa:	889b      	ldrh	r3, [r3, #4]
 80020ac:	ee07 3a90 	vmov	s15, r3
 80020b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020b4:	ee17 0a90 	vmov	r0, s15
 80020b8:	f7fe f9ea 	bl	8000490 <__aeabi_f2d>
 80020bc:	a344      	add	r3, pc, #272	@ (adr r3, 80021d0 <voltageSendCan+0x210>)
 80020be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c2:	f7fe fb67 	bl	8000794 <__aeabi_ddiv>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	ec43 2b17 	vmov	d7, r2, r3
 80020ce:	eeb0 0a47 	vmov.f32	s0, s14
 80020d2:	eef0 0a67 	vmov.f32	s1, s15
 80020d6:	f009 ff2b 	bl	800bf30 <can1_ams_s01_voltages_1_s01v03_encode>
 80020da:	4603      	mov	r3, r0
 80020dc:	461a      	mov	r2, r3
 80020de:	4b40      	ldr	r3, [pc, #256]	@ (80021e0 <voltageSendCan+0x220>)
 80020e0:	709a      	strb	r2, [r3, #2]
    can1_ams_s01_voltages_1.s01v04 = can1_ams_s01_voltages_1_s01v04_encode((float)rawVoltages[3] / 10000.0);
 80020e2:	4b3e      	ldr	r3, [pc, #248]	@ (80021dc <voltageSendCan+0x21c>)
 80020e4:	88db      	ldrh	r3, [r3, #6]
 80020e6:	ee07 3a90 	vmov	s15, r3
 80020ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ee:	ee17 0a90 	vmov	r0, s15
 80020f2:	f7fe f9cd 	bl	8000490 <__aeabi_f2d>
 80020f6:	a336      	add	r3, pc, #216	@ (adr r3, 80021d0 <voltageSendCan+0x210>)
 80020f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fc:	f7fe fb4a 	bl	8000794 <__aeabi_ddiv>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	ec43 2b17 	vmov	d7, r2, r3
 8002108:	eeb0 0a47 	vmov.f32	s0, s14
 800210c:	eef0 0a67 	vmov.f32	s1, s15
 8002110:	f009 ff3a 	bl	800bf88 <can1_ams_s01_voltages_1_s01v04_encode>
 8002114:	4603      	mov	r3, r0
 8002116:	461a      	mov	r2, r3
 8002118:	4b31      	ldr	r3, [pc, #196]	@ (80021e0 <voltageSendCan+0x220>)
 800211a:	70da      	strb	r2, [r3, #3]
    can1_ams_s01_voltages_1.s01v05 = can1_ams_s01_voltages_1_s01v05_encode((float)rawVoltages[4] / 10000.0);
 800211c:	4b2f      	ldr	r3, [pc, #188]	@ (80021dc <voltageSendCan+0x21c>)
 800211e:	891b      	ldrh	r3, [r3, #8]
 8002120:	ee07 3a90 	vmov	s15, r3
 8002124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002128:	ee17 0a90 	vmov	r0, s15
 800212c:	f7fe f9b0 	bl	8000490 <__aeabi_f2d>
 8002130:	a327      	add	r3, pc, #156	@ (adr r3, 80021d0 <voltageSendCan+0x210>)
 8002132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002136:	f7fe fb2d 	bl	8000794 <__aeabi_ddiv>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	ec43 2b17 	vmov	d7, r2, r3
 8002142:	eeb0 0a47 	vmov.f32	s0, s14
 8002146:	eef0 0a67 	vmov.f32	s1, s15
 800214a:	f009 ff49 	bl	800bfe0 <can1_ams_s01_voltages_1_s01v05_encode>
 800214e:	4603      	mov	r3, r0
 8002150:	461a      	mov	r2, r3
 8002152:	4b23      	ldr	r3, [pc, #140]	@ (80021e0 <voltageSendCan+0x220>)
 8002154:	711a      	strb	r2, [r3, #4]
    can1_ams_s01_voltages_1.s01v06 = can1_ams_s01_voltages_1_s01v06_encode((float)rawVoltages[5] / 10000.0);
 8002156:	4b21      	ldr	r3, [pc, #132]	@ (80021dc <voltageSendCan+0x21c>)
 8002158:	895b      	ldrh	r3, [r3, #10]
 800215a:	ee07 3a90 	vmov	s15, r3
 800215e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002162:	ee17 0a90 	vmov	r0, s15
 8002166:	f7fe f993 	bl	8000490 <__aeabi_f2d>
 800216a:	a319      	add	r3, pc, #100	@ (adr r3, 80021d0 <voltageSendCan+0x210>)
 800216c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002170:	f7fe fb10 	bl	8000794 <__aeabi_ddiv>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	ec43 2b17 	vmov	d7, r2, r3
 800217c:	eeb0 0a47 	vmov.f32	s0, s14
 8002180:	eef0 0a67 	vmov.f32	s1, s15
 8002184:	f009 ff58 	bl	800c038 <can1_ams_s01_voltages_1_s01v06_encode>
 8002188:	4603      	mov	r3, r0
 800218a:	461a      	mov	r2, r3
 800218c:	4b14      	ldr	r3, [pc, #80]	@ (80021e0 <voltageSendCan+0x220>)
 800218e:	715a      	strb	r2, [r3, #5]

    can1_ams_s01_voltages_1_pack(txData, &can1_ams_s01_voltages_1, CAN1_AMS_S01_VOLTAGES_1_LENGTH);
 8002190:	2206      	movs	r2, #6
 8002192:	4913      	ldr	r1, [pc, #76]	@ (80021e0 <voltageSendCan+0x220>)
 8002194:	4813      	ldr	r0, [pc, #76]	@ (80021e4 <voltageSendCan+0x224>)
 8002196:	f009 fdf6 	bl	800bd86 <can1_ams_s01_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S01_VOLTAGES_1_FRAME_ID;
 800219a:	4b13      	ldr	r3, [pc, #76]	@ (80021e8 <voltageSendCan+0x228>)
 800219c:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80021a0:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S01_VOLTAGES_1_LENGTH;
 80021a2:	4b11      	ldr	r3, [pc, #68]	@ (80021e8 <voltageSendCan+0x228>)
 80021a4:	2206      	movs	r2, #6
 80021a6:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80021a8:	4b0f      	ldr	r3, [pc, #60]	@ (80021e8 <voltageSendCan+0x228>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80021ae:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <voltageSendCan+0x228>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80021b4:	2300      	movs	r3, #0
 80021b6:	4a0b      	ldr	r2, [pc, #44]	@ (80021e4 <voltageSendCan+0x224>)
 80021b8:	490b      	ldr	r1, [pc, #44]	@ (80021e8 <voltageSendCan+0x228>)
 80021ba:	480c      	ldr	r0, [pc, #48]	@ (80021ec <voltageSendCan+0x22c>)
 80021bc:	f004 fc52 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	f002 81a2 	beq.w	800450c <voltageSendCan+0x254c>
      Error_Handler();
 80021c8:	f003 fc28 	bl	8005a1c <Error_Handler>
    break;
 80021cc:	f002 b99e 	b.w	800450c <voltageSendCan+0x254c>
 80021d0:	00000000 	.word	0x00000000
 80021d4:	40c38800 	.word	0x40c38800
 80021d8:	20000801 	.word	0x20000801
 80021dc:	20000480 	.word	0x20000480
 80021e0:	200002d0 	.word	0x200002d0
 80021e4:	20000288 	.word	0x20000288
 80021e8:	20000254 	.word	0x20000254
 80021ec:	2000011c 	.word	0x2000011c

  case 1:
    can1_ams_s01_voltages_2.s01v07 = can1_ams_s01_voltages_2_s01v07_encode((float) rawVoltages[6] / 10000.0);
 80021f0:	4bc1      	ldr	r3, [pc, #772]	@ (80024f8 <voltageSendCan+0x538>)
 80021f2:	899b      	ldrh	r3, [r3, #12]
 80021f4:	ee07 3a90 	vmov	s15, r3
 80021f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021fc:	ee17 0a90 	vmov	r0, s15
 8002200:	f7fe f946 	bl	8000490 <__aeabi_f2d>
 8002204:	a3ba      	add	r3, pc, #744	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 8002206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220a:	f7fe fac3 	bl	8000794 <__aeabi_ddiv>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	ec43 2b17 	vmov	d7, r2, r3
 8002216:	eeb0 0a47 	vmov.f32	s0, s14
 800221a:	eef0 0a67 	vmov.f32	s1, s15
 800221e:	f009 ff9f 	bl	800c160 <can1_ams_s01_voltages_2_s01v07_encode>
 8002222:	4603      	mov	r3, r0
 8002224:	461a      	mov	r2, r3
 8002226:	4bb5      	ldr	r3, [pc, #724]	@ (80024fc <voltageSendCan+0x53c>)
 8002228:	701a      	strb	r2, [r3, #0]
    can1_ams_s01_voltages_2.s01v08 = can1_ams_s01_voltages_2_s01v08_encode((float) rawVoltages[7] / 10000.0);
 800222a:	4bb3      	ldr	r3, [pc, #716]	@ (80024f8 <voltageSendCan+0x538>)
 800222c:	89db      	ldrh	r3, [r3, #14]
 800222e:	ee07 3a90 	vmov	s15, r3
 8002232:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002236:	ee17 0a90 	vmov	r0, s15
 800223a:	f7fe f929 	bl	8000490 <__aeabi_f2d>
 800223e:	a3ac      	add	r3, pc, #688	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 8002240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002244:	f7fe faa6 	bl	8000794 <__aeabi_ddiv>
 8002248:	4602      	mov	r2, r0
 800224a:	460b      	mov	r3, r1
 800224c:	ec43 2b17 	vmov	d7, r2, r3
 8002250:	eeb0 0a47 	vmov.f32	s0, s14
 8002254:	eef0 0a67 	vmov.f32	s1, s15
 8002258:	f009 ffae 	bl	800c1b8 <can1_ams_s01_voltages_2_s01v08_encode>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	4ba6      	ldr	r3, [pc, #664]	@ (80024fc <voltageSendCan+0x53c>)
 8002262:	705a      	strb	r2, [r3, #1]
    can1_ams_s01_voltages_2.s01v09 = can1_ams_s01_voltages_2_s01v09_encode((float) rawVoltages[8] / 10000.0);
 8002264:	4ba4      	ldr	r3, [pc, #656]	@ (80024f8 <voltageSendCan+0x538>)
 8002266:	8a1b      	ldrh	r3, [r3, #16]
 8002268:	ee07 3a90 	vmov	s15, r3
 800226c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002270:	ee17 0a90 	vmov	r0, s15
 8002274:	f7fe f90c 	bl	8000490 <__aeabi_f2d>
 8002278:	a39d      	add	r3, pc, #628	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 800227a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227e:	f7fe fa89 	bl	8000794 <__aeabi_ddiv>
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	ec43 2b17 	vmov	d7, r2, r3
 800228a:	eeb0 0a47 	vmov.f32	s0, s14
 800228e:	eef0 0a67 	vmov.f32	s1, s15
 8002292:	f009 ffbd 	bl	800c210 <can1_ams_s01_voltages_2_s01v09_encode>
 8002296:	4603      	mov	r3, r0
 8002298:	461a      	mov	r2, r3
 800229a:	4b98      	ldr	r3, [pc, #608]	@ (80024fc <voltageSendCan+0x53c>)
 800229c:	709a      	strb	r2, [r3, #2]
    can1_ams_s01_voltages_2.s01v10 = can1_ams_s01_voltages_2_s01v10_encode((float) rawVoltages[9] / 10000.0);
 800229e:	4b96      	ldr	r3, [pc, #600]	@ (80024f8 <voltageSendCan+0x538>)
 80022a0:	8a5b      	ldrh	r3, [r3, #18]
 80022a2:	ee07 3a90 	vmov	s15, r3
 80022a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022aa:	ee17 0a90 	vmov	r0, s15
 80022ae:	f7fe f8ef 	bl	8000490 <__aeabi_f2d>
 80022b2:	a38f      	add	r3, pc, #572	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 80022b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b8:	f7fe fa6c 	bl	8000794 <__aeabi_ddiv>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	ec43 2b17 	vmov	d7, r2, r3
 80022c4:	eeb0 0a47 	vmov.f32	s0, s14
 80022c8:	eef0 0a67 	vmov.f32	s1, s15
 80022cc:	f009 ffcc 	bl	800c268 <can1_ams_s01_voltages_2_s01v10_encode>
 80022d0:	4603      	mov	r3, r0
 80022d2:	461a      	mov	r2, r3
 80022d4:	4b89      	ldr	r3, [pc, #548]	@ (80024fc <voltageSendCan+0x53c>)
 80022d6:	70da      	strb	r2, [r3, #3]
    can1_ams_s01_voltages_2.s01v11 = can1_ams_s01_voltages_2_s01v11_encode((float) rawVoltages[10] / 10000.0);
 80022d8:	4b87      	ldr	r3, [pc, #540]	@ (80024f8 <voltageSendCan+0x538>)
 80022da:	8a9b      	ldrh	r3, [r3, #20]
 80022dc:	ee07 3a90 	vmov	s15, r3
 80022e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022e4:	ee17 0a90 	vmov	r0, s15
 80022e8:	f7fe f8d2 	bl	8000490 <__aeabi_f2d>
 80022ec:	a380      	add	r3, pc, #512	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 80022ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f2:	f7fe fa4f 	bl	8000794 <__aeabi_ddiv>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	ec43 2b17 	vmov	d7, r2, r3
 80022fe:	eeb0 0a47 	vmov.f32	s0, s14
 8002302:	eef0 0a67 	vmov.f32	s1, s15
 8002306:	f009 ffdb 	bl	800c2c0 <can1_ams_s01_voltages_2_s01v11_encode>
 800230a:	4603      	mov	r3, r0
 800230c:	461a      	mov	r2, r3
 800230e:	4b7b      	ldr	r3, [pc, #492]	@ (80024fc <voltageSendCan+0x53c>)
 8002310:	711a      	strb	r2, [r3, #4]

    can1_ams_s01_voltages_2_pack(txData, &can1_ams_s01_voltages_2, CAN1_AMS_S01_VOLTAGES_2_LENGTH);
 8002312:	2205      	movs	r2, #5
 8002314:	4979      	ldr	r1, [pc, #484]	@ (80024fc <voltageSendCan+0x53c>)
 8002316:	487a      	ldr	r0, [pc, #488]	@ (8002500 <voltageSendCan+0x540>)
 8002318:	f009 feb8 	bl	800c08c <can1_ams_s01_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S01_VOLTAGES_2_FRAME_ID;
 800231c:	4b79      	ldr	r3, [pc, #484]	@ (8002504 <voltageSendCan+0x544>)
 800231e:	f240 2259 	movw	r2, #601	@ 0x259
 8002322:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S01_VOLTAGES_2_LENGTH;
 8002324:	4b77      	ldr	r3, [pc, #476]	@ (8002504 <voltageSendCan+0x544>)
 8002326:	2205      	movs	r2, #5
 8002328:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 800232a:	4b76      	ldr	r3, [pc, #472]	@ (8002504 <voltageSendCan+0x544>)
 800232c:	2200      	movs	r2, #0
 800232e:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8002330:	4b74      	ldr	r3, [pc, #464]	@ (8002504 <voltageSendCan+0x544>)
 8002332:	2200      	movs	r2, #0
 8002334:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8002336:	2300      	movs	r3, #0
 8002338:	4a71      	ldr	r2, [pc, #452]	@ (8002500 <voltageSendCan+0x540>)
 800233a:	4972      	ldr	r1, [pc, #456]	@ (8002504 <voltageSendCan+0x544>)
 800233c:	4872      	ldr	r0, [pc, #456]	@ (8002508 <voltageSendCan+0x548>)
 800233e:	f004 fb91 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	f002 80e3 	beq.w	8004510 <voltageSendCan+0x2550>
      Error_Handler();
 800234a:	f003 fb67 	bl	8005a1c <Error_Handler>
    break;
 800234e:	f002 b8df 	b.w	8004510 <voltageSendCan+0x2550>

  case 2:
    can1_ams_s02_voltages_1.s02v01 = can1_ams_s02_voltages_1_s02v01_encode((float) rawVoltages[11] / 10000.0);
 8002352:	4b69      	ldr	r3, [pc, #420]	@ (80024f8 <voltageSendCan+0x538>)
 8002354:	8adb      	ldrh	r3, [r3, #22]
 8002356:	ee07 3a90 	vmov	s15, r3
 800235a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800235e:	ee17 0a90 	vmov	r0, s15
 8002362:	f7fe f895 	bl	8000490 <__aeabi_f2d>
 8002366:	a362      	add	r3, pc, #392	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 8002368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236c:	f7fe fa12 	bl	8000794 <__aeabi_ddiv>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	ec43 2b17 	vmov	d7, r2, r3
 8002378:	eeb0 0a47 	vmov.f32	s0, s14
 800237c:	eef0 0a67 	vmov.f32	s1, s15
 8002380:	f00a f842 	bl	800c408 <can1_ams_s02_voltages_1_s02v01_encode>
 8002384:	4603      	mov	r3, r0
 8002386:	461a      	mov	r2, r3
 8002388:	4b60      	ldr	r3, [pc, #384]	@ (800250c <voltageSendCan+0x54c>)
 800238a:	701a      	strb	r2, [r3, #0]
    can1_ams_s02_voltages_1.s02v02 = can1_ams_s02_voltages_1_s02v02_encode((float) rawVoltages[12] / 10000.0);
 800238c:	4b5a      	ldr	r3, [pc, #360]	@ (80024f8 <voltageSendCan+0x538>)
 800238e:	8b1b      	ldrh	r3, [r3, #24]
 8002390:	ee07 3a90 	vmov	s15, r3
 8002394:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002398:	ee17 0a90 	vmov	r0, s15
 800239c:	f7fe f878 	bl	8000490 <__aeabi_f2d>
 80023a0:	a353      	add	r3, pc, #332	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 80023a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a6:	f7fe f9f5 	bl	8000794 <__aeabi_ddiv>
 80023aa:	4602      	mov	r2, r0
 80023ac:	460b      	mov	r3, r1
 80023ae:	ec43 2b17 	vmov	d7, r2, r3
 80023b2:	eeb0 0a47 	vmov.f32	s0, s14
 80023b6:	eef0 0a67 	vmov.f32	s1, s15
 80023ba:	f00a f851 	bl	800c460 <can1_ams_s02_voltages_1_s02v02_encode>
 80023be:	4603      	mov	r3, r0
 80023c0:	461a      	mov	r2, r3
 80023c2:	4b52      	ldr	r3, [pc, #328]	@ (800250c <voltageSendCan+0x54c>)
 80023c4:	705a      	strb	r2, [r3, #1]
    can1_ams_s02_voltages_1.s02v03 = can1_ams_s02_voltages_1_s02v03_encode((float) rawVoltages[13] / 10000.0);
 80023c6:	4b4c      	ldr	r3, [pc, #304]	@ (80024f8 <voltageSendCan+0x538>)
 80023c8:	8b5b      	ldrh	r3, [r3, #26]
 80023ca:	ee07 3a90 	vmov	s15, r3
 80023ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023d2:	ee17 0a90 	vmov	r0, s15
 80023d6:	f7fe f85b 	bl	8000490 <__aeabi_f2d>
 80023da:	a345      	add	r3, pc, #276	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 80023dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023e0:	f7fe f9d8 	bl	8000794 <__aeabi_ddiv>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	ec43 2b17 	vmov	d7, r2, r3
 80023ec:	eeb0 0a47 	vmov.f32	s0, s14
 80023f0:	eef0 0a67 	vmov.f32	s1, s15
 80023f4:	f00a f860 	bl	800c4b8 <can1_ams_s02_voltages_1_s02v03_encode>
 80023f8:	4603      	mov	r3, r0
 80023fa:	461a      	mov	r2, r3
 80023fc:	4b43      	ldr	r3, [pc, #268]	@ (800250c <voltageSendCan+0x54c>)
 80023fe:	709a      	strb	r2, [r3, #2]
    can1_ams_s02_voltages_1.s02v04 = can1_ams_s02_voltages_1_s02v04_encode((float) rawVoltages[14] / 10000.0);
 8002400:	4b3d      	ldr	r3, [pc, #244]	@ (80024f8 <voltageSendCan+0x538>)
 8002402:	8b9b      	ldrh	r3, [r3, #28]
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800240c:	ee17 0a90 	vmov	r0, s15
 8002410:	f7fe f83e 	bl	8000490 <__aeabi_f2d>
 8002414:	a336      	add	r3, pc, #216	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 8002416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800241a:	f7fe f9bb 	bl	8000794 <__aeabi_ddiv>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	ec43 2b17 	vmov	d7, r2, r3
 8002426:	eeb0 0a47 	vmov.f32	s0, s14
 800242a:	eef0 0a67 	vmov.f32	s1, s15
 800242e:	f00a f86f 	bl	800c510 <can1_ams_s02_voltages_1_s02v04_encode>
 8002432:	4603      	mov	r3, r0
 8002434:	461a      	mov	r2, r3
 8002436:	4b35      	ldr	r3, [pc, #212]	@ (800250c <voltageSendCan+0x54c>)
 8002438:	70da      	strb	r2, [r3, #3]
    can1_ams_s02_voltages_1.s02v05 = can1_ams_s02_voltages_1_s02v05_encode((float) rawVoltages[15] / 10000.0);
 800243a:	4b2f      	ldr	r3, [pc, #188]	@ (80024f8 <voltageSendCan+0x538>)
 800243c:	8bdb      	ldrh	r3, [r3, #30]
 800243e:	ee07 3a90 	vmov	s15, r3
 8002442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002446:	ee17 0a90 	vmov	r0, s15
 800244a:	f7fe f821 	bl	8000490 <__aeabi_f2d>
 800244e:	a328      	add	r3, pc, #160	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 8002450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002454:	f7fe f99e 	bl	8000794 <__aeabi_ddiv>
 8002458:	4602      	mov	r2, r0
 800245a:	460b      	mov	r3, r1
 800245c:	ec43 2b17 	vmov	d7, r2, r3
 8002460:	eeb0 0a47 	vmov.f32	s0, s14
 8002464:	eef0 0a67 	vmov.f32	s1, s15
 8002468:	f00a f87e 	bl	800c568 <can1_ams_s02_voltages_1_s02v05_encode>
 800246c:	4603      	mov	r3, r0
 800246e:	461a      	mov	r2, r3
 8002470:	4b26      	ldr	r3, [pc, #152]	@ (800250c <voltageSendCan+0x54c>)
 8002472:	711a      	strb	r2, [r3, #4]
    can1_ams_s02_voltages_1.s02v06 = can1_ams_s02_voltages_1_s02v06_encode((float) rawVoltages[16] / 10000.0);
 8002474:	4b20      	ldr	r3, [pc, #128]	@ (80024f8 <voltageSendCan+0x538>)
 8002476:	8c1b      	ldrh	r3, [r3, #32]
 8002478:	ee07 3a90 	vmov	s15, r3
 800247c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002480:	ee17 0a90 	vmov	r0, s15
 8002484:	f7fe f804 	bl	8000490 <__aeabi_f2d>
 8002488:	a319      	add	r3, pc, #100	@ (adr r3, 80024f0 <voltageSendCan+0x530>)
 800248a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248e:	f7fe f981 	bl	8000794 <__aeabi_ddiv>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	ec43 2b17 	vmov	d7, r2, r3
 800249a:	eeb0 0a47 	vmov.f32	s0, s14
 800249e:	eef0 0a67 	vmov.f32	s1, s15
 80024a2:	f00a f88d 	bl	800c5c0 <can1_ams_s02_voltages_1_s02v06_encode>
 80024a6:	4603      	mov	r3, r0
 80024a8:	461a      	mov	r2, r3
 80024aa:	4b18      	ldr	r3, [pc, #96]	@ (800250c <voltageSendCan+0x54c>)
 80024ac:	715a      	strb	r2, [r3, #5]

    can1_ams_s02_voltages_1_pack(txData, &can1_ams_s02_voltages_1, CAN1_AMS_S02_VOLTAGES_1_LENGTH);
 80024ae:	2206      	movs	r2, #6
 80024b0:	4916      	ldr	r1, [pc, #88]	@ (800250c <voltageSendCan+0x54c>)
 80024b2:	4813      	ldr	r0, [pc, #76]	@ (8002500 <voltageSendCan+0x540>)
 80024b4:	f009 ff2e 	bl	800c314 <can1_ams_s02_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S02_VOLTAGES_1_FRAME_ID;
 80024b8:	4b12      	ldr	r3, [pc, #72]	@ (8002504 <voltageSendCan+0x544>)
 80024ba:	f240 225a 	movw	r2, #602	@ 0x25a
 80024be:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S02_VOLTAGES_1_LENGTH;
 80024c0:	4b10      	ldr	r3, [pc, #64]	@ (8002504 <voltageSendCan+0x544>)
 80024c2:	2206      	movs	r2, #6
 80024c4:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80024c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002504 <voltageSendCan+0x544>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80024cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002504 <voltageSendCan+0x544>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80024d2:	2300      	movs	r3, #0
 80024d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002500 <voltageSendCan+0x540>)
 80024d6:	490b      	ldr	r1, [pc, #44]	@ (8002504 <voltageSendCan+0x544>)
 80024d8:	480b      	ldr	r0, [pc, #44]	@ (8002508 <voltageSendCan+0x548>)
 80024da:	f004 fac3 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f002 8017 	beq.w	8004514 <voltageSendCan+0x2554>
      Error_Handler();
 80024e6:	f003 fa99 	bl	8005a1c <Error_Handler>
    break;
 80024ea:	f002 b813 	b.w	8004514 <voltageSendCan+0x2554>
 80024ee:	bf00      	nop
 80024f0:	00000000 	.word	0x00000000
 80024f4:	40c38800 	.word	0x40c38800
 80024f8:	20000480 	.word	0x20000480
 80024fc:	200002d8 	.word	0x200002d8
 8002500:	20000288 	.word	0x20000288
 8002504:	20000254 	.word	0x20000254
 8002508:	2000011c 	.word	0x2000011c
 800250c:	200002e0 	.word	0x200002e0

  case 3:
    can1_ams_s02_voltages_2.s02v07 = can1_ams_s02_voltages_2_s02v07_encode((float) rawVoltages[17] / 10000.0);
 8002510:	4bb3      	ldr	r3, [pc, #716]	@ (80027e0 <voltageSendCan+0x820>)
 8002512:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8002514:	ee07 3a90 	vmov	s15, r3
 8002518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800251c:	ee17 0a90 	vmov	r0, s15
 8002520:	f7fd ffb6 	bl	8000490 <__aeabi_f2d>
 8002524:	a3ac      	add	r3, pc, #688	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 8002526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252a:	f7fe f933 	bl	8000794 <__aeabi_ddiv>
 800252e:	4602      	mov	r2, r0
 8002530:	460b      	mov	r3, r1
 8002532:	ec43 2b17 	vmov	d7, r2, r3
 8002536:	eeb0 0a47 	vmov.f32	s0, s14
 800253a:	eef0 0a67 	vmov.f32	s1, s15
 800253e:	f00a f8d3 	bl	800c6e8 <can1_ams_s02_voltages_2_s02v07_encode>
 8002542:	4603      	mov	r3, r0
 8002544:	461a      	mov	r2, r3
 8002546:	4ba7      	ldr	r3, [pc, #668]	@ (80027e4 <voltageSendCan+0x824>)
 8002548:	701a      	strb	r2, [r3, #0]
    can1_ams_s02_voltages_2.s02v08 = can1_ams_s02_voltages_2_s02v08_encode((float) rawVoltages[18] / 10000.0);
 800254a:	4ba5      	ldr	r3, [pc, #660]	@ (80027e0 <voltageSendCan+0x820>)
 800254c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800254e:	ee07 3a90 	vmov	s15, r3
 8002552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002556:	ee17 0a90 	vmov	r0, s15
 800255a:	f7fd ff99 	bl	8000490 <__aeabi_f2d>
 800255e:	a39e      	add	r3, pc, #632	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 8002560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002564:	f7fe f916 	bl	8000794 <__aeabi_ddiv>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	ec43 2b17 	vmov	d7, r2, r3
 8002570:	eeb0 0a47 	vmov.f32	s0, s14
 8002574:	eef0 0a67 	vmov.f32	s1, s15
 8002578:	f00a f8e2 	bl	800c740 <can1_ams_s02_voltages_2_s02v08_encode>
 800257c:	4603      	mov	r3, r0
 800257e:	461a      	mov	r2, r3
 8002580:	4b98      	ldr	r3, [pc, #608]	@ (80027e4 <voltageSendCan+0x824>)
 8002582:	705a      	strb	r2, [r3, #1]
    can1_ams_s02_voltages_2.s02v09 = can1_ams_s02_voltages_2_s02v09_encode((float) rawVoltages[19] / 10000.0);
 8002584:	4b96      	ldr	r3, [pc, #600]	@ (80027e0 <voltageSendCan+0x820>)
 8002586:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002588:	ee07 3a90 	vmov	s15, r3
 800258c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002590:	ee17 0a90 	vmov	r0, s15
 8002594:	f7fd ff7c 	bl	8000490 <__aeabi_f2d>
 8002598:	a38f      	add	r3, pc, #572	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 800259a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800259e:	f7fe f8f9 	bl	8000794 <__aeabi_ddiv>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	ec43 2b17 	vmov	d7, r2, r3
 80025aa:	eeb0 0a47 	vmov.f32	s0, s14
 80025ae:	eef0 0a67 	vmov.f32	s1, s15
 80025b2:	f00a f8f1 	bl	800c798 <can1_ams_s02_voltages_2_s02v09_encode>
 80025b6:	4603      	mov	r3, r0
 80025b8:	461a      	mov	r2, r3
 80025ba:	4b8a      	ldr	r3, [pc, #552]	@ (80027e4 <voltageSendCan+0x824>)
 80025bc:	709a      	strb	r2, [r3, #2]
    can1_ams_s02_voltages_2.s02v10 = can1_ams_s02_voltages_2_s02v10_encode((float) rawVoltages[20] / 10000.0);
 80025be:	4b88      	ldr	r3, [pc, #544]	@ (80027e0 <voltageSendCan+0x820>)
 80025c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c2:	ee07 3a90 	vmov	s15, r3
 80025c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ca:	ee17 0a90 	vmov	r0, s15
 80025ce:	f7fd ff5f 	bl	8000490 <__aeabi_f2d>
 80025d2:	a381      	add	r3, pc, #516	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 80025d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d8:	f7fe f8dc 	bl	8000794 <__aeabi_ddiv>
 80025dc:	4602      	mov	r2, r0
 80025de:	460b      	mov	r3, r1
 80025e0:	ec43 2b17 	vmov	d7, r2, r3
 80025e4:	eeb0 0a47 	vmov.f32	s0, s14
 80025e8:	eef0 0a67 	vmov.f32	s1, s15
 80025ec:	f00a f900 	bl	800c7f0 <can1_ams_s02_voltages_2_s02v10_encode>
 80025f0:	4603      	mov	r3, r0
 80025f2:	461a      	mov	r2, r3
 80025f4:	4b7b      	ldr	r3, [pc, #492]	@ (80027e4 <voltageSendCan+0x824>)
 80025f6:	70da      	strb	r2, [r3, #3]

    can1_ams_s02_voltages_2_pack(txData, &can1_ams_s02_voltages_2, CAN1_AMS_S02_VOLTAGES_2_LENGTH);
 80025f8:	2205      	movs	r2, #5
 80025fa:	497a      	ldr	r1, [pc, #488]	@ (80027e4 <voltageSendCan+0x824>)
 80025fc:	487a      	ldr	r0, [pc, #488]	@ (80027e8 <voltageSendCan+0x828>)
 80025fe:	f00a f809 	bl	800c614 <can1_ams_s02_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S02_VOLTAGES_2_FRAME_ID;
 8002602:	4b7a      	ldr	r3, [pc, #488]	@ (80027ec <voltageSendCan+0x82c>)
 8002604:	f240 225b 	movw	r2, #603	@ 0x25b
 8002608:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S02_VOLTAGES_2_LENGTH;
 800260a:	4b78      	ldr	r3, [pc, #480]	@ (80027ec <voltageSendCan+0x82c>)
 800260c:	2205      	movs	r2, #5
 800260e:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8002610:	4b76      	ldr	r3, [pc, #472]	@ (80027ec <voltageSendCan+0x82c>)
 8002612:	2200      	movs	r2, #0
 8002614:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8002616:	4b75      	ldr	r3, [pc, #468]	@ (80027ec <voltageSendCan+0x82c>)
 8002618:	2200      	movs	r2, #0
 800261a:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 800261c:	2300      	movs	r3, #0
 800261e:	4a72      	ldr	r2, [pc, #456]	@ (80027e8 <voltageSendCan+0x828>)
 8002620:	4972      	ldr	r1, [pc, #456]	@ (80027ec <voltageSendCan+0x82c>)
 8002622:	4873      	ldr	r0, [pc, #460]	@ (80027f0 <voltageSendCan+0x830>)
 8002624:	f004 fa1e 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	f001 8774 	beq.w	8004518 <voltageSendCan+0x2558>
      Error_Handler();
 8002630:	f003 f9f4 	bl	8005a1c <Error_Handler>
    break;
 8002634:	f001 bf70 	b.w	8004518 <voltageSendCan+0x2558>

  case 4:
    can1_ams_s03_voltages_1.s03v01 = can1_ams_s03_voltages_1_s03v01_encode((float) rawVoltages[21] / 10000.0);
 8002638:	4b69      	ldr	r3, [pc, #420]	@ (80027e0 <voltageSendCan+0x820>)
 800263a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800263c:	ee07 3a90 	vmov	s15, r3
 8002640:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002644:	ee17 0a90 	vmov	r0, s15
 8002648:	f7fd ff22 	bl	8000490 <__aeabi_f2d>
 800264c:	a362      	add	r3, pc, #392	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 800264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002652:	f7fe f89f 	bl	8000794 <__aeabi_ddiv>
 8002656:	4602      	mov	r2, r0
 8002658:	460b      	mov	r3, r1
 800265a:	ec43 2b17 	vmov	d7, r2, r3
 800265e:	eeb0 0a47 	vmov.f32	s0, s14
 8002662:	eef0 0a67 	vmov.f32	s1, s15
 8002666:	f00a f967 	bl	800c938 <can1_ams_s03_voltages_1_s03v01_encode>
 800266a:	4603      	mov	r3, r0
 800266c:	461a      	mov	r2, r3
 800266e:	4b61      	ldr	r3, [pc, #388]	@ (80027f4 <voltageSendCan+0x834>)
 8002670:	701a      	strb	r2, [r3, #0]
    can1_ams_s03_voltages_1.s03v02 = can1_ams_s03_voltages_1_s03v02_encode((float) rawVoltages[22] / 10000.0);
 8002672:	4b5b      	ldr	r3, [pc, #364]	@ (80027e0 <voltageSendCan+0x820>)
 8002674:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002676:	ee07 3a90 	vmov	s15, r3
 800267a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800267e:	ee17 0a90 	vmov	r0, s15
 8002682:	f7fd ff05 	bl	8000490 <__aeabi_f2d>
 8002686:	a354      	add	r3, pc, #336	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 8002688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268c:	f7fe f882 	bl	8000794 <__aeabi_ddiv>
 8002690:	4602      	mov	r2, r0
 8002692:	460b      	mov	r3, r1
 8002694:	ec43 2b17 	vmov	d7, r2, r3
 8002698:	eeb0 0a47 	vmov.f32	s0, s14
 800269c:	eef0 0a67 	vmov.f32	s1, s15
 80026a0:	f00a f976 	bl	800c990 <can1_ams_s03_voltages_1_s03v02_encode>
 80026a4:	4603      	mov	r3, r0
 80026a6:	461a      	mov	r2, r3
 80026a8:	4b52      	ldr	r3, [pc, #328]	@ (80027f4 <voltageSendCan+0x834>)
 80026aa:	705a      	strb	r2, [r3, #1]
    can1_ams_s03_voltages_1.s03v03 = can1_ams_s03_voltages_1_s03v03_encode((float) rawVoltages[23] / 10000.0);
 80026ac:	4b4c      	ldr	r3, [pc, #304]	@ (80027e0 <voltageSendCan+0x820>)
 80026ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80026b0:	ee07 3a90 	vmov	s15, r3
 80026b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026b8:	ee17 0a90 	vmov	r0, s15
 80026bc:	f7fd fee8 	bl	8000490 <__aeabi_f2d>
 80026c0:	a345      	add	r3, pc, #276	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 80026c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c6:	f7fe f865 	bl	8000794 <__aeabi_ddiv>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	ec43 2b17 	vmov	d7, r2, r3
 80026d2:	eeb0 0a47 	vmov.f32	s0, s14
 80026d6:	eef0 0a67 	vmov.f32	s1, s15
 80026da:	f00a f985 	bl	800c9e8 <can1_ams_s03_voltages_1_s03v03_encode>
 80026de:	4603      	mov	r3, r0
 80026e0:	461a      	mov	r2, r3
 80026e2:	4b44      	ldr	r3, [pc, #272]	@ (80027f4 <voltageSendCan+0x834>)
 80026e4:	709a      	strb	r2, [r3, #2]
    can1_ams_s03_voltages_1.s03v04 = can1_ams_s03_voltages_1_s03v04_encode((float) rawVoltages[24] / 10000.0);
 80026e6:	4b3e      	ldr	r3, [pc, #248]	@ (80027e0 <voltageSendCan+0x820>)
 80026e8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80026ea:	ee07 3a90 	vmov	s15, r3
 80026ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026f2:	ee17 0a90 	vmov	r0, s15
 80026f6:	f7fd fecb 	bl	8000490 <__aeabi_f2d>
 80026fa:	a337      	add	r3, pc, #220	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 80026fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002700:	f7fe f848 	bl	8000794 <__aeabi_ddiv>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	ec43 2b17 	vmov	d7, r2, r3
 800270c:	eeb0 0a47 	vmov.f32	s0, s14
 8002710:	eef0 0a67 	vmov.f32	s1, s15
 8002714:	f00a f994 	bl	800ca40 <can1_ams_s03_voltages_1_s03v04_encode>
 8002718:	4603      	mov	r3, r0
 800271a:	461a      	mov	r2, r3
 800271c:	4b35      	ldr	r3, [pc, #212]	@ (80027f4 <voltageSendCan+0x834>)
 800271e:	70da      	strb	r2, [r3, #3]
    can1_ams_s03_voltages_1.s03v05 = can1_ams_s03_voltages_1_s03v05_encode((float) rawVoltages[25] / 10000.0);
 8002720:	4b2f      	ldr	r3, [pc, #188]	@ (80027e0 <voltageSendCan+0x820>)
 8002722:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002724:	ee07 3a90 	vmov	s15, r3
 8002728:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800272c:	ee17 0a90 	vmov	r0, s15
 8002730:	f7fd feae 	bl	8000490 <__aeabi_f2d>
 8002734:	a328      	add	r3, pc, #160	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 8002736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800273a:	f7fe f82b 	bl	8000794 <__aeabi_ddiv>
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	ec43 2b17 	vmov	d7, r2, r3
 8002746:	eeb0 0a47 	vmov.f32	s0, s14
 800274a:	eef0 0a67 	vmov.f32	s1, s15
 800274e:	f00a f9a3 	bl	800ca98 <can1_ams_s03_voltages_1_s03v05_encode>
 8002752:	4603      	mov	r3, r0
 8002754:	461a      	mov	r2, r3
 8002756:	4b27      	ldr	r3, [pc, #156]	@ (80027f4 <voltageSendCan+0x834>)
 8002758:	711a      	strb	r2, [r3, #4]
    can1_ams_s03_voltages_1.s03v06 = can1_ams_s03_voltages_1_s03v06_encode((float) rawVoltages[26] / 10000.0);
 800275a:	4b21      	ldr	r3, [pc, #132]	@ (80027e0 <voltageSendCan+0x820>)
 800275c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800275e:	ee07 3a90 	vmov	s15, r3
 8002762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002766:	ee17 0a90 	vmov	r0, s15
 800276a:	f7fd fe91 	bl	8000490 <__aeabi_f2d>
 800276e:	a31a      	add	r3, pc, #104	@ (adr r3, 80027d8 <voltageSendCan+0x818>)
 8002770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002774:	f7fe f80e 	bl	8000794 <__aeabi_ddiv>
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	ec43 2b17 	vmov	d7, r2, r3
 8002780:	eeb0 0a47 	vmov.f32	s0, s14
 8002784:	eef0 0a67 	vmov.f32	s1, s15
 8002788:	f00a f9b2 	bl	800caf0 <can1_ams_s03_voltages_1_s03v06_encode>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	4b18      	ldr	r3, [pc, #96]	@ (80027f4 <voltageSendCan+0x834>)
 8002792:	715a      	strb	r2, [r3, #5]

    can1_ams_s03_voltages_1_pack(txData, &can1_ams_s03_voltages_1, CAN1_AMS_S03_VOLTAGES_1_LENGTH);
 8002794:	2206      	movs	r2, #6
 8002796:	4917      	ldr	r1, [pc, #92]	@ (80027f4 <voltageSendCan+0x834>)
 8002798:	4813      	ldr	r0, [pc, #76]	@ (80027e8 <voltageSendCan+0x828>)
 800279a:	f00a f853 	bl	800c844 <can1_ams_s03_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S03_VOLTAGES_1_FRAME_ID;
 800279e:	4b13      	ldr	r3, [pc, #76]	@ (80027ec <voltageSendCan+0x82c>)
 80027a0:	f44f 7217 	mov.w	r2, #604	@ 0x25c
 80027a4:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S03_VOLTAGES_1_LENGTH;
 80027a6:	4b11      	ldr	r3, [pc, #68]	@ (80027ec <voltageSendCan+0x82c>)
 80027a8:	2206      	movs	r2, #6
 80027aa:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80027ac:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <voltageSendCan+0x82c>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80027b2:	4b0e      	ldr	r3, [pc, #56]	@ (80027ec <voltageSendCan+0x82c>)
 80027b4:	2200      	movs	r2, #0
 80027b6:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80027b8:	2300      	movs	r3, #0
 80027ba:	4a0b      	ldr	r2, [pc, #44]	@ (80027e8 <voltageSendCan+0x828>)
 80027bc:	490b      	ldr	r1, [pc, #44]	@ (80027ec <voltageSendCan+0x82c>)
 80027be:	480c      	ldr	r0, [pc, #48]	@ (80027f0 <voltageSendCan+0x830>)
 80027c0:	f004 f950 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f001 86a8 	beq.w	800451c <voltageSendCan+0x255c>
      Error_Handler();
 80027cc:	f003 f926 	bl	8005a1c <Error_Handler>
    break;
 80027d0:	f001 bea4 	b.w	800451c <voltageSendCan+0x255c>
 80027d4:	f3af 8000 	nop.w
 80027d8:	00000000 	.word	0x00000000
 80027dc:	40c38800 	.word	0x40c38800
 80027e0:	20000480 	.word	0x20000480
 80027e4:	200002e8 	.word	0x200002e8
 80027e8:	20000288 	.word	0x20000288
 80027ec:	20000254 	.word	0x20000254
 80027f0:	2000011c 	.word	0x2000011c
 80027f4:	200002f0 	.word	0x200002f0

  case 5:
    can1_ams_s03_voltages_2.s03v07 = can1_ams_s03_voltages_2_s03v07_encode((float) rawVoltages[27] / 10000.0);
 80027f8:	4bc5      	ldr	r3, [pc, #788]	@ (8002b10 <voltageSendCan+0xb50>)
 80027fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027fc:	ee07 3a90 	vmov	s15, r3
 8002800:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002804:	ee17 0a90 	vmov	r0, s15
 8002808:	f7fd fe42 	bl	8000490 <__aeabi_f2d>
 800280c:	a3be      	add	r3, pc, #760	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 800280e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002812:	f7fd ffbf 	bl	8000794 <__aeabi_ddiv>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	ec43 2b17 	vmov	d7, r2, r3
 800281e:	eeb0 0a47 	vmov.f32	s0, s14
 8002822:	eef0 0a67 	vmov.f32	s1, s15
 8002826:	f00a f9f7 	bl	800cc18 <can1_ams_s03_voltages_2_s03v07_encode>
 800282a:	4603      	mov	r3, r0
 800282c:	461a      	mov	r2, r3
 800282e:	4bb9      	ldr	r3, [pc, #740]	@ (8002b14 <voltageSendCan+0xb54>)
 8002830:	701a      	strb	r2, [r3, #0]
    can1_ams_s03_voltages_2.s03v08 = can1_ams_s03_voltages_2_s03v08_encode((float) rawVoltages[28] / 10000.0);
 8002832:	4bb7      	ldr	r3, [pc, #732]	@ (8002b10 <voltageSendCan+0xb50>)
 8002834:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8002836:	ee07 3a90 	vmov	s15, r3
 800283a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800283e:	ee17 0a90 	vmov	r0, s15
 8002842:	f7fd fe25 	bl	8000490 <__aeabi_f2d>
 8002846:	a3b0      	add	r3, pc, #704	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 8002848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284c:	f7fd ffa2 	bl	8000794 <__aeabi_ddiv>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	ec43 2b17 	vmov	d7, r2, r3
 8002858:	eeb0 0a47 	vmov.f32	s0, s14
 800285c:	eef0 0a67 	vmov.f32	s1, s15
 8002860:	f00a fa06 	bl	800cc70 <can1_ams_s03_voltages_2_s03v08_encode>
 8002864:	4603      	mov	r3, r0
 8002866:	461a      	mov	r2, r3
 8002868:	4baa      	ldr	r3, [pc, #680]	@ (8002b14 <voltageSendCan+0xb54>)
 800286a:	705a      	strb	r2, [r3, #1]
    can1_ams_s03_voltages_2.s03v09 = can1_ams_s03_voltages_2_s03v09_encode((float) rawVoltages[29] / 10000.0);
 800286c:	4ba8      	ldr	r3, [pc, #672]	@ (8002b10 <voltageSendCan+0xb50>)
 800286e:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8002870:	ee07 3a90 	vmov	s15, r3
 8002874:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002878:	ee17 0a90 	vmov	r0, s15
 800287c:	f7fd fe08 	bl	8000490 <__aeabi_f2d>
 8002880:	a3a1      	add	r3, pc, #644	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 8002882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002886:	f7fd ff85 	bl	8000794 <__aeabi_ddiv>
 800288a:	4602      	mov	r2, r0
 800288c:	460b      	mov	r3, r1
 800288e:	ec43 2b17 	vmov	d7, r2, r3
 8002892:	eeb0 0a47 	vmov.f32	s0, s14
 8002896:	eef0 0a67 	vmov.f32	s1, s15
 800289a:	f00a fa15 	bl	800ccc8 <can1_ams_s03_voltages_2_s03v09_encode>
 800289e:	4603      	mov	r3, r0
 80028a0:	461a      	mov	r2, r3
 80028a2:	4b9c      	ldr	r3, [pc, #624]	@ (8002b14 <voltageSendCan+0xb54>)
 80028a4:	709a      	strb	r2, [r3, #2]
    can1_ams_s03_voltages_2.s03v10 = can1_ams_s03_voltages_2_s03v10_encode((float) rawVoltages[30] / 10000.0);
 80028a6:	4b9a      	ldr	r3, [pc, #616]	@ (8002b10 <voltageSendCan+0xb50>)
 80028a8:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80028aa:	ee07 3a90 	vmov	s15, r3
 80028ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b2:	ee17 0a90 	vmov	r0, s15
 80028b6:	f7fd fdeb 	bl	8000490 <__aeabi_f2d>
 80028ba:	a393      	add	r3, pc, #588	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 80028bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028c0:	f7fd ff68 	bl	8000794 <__aeabi_ddiv>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	ec43 2b17 	vmov	d7, r2, r3
 80028cc:	eeb0 0a47 	vmov.f32	s0, s14
 80028d0:	eef0 0a67 	vmov.f32	s1, s15
 80028d4:	f00a fa24 	bl	800cd20 <can1_ams_s03_voltages_2_s03v10_encode>
 80028d8:	4603      	mov	r3, r0
 80028da:	461a      	mov	r2, r3
 80028dc:	4b8d      	ldr	r3, [pc, #564]	@ (8002b14 <voltageSendCan+0xb54>)
 80028de:	70da      	strb	r2, [r3, #3]
    can1_ams_s03_voltages_2.s03v11 = can1_ams_s03_voltages_2_s03v11_encode((float) rawVoltages[31] / 10000.0);
 80028e0:	4b8b      	ldr	r3, [pc, #556]	@ (8002b10 <voltageSendCan+0xb50>)
 80028e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028e4:	ee07 3a90 	vmov	s15, r3
 80028e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028ec:	ee17 0a90 	vmov	r0, s15
 80028f0:	f7fd fdce 	bl	8000490 <__aeabi_f2d>
 80028f4:	a384      	add	r3, pc, #528	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd ff4b 	bl	8000794 <__aeabi_ddiv>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	ec43 2b17 	vmov	d7, r2, r3
 8002906:	eeb0 0a47 	vmov.f32	s0, s14
 800290a:	eef0 0a67 	vmov.f32	s1, s15
 800290e:	f00a fa33 	bl	800cd78 <can1_ams_s03_voltages_2_s03v11_encode>
 8002912:	4603      	mov	r3, r0
 8002914:	461a      	mov	r2, r3
 8002916:	4b7f      	ldr	r3, [pc, #508]	@ (8002b14 <voltageSendCan+0xb54>)
 8002918:	711a      	strb	r2, [r3, #4]

    can1_ams_s03_voltages_2_pack(txData, &can1_ams_s03_voltages_2, CAN1_AMS_S03_VOLTAGES_2_LENGTH);
 800291a:	2205      	movs	r2, #5
 800291c:	497d      	ldr	r1, [pc, #500]	@ (8002b14 <voltageSendCan+0xb54>)
 800291e:	487e      	ldr	r0, [pc, #504]	@ (8002b18 <voltageSendCan+0xb58>)
 8002920:	f00a f910 	bl	800cb44 <can1_ams_s03_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S03_VOLTAGES_2_FRAME_ID;
 8002924:	4b7d      	ldr	r3, [pc, #500]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002926:	f240 225d 	movw	r2, #605	@ 0x25d
 800292a:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S03_VOLTAGES_2_LENGTH;
 800292c:	4b7b      	ldr	r3, [pc, #492]	@ (8002b1c <voltageSendCan+0xb5c>)
 800292e:	2205      	movs	r2, #5
 8002930:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8002932:	4b7a      	ldr	r3, [pc, #488]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002934:	2200      	movs	r2, #0
 8002936:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8002938:	4b78      	ldr	r3, [pc, #480]	@ (8002b1c <voltageSendCan+0xb5c>)
 800293a:	2200      	movs	r2, #0
 800293c:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 800293e:	2300      	movs	r3, #0
 8002940:	4a75      	ldr	r2, [pc, #468]	@ (8002b18 <voltageSendCan+0xb58>)
 8002942:	4976      	ldr	r1, [pc, #472]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002944:	4876      	ldr	r0, [pc, #472]	@ (8002b20 <voltageSendCan+0xb60>)
 8002946:	f004 f88d 	bl	8006a64 <HAL_CAN_AddTxMessage>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	f001 85e7 	beq.w	8004520 <voltageSendCan+0x2560>
      Error_Handler();
 8002952:	f003 f863 	bl	8005a1c <Error_Handler>
    break;
 8002956:	f001 bde3 	b.w	8004520 <voltageSendCan+0x2560>

  case 6:
    can1_ams_s04_voltages_1.s04v01 = can1_ams_s04_voltages_1_s04v01_encode((float) rawVoltages[32] / 10000.0);
 800295a:	4b6d      	ldr	r3, [pc, #436]	@ (8002b10 <voltageSendCan+0xb50>)
 800295c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002960:	ee07 3a90 	vmov	s15, r3
 8002964:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002968:	ee17 0a90 	vmov	r0, s15
 800296c:	f7fd fd90 	bl	8000490 <__aeabi_f2d>
 8002970:	a365      	add	r3, pc, #404	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 8002972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002976:	f7fd ff0d 	bl	8000794 <__aeabi_ddiv>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	ec43 2b17 	vmov	d7, r2, r3
 8002982:	eeb0 0a47 	vmov.f32	s0, s14
 8002986:	eef0 0a67 	vmov.f32	s1, s15
 800298a:	f00a fa99 	bl	800cec0 <can1_ams_s04_voltages_1_s04v01_encode>
 800298e:	4603      	mov	r3, r0
 8002990:	461a      	mov	r2, r3
 8002992:	4b64      	ldr	r3, [pc, #400]	@ (8002b24 <voltageSendCan+0xb64>)
 8002994:	701a      	strb	r2, [r3, #0]
    can1_ams_s04_voltages_1.s04v02 = can1_ams_s04_voltages_1_s04v02_encode((float) rawVoltages[33] / 10000.0);
 8002996:	4b5e      	ldr	r3, [pc, #376]	@ (8002b10 <voltageSendCan+0xb50>)
 8002998:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800299c:	ee07 3a90 	vmov	s15, r3
 80029a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029a4:	ee17 0a90 	vmov	r0, s15
 80029a8:	f7fd fd72 	bl	8000490 <__aeabi_f2d>
 80029ac:	a356      	add	r3, pc, #344	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 80029ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029b2:	f7fd feef 	bl	8000794 <__aeabi_ddiv>
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	ec43 2b17 	vmov	d7, r2, r3
 80029be:	eeb0 0a47 	vmov.f32	s0, s14
 80029c2:	eef0 0a67 	vmov.f32	s1, s15
 80029c6:	f00a faa7 	bl	800cf18 <can1_ams_s04_voltages_1_s04v02_encode>
 80029ca:	4603      	mov	r3, r0
 80029cc:	461a      	mov	r2, r3
 80029ce:	4b55      	ldr	r3, [pc, #340]	@ (8002b24 <voltageSendCan+0xb64>)
 80029d0:	705a      	strb	r2, [r3, #1]
    can1_ams_s04_voltages_1.s04v03 = can1_ams_s04_voltages_1_s04v03_encode((float) rawVoltages[34] / 10000.0);
 80029d2:	4b4f      	ldr	r3, [pc, #316]	@ (8002b10 <voltageSendCan+0xb50>)
 80029d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80029d8:	ee07 3a90 	vmov	s15, r3
 80029dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029e0:	ee17 0a90 	vmov	r0, s15
 80029e4:	f7fd fd54 	bl	8000490 <__aeabi_f2d>
 80029e8:	a347      	add	r3, pc, #284	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 80029ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ee:	f7fd fed1 	bl	8000794 <__aeabi_ddiv>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	ec43 2b17 	vmov	d7, r2, r3
 80029fa:	eeb0 0a47 	vmov.f32	s0, s14
 80029fe:	eef0 0a67 	vmov.f32	s1, s15
 8002a02:	f00a fab5 	bl	800cf70 <can1_ams_s04_voltages_1_s04v03_encode>
 8002a06:	4603      	mov	r3, r0
 8002a08:	461a      	mov	r2, r3
 8002a0a:	4b46      	ldr	r3, [pc, #280]	@ (8002b24 <voltageSendCan+0xb64>)
 8002a0c:	709a      	strb	r2, [r3, #2]
    can1_ams_s04_voltages_1.s04v04 = can1_ams_s04_voltages_1_s04v04_encode((float) rawVoltages[35] / 10000.0);
 8002a0e:	4b40      	ldr	r3, [pc, #256]	@ (8002b10 <voltageSendCan+0xb50>)
 8002a10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8002a14:	ee07 3a90 	vmov	s15, r3
 8002a18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a1c:	ee17 0a90 	vmov	r0, s15
 8002a20:	f7fd fd36 	bl	8000490 <__aeabi_f2d>
 8002a24:	a338      	add	r3, pc, #224	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 8002a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2a:	f7fd feb3 	bl	8000794 <__aeabi_ddiv>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	460b      	mov	r3, r1
 8002a32:	ec43 2b17 	vmov	d7, r2, r3
 8002a36:	eeb0 0a47 	vmov.f32	s0, s14
 8002a3a:	eef0 0a67 	vmov.f32	s1, s15
 8002a3e:	f00a fac3 	bl	800cfc8 <can1_ams_s04_voltages_1_s04v04_encode>
 8002a42:	4603      	mov	r3, r0
 8002a44:	461a      	mov	r2, r3
 8002a46:	4b37      	ldr	r3, [pc, #220]	@ (8002b24 <voltageSendCan+0xb64>)
 8002a48:	70da      	strb	r2, [r3, #3]
    can1_ams_s04_voltages_1.s04v05 = can1_ams_s04_voltages_1_s04v05_encode((float) rawVoltages[36] / 10000.0);
 8002a4a:	4b31      	ldr	r3, [pc, #196]	@ (8002b10 <voltageSendCan+0xb50>)
 8002a4c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8002a50:	ee07 3a90 	vmov	s15, r3
 8002a54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a58:	ee17 0a90 	vmov	r0, s15
 8002a5c:	f7fd fd18 	bl	8000490 <__aeabi_f2d>
 8002a60:	a329      	add	r3, pc, #164	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 8002a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a66:	f7fd fe95 	bl	8000794 <__aeabi_ddiv>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	ec43 2b17 	vmov	d7, r2, r3
 8002a72:	eeb0 0a47 	vmov.f32	s0, s14
 8002a76:	eef0 0a67 	vmov.f32	s1, s15
 8002a7a:	f00a fad1 	bl	800d020 <can1_ams_s04_voltages_1_s04v05_encode>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	461a      	mov	r2, r3
 8002a82:	4b28      	ldr	r3, [pc, #160]	@ (8002b24 <voltageSendCan+0xb64>)
 8002a84:	711a      	strb	r2, [r3, #4]
    can1_ams_s04_voltages_1.s04v06 = can1_ams_s04_voltages_1_s04v06_encode((float) rawVoltages[37] / 10000.0);
 8002a86:	4b22      	ldr	r3, [pc, #136]	@ (8002b10 <voltageSendCan+0xb50>)
 8002a88:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8002a8c:	ee07 3a90 	vmov	s15, r3
 8002a90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a94:	ee17 0a90 	vmov	r0, s15
 8002a98:	f7fd fcfa 	bl	8000490 <__aeabi_f2d>
 8002a9c:	a31a      	add	r3, pc, #104	@ (adr r3, 8002b08 <voltageSendCan+0xb48>)
 8002a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa2:	f7fd fe77 	bl	8000794 <__aeabi_ddiv>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	ec43 2b17 	vmov	d7, r2, r3
 8002aae:	eeb0 0a47 	vmov.f32	s0, s14
 8002ab2:	eef0 0a67 	vmov.f32	s1, s15
 8002ab6:	f00a fadf 	bl	800d078 <can1_ams_s04_voltages_1_s04v06_encode>
 8002aba:	4603      	mov	r3, r0
 8002abc:	461a      	mov	r2, r3
 8002abe:	4b19      	ldr	r3, [pc, #100]	@ (8002b24 <voltageSendCan+0xb64>)
 8002ac0:	715a      	strb	r2, [r3, #5]

    can1_ams_s04_voltages_1_pack(txData, &can1_ams_s04_voltages_1, CAN1_AMS_S04_VOLTAGES_1_LENGTH);
 8002ac2:	2206      	movs	r2, #6
 8002ac4:	4917      	ldr	r1, [pc, #92]	@ (8002b24 <voltageSendCan+0xb64>)
 8002ac6:	4814      	ldr	r0, [pc, #80]	@ (8002b18 <voltageSendCan+0xb58>)
 8002ac8:	f00a f980 	bl	800cdcc <can1_ams_s04_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S04_VOLTAGES_1_FRAME_ID;
 8002acc:	4b13      	ldr	r3, [pc, #76]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002ace:	f240 225e 	movw	r2, #606	@ 0x25e
 8002ad2:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S04_VOLTAGES_1_LENGTH;
 8002ad4:	4b11      	ldr	r3, [pc, #68]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002ad6:	2206      	movs	r2, #6
 8002ad8:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8002ada:	4b10      	ldr	r3, [pc, #64]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8002ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	4a0b      	ldr	r2, [pc, #44]	@ (8002b18 <voltageSendCan+0xb58>)
 8002aea:	490c      	ldr	r1, [pc, #48]	@ (8002b1c <voltageSendCan+0xb5c>)
 8002aec:	480c      	ldr	r0, [pc, #48]	@ (8002b20 <voltageSendCan+0xb60>)
 8002aee:	f003 ffb9 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	f001 8515 	beq.w	8004524 <voltageSendCan+0x2564>
      Error_Handler();
 8002afa:	f002 ff8f 	bl	8005a1c <Error_Handler>
    break;
 8002afe:	f001 bd11 	b.w	8004524 <voltageSendCan+0x2564>
 8002b02:	bf00      	nop
 8002b04:	f3af 8000 	nop.w
 8002b08:	00000000 	.word	0x00000000
 8002b0c:	40c38800 	.word	0x40c38800
 8002b10:	20000480 	.word	0x20000480
 8002b14:	200002f8 	.word	0x200002f8
 8002b18:	20000288 	.word	0x20000288
 8002b1c:	20000254 	.word	0x20000254
 8002b20:	2000011c 	.word	0x2000011c
 8002b24:	20000300 	.word	0x20000300

  case 7:
    can1_ams_s04_voltages_2.s04v07 = can1_ams_s04_voltages_2_s04v07_encode((float) rawVoltages[38] / 10000.0);
 8002b28:	4bb7      	ldr	r3, [pc, #732]	@ (8002e08 <voltageSendCan+0xe48>)
 8002b2a:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8002b2e:	ee07 3a90 	vmov	s15, r3
 8002b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b36:	ee17 0a90 	vmov	r0, s15
 8002b3a:	f7fd fca9 	bl	8000490 <__aeabi_f2d>
 8002b3e:	a3b0      	add	r3, pc, #704	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b44:	f7fd fe26 	bl	8000794 <__aeabi_ddiv>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	460b      	mov	r3, r1
 8002b4c:	ec43 2b17 	vmov	d7, r2, r3
 8002b50:	eeb0 0a47 	vmov.f32	s0, s14
 8002b54:	eef0 0a67 	vmov.f32	s1, s15
 8002b58:	f00a fb22 	bl	800d1a0 <can1_ams_s04_voltages_2_s04v07_encode>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4baa      	ldr	r3, [pc, #680]	@ (8002e0c <voltageSendCan+0xe4c>)
 8002b62:	701a      	strb	r2, [r3, #0]
    can1_ams_s04_voltages_2.s04v08 = can1_ams_s04_voltages_2_s04v08_encode((float) rawVoltages[39] / 10000.0);
 8002b64:	4ba8      	ldr	r3, [pc, #672]	@ (8002e08 <voltageSendCan+0xe48>)
 8002b66:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8002b6a:	ee07 3a90 	vmov	s15, r3
 8002b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b72:	ee17 0a90 	vmov	r0, s15
 8002b76:	f7fd fc8b 	bl	8000490 <__aeabi_f2d>
 8002b7a:	a3a1      	add	r3, pc, #644	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b80:	f7fd fe08 	bl	8000794 <__aeabi_ddiv>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	ec43 2b17 	vmov	d7, r2, r3
 8002b8c:	eeb0 0a47 	vmov.f32	s0, s14
 8002b90:	eef0 0a67 	vmov.f32	s1, s15
 8002b94:	f00a fb30 	bl	800d1f8 <can1_ams_s04_voltages_2_s04v08_encode>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	4b9b      	ldr	r3, [pc, #620]	@ (8002e0c <voltageSendCan+0xe4c>)
 8002b9e:	705a      	strb	r2, [r3, #1]
    can1_ams_s04_voltages_2.s04v09 = can1_ams_s04_voltages_2_s04v09_encode((float) rawVoltages[40] / 10000.0);
 8002ba0:	4b99      	ldr	r3, [pc, #612]	@ (8002e08 <voltageSendCan+0xe48>)
 8002ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ba6:	ee07 3a90 	vmov	s15, r3
 8002baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bae:	ee17 0a90 	vmov	r0, s15
 8002bb2:	f7fd fc6d 	bl	8000490 <__aeabi_f2d>
 8002bb6:	a392      	add	r3, pc, #584	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbc:	f7fd fdea 	bl	8000794 <__aeabi_ddiv>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	460b      	mov	r3, r1
 8002bc4:	ec43 2b17 	vmov	d7, r2, r3
 8002bc8:	eeb0 0a47 	vmov.f32	s0, s14
 8002bcc:	eef0 0a67 	vmov.f32	s1, s15
 8002bd0:	f00a fb3e 	bl	800d250 <can1_ams_s04_voltages_2_s04v09_encode>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	4b8c      	ldr	r3, [pc, #560]	@ (8002e0c <voltageSendCan+0xe4c>)
 8002bda:	709a      	strb	r2, [r3, #2]
    can1_ams_s04_voltages_2.s04v10 = can1_ams_s04_voltages_2_s04v10_encode((float) rawVoltages[41] / 10000.0);
 8002bdc:	4b8a      	ldr	r3, [pc, #552]	@ (8002e08 <voltageSendCan+0xe48>)
 8002bde:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002be2:	ee07 3a90 	vmov	s15, r3
 8002be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bea:	ee17 0a90 	vmov	r0, s15
 8002bee:	f7fd fc4f 	bl	8000490 <__aeabi_f2d>
 8002bf2:	a383      	add	r3, pc, #524	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf8:	f7fd fdcc 	bl	8000794 <__aeabi_ddiv>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	460b      	mov	r3, r1
 8002c00:	ec43 2b17 	vmov	d7, r2, r3
 8002c04:	eeb0 0a47 	vmov.f32	s0, s14
 8002c08:	eef0 0a67 	vmov.f32	s1, s15
 8002c0c:	f00a fb4c 	bl	800d2a8 <can1_ams_s04_voltages_2_s04v10_encode>
 8002c10:	4603      	mov	r3, r0
 8002c12:	461a      	mov	r2, r3
 8002c14:	4b7d      	ldr	r3, [pc, #500]	@ (8002e0c <voltageSendCan+0xe4c>)
 8002c16:	70da      	strb	r2, [r3, #3]

    can1_ams_s04_voltages_2_pack(txData, &can1_ams_s04_voltages_2, CAN1_AMS_S04_VOLTAGES_2_LENGTH);
 8002c18:	2205      	movs	r2, #5
 8002c1a:	497c      	ldr	r1, [pc, #496]	@ (8002e0c <voltageSendCan+0xe4c>)
 8002c1c:	487c      	ldr	r0, [pc, #496]	@ (8002e10 <voltageSendCan+0xe50>)
 8002c1e:	f00a fa55 	bl	800d0cc <can1_ams_s04_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S04_VOLTAGES_2_FRAME_ID;
 8002c22:	4b7c      	ldr	r3, [pc, #496]	@ (8002e14 <voltageSendCan+0xe54>)
 8002c24:	f240 225f 	movw	r2, #607	@ 0x25f
 8002c28:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S04_VOLTAGES_2_LENGTH;
 8002c2a:	4b7a      	ldr	r3, [pc, #488]	@ (8002e14 <voltageSendCan+0xe54>)
 8002c2c:	2205      	movs	r2, #5
 8002c2e:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8002c30:	4b78      	ldr	r3, [pc, #480]	@ (8002e14 <voltageSendCan+0xe54>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8002c36:	4b77      	ldr	r3, [pc, #476]	@ (8002e14 <voltageSendCan+0xe54>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	4a74      	ldr	r2, [pc, #464]	@ (8002e10 <voltageSendCan+0xe50>)
 8002c40:	4974      	ldr	r1, [pc, #464]	@ (8002e14 <voltageSendCan+0xe54>)
 8002c42:	4875      	ldr	r0, [pc, #468]	@ (8002e18 <voltageSendCan+0xe58>)
 8002c44:	f003 ff0e 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	f001 846c 	beq.w	8004528 <voltageSendCan+0x2568>
      Error_Handler();
 8002c50:	f002 fee4 	bl	8005a1c <Error_Handler>
    break;
 8002c54:	f001 bc68 	b.w	8004528 <voltageSendCan+0x2568>

  case 8:
    can1_ams_s05_voltages_1.s05v01 = can1_ams_s05_voltages_1_s05v01_encode((float) rawVoltages[42] / 10000.0);
 8002c58:	4b6b      	ldr	r3, [pc, #428]	@ (8002e08 <voltageSendCan+0xe48>)
 8002c5a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002c5e:	ee07 3a90 	vmov	s15, r3
 8002c62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c66:	ee17 0a90 	vmov	r0, s15
 8002c6a:	f7fd fc11 	bl	8000490 <__aeabi_f2d>
 8002c6e:	a364      	add	r3, pc, #400	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c74:	f7fd fd8e 	bl	8000794 <__aeabi_ddiv>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	ec43 2b17 	vmov	d7, r2, r3
 8002c80:	eeb0 0a47 	vmov.f32	s0, s14
 8002c84:	eef0 0a67 	vmov.f32	s1, s15
 8002c88:	f00a fbb2 	bl	800d3f0 <can1_ams_s05_voltages_1_s05v01_encode>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4b62      	ldr	r3, [pc, #392]	@ (8002e1c <voltageSendCan+0xe5c>)
 8002c92:	701a      	strb	r2, [r3, #0]
    can1_ams_s05_voltages_1.s05v02 = can1_ams_s05_voltages_1_s05v02_encode((float) rawVoltages[43] / 10000.0);
 8002c94:	4b5c      	ldr	r3, [pc, #368]	@ (8002e08 <voltageSendCan+0xe48>)
 8002c96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002c9a:	ee07 3a90 	vmov	s15, r3
 8002c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ca2:	ee17 0a90 	vmov	r0, s15
 8002ca6:	f7fd fbf3 	bl	8000490 <__aeabi_f2d>
 8002caa:	a355      	add	r3, pc, #340	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb0:	f7fd fd70 	bl	8000794 <__aeabi_ddiv>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	ec43 2b17 	vmov	d7, r2, r3
 8002cbc:	eeb0 0a47 	vmov.f32	s0, s14
 8002cc0:	eef0 0a67 	vmov.f32	s1, s15
 8002cc4:	f00a fbc0 	bl	800d448 <can1_ams_s05_voltages_1_s05v02_encode>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	461a      	mov	r2, r3
 8002ccc:	4b53      	ldr	r3, [pc, #332]	@ (8002e1c <voltageSendCan+0xe5c>)
 8002cce:	705a      	strb	r2, [r3, #1]
    can1_ams_s05_voltages_1.s05v03 = can1_ams_s05_voltages_1_s05v03_encode((float) rawVoltages[44] / 10000.0);
 8002cd0:	4b4d      	ldr	r3, [pc, #308]	@ (8002e08 <voltageSendCan+0xe48>)
 8002cd2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8002cd6:	ee07 3a90 	vmov	s15, r3
 8002cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cde:	ee17 0a90 	vmov	r0, s15
 8002ce2:	f7fd fbd5 	bl	8000490 <__aeabi_f2d>
 8002ce6:	a346      	add	r3, pc, #280	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cec:	f7fd fd52 	bl	8000794 <__aeabi_ddiv>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	ec43 2b17 	vmov	d7, r2, r3
 8002cf8:	eeb0 0a47 	vmov.f32	s0, s14
 8002cfc:	eef0 0a67 	vmov.f32	s1, s15
 8002d00:	f00a fbce 	bl	800d4a0 <can1_ams_s05_voltages_1_s05v03_encode>
 8002d04:	4603      	mov	r3, r0
 8002d06:	461a      	mov	r2, r3
 8002d08:	4b44      	ldr	r3, [pc, #272]	@ (8002e1c <voltageSendCan+0xe5c>)
 8002d0a:	709a      	strb	r2, [r3, #2]
    can1_ams_s05_voltages_1.s05v04 = can1_ams_s05_voltages_1_s05v04_encode((float) rawVoltages[45] / 10000.0);
 8002d0c:	4b3e      	ldr	r3, [pc, #248]	@ (8002e08 <voltageSendCan+0xe48>)
 8002d0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8002d12:	ee07 3a90 	vmov	s15, r3
 8002d16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d1a:	ee17 0a90 	vmov	r0, s15
 8002d1e:	f7fd fbb7 	bl	8000490 <__aeabi_f2d>
 8002d22:	a337      	add	r3, pc, #220	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d28:	f7fd fd34 	bl	8000794 <__aeabi_ddiv>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	460b      	mov	r3, r1
 8002d30:	ec43 2b17 	vmov	d7, r2, r3
 8002d34:	eeb0 0a47 	vmov.f32	s0, s14
 8002d38:	eef0 0a67 	vmov.f32	s1, s15
 8002d3c:	f00a fbdc 	bl	800d4f8 <can1_ams_s05_voltages_1_s05v04_encode>
 8002d40:	4603      	mov	r3, r0
 8002d42:	461a      	mov	r2, r3
 8002d44:	4b35      	ldr	r3, [pc, #212]	@ (8002e1c <voltageSendCan+0xe5c>)
 8002d46:	70da      	strb	r2, [r3, #3]
    can1_ams_s05_voltages_1.s05v05 = can1_ams_s05_voltages_1_s05v05_encode((float) rawVoltages[46] / 10000.0);
 8002d48:	4b2f      	ldr	r3, [pc, #188]	@ (8002e08 <voltageSendCan+0xe48>)
 8002d4a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8002d4e:	ee07 3a90 	vmov	s15, r3
 8002d52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d56:	ee17 0a90 	vmov	r0, s15
 8002d5a:	f7fd fb99 	bl	8000490 <__aeabi_f2d>
 8002d5e:	a328      	add	r3, pc, #160	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d64:	f7fd fd16 	bl	8000794 <__aeabi_ddiv>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	ec43 2b17 	vmov	d7, r2, r3
 8002d70:	eeb0 0a47 	vmov.f32	s0, s14
 8002d74:	eef0 0a67 	vmov.f32	s1, s15
 8002d78:	f00a fbea 	bl	800d550 <can1_ams_s05_voltages_1_s05v05_encode>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	461a      	mov	r2, r3
 8002d80:	4b26      	ldr	r3, [pc, #152]	@ (8002e1c <voltageSendCan+0xe5c>)
 8002d82:	711a      	strb	r2, [r3, #4]
    can1_ams_s05_voltages_1.s05v06 = can1_ams_s05_voltages_1_s05v06_encode((float) rawVoltages[47] / 10000.0);
 8002d84:	4b20      	ldr	r3, [pc, #128]	@ (8002e08 <voltageSendCan+0xe48>)
 8002d86:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8002d8a:	ee07 3a90 	vmov	s15, r3
 8002d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d92:	ee17 0a90 	vmov	r0, s15
 8002d96:	f7fd fb7b 	bl	8000490 <__aeabi_f2d>
 8002d9a:	a319      	add	r3, pc, #100	@ (adr r3, 8002e00 <voltageSendCan+0xe40>)
 8002d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002da0:	f7fd fcf8 	bl	8000794 <__aeabi_ddiv>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	ec43 2b17 	vmov	d7, r2, r3
 8002dac:	eeb0 0a47 	vmov.f32	s0, s14
 8002db0:	eef0 0a67 	vmov.f32	s1, s15
 8002db4:	f00a fbf8 	bl	800d5a8 <can1_ams_s05_voltages_1_s05v06_encode>
 8002db8:	4603      	mov	r3, r0
 8002dba:	461a      	mov	r2, r3
 8002dbc:	4b17      	ldr	r3, [pc, #92]	@ (8002e1c <voltageSendCan+0xe5c>)
 8002dbe:	715a      	strb	r2, [r3, #5]

    can1_ams_s05_voltages_1_pack(txData, &can1_ams_s05_voltages_1, CAN1_AMS_S05_VOLTAGES_1_LENGTH);
 8002dc0:	2206      	movs	r2, #6
 8002dc2:	4916      	ldr	r1, [pc, #88]	@ (8002e1c <voltageSendCan+0xe5c>)
 8002dc4:	4812      	ldr	r0, [pc, #72]	@ (8002e10 <voltageSendCan+0xe50>)
 8002dc6:	f00a fa99 	bl	800d2fc <can1_ams_s05_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S05_VOLTAGES_1_FRAME_ID;
 8002dca:	4b12      	ldr	r3, [pc, #72]	@ (8002e14 <voltageSendCan+0xe54>)
 8002dcc:	f44f 7218 	mov.w	r2, #608	@ 0x260
 8002dd0:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S05_VOLTAGES_1_LENGTH;
 8002dd2:	4b10      	ldr	r3, [pc, #64]	@ (8002e14 <voltageSendCan+0xe54>)
 8002dd4:	2206      	movs	r2, #6
 8002dd6:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8002dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8002e14 <voltageSendCan+0xe54>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8002dde:	4b0d      	ldr	r3, [pc, #52]	@ (8002e14 <voltageSendCan+0xe54>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8002de4:	2300      	movs	r3, #0
 8002de6:	4a0a      	ldr	r2, [pc, #40]	@ (8002e10 <voltageSendCan+0xe50>)
 8002de8:	490a      	ldr	r1, [pc, #40]	@ (8002e14 <voltageSendCan+0xe54>)
 8002dea:	480b      	ldr	r0, [pc, #44]	@ (8002e18 <voltageSendCan+0xe58>)
 8002dec:	f003 fe3a 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f001 839a 	beq.w	800452c <voltageSendCan+0x256c>
      Error_Handler();
 8002df8:	f002 fe10 	bl	8005a1c <Error_Handler>
    break;
 8002dfc:	f001 bb96 	b.w	800452c <voltageSendCan+0x256c>
 8002e00:	00000000 	.word	0x00000000
 8002e04:	40c38800 	.word	0x40c38800
 8002e08:	20000480 	.word	0x20000480
 8002e0c:	20000308 	.word	0x20000308
 8002e10:	20000288 	.word	0x20000288
 8002e14:	20000254 	.word	0x20000254
 8002e18:	2000011c 	.word	0x2000011c
 8002e1c:	20000310 	.word	0x20000310

  case 9:
    can1_ams_s05_voltages_2.s05v07 = can1_ams_s05_voltages_2_s05v07_encode((float) rawVoltages[48] / 10000.0);
 8002e20:	4bc7      	ldr	r3, [pc, #796]	@ (8003140 <voltageSendCan+0x1180>)
 8002e22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8002e26:	ee07 3a90 	vmov	s15, r3
 8002e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e2e:	ee17 0a90 	vmov	r0, s15
 8002e32:	f7fd fb2d 	bl	8000490 <__aeabi_f2d>
 8002e36:	a3c0      	add	r3, pc, #768	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8002e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3c:	f7fd fcaa 	bl	8000794 <__aeabi_ddiv>
 8002e40:	4602      	mov	r2, r0
 8002e42:	460b      	mov	r3, r1
 8002e44:	ec43 2b17 	vmov	d7, r2, r3
 8002e48:	eeb0 0a47 	vmov.f32	s0, s14
 8002e4c:	eef0 0a67 	vmov.f32	s1, s15
 8002e50:	f00a fc3e 	bl	800d6d0 <can1_ams_s05_voltages_2_s05v07_encode>
 8002e54:	4603      	mov	r3, r0
 8002e56:	461a      	mov	r2, r3
 8002e58:	4bba      	ldr	r3, [pc, #744]	@ (8003144 <voltageSendCan+0x1184>)
 8002e5a:	701a      	strb	r2, [r3, #0]
    can1_ams_s05_voltages_2.s05v08 = can1_ams_s05_voltages_2_s05v08_encode((float) rawVoltages[49] / 10000.0);
 8002e5c:	4bb8      	ldr	r3, [pc, #736]	@ (8003140 <voltageSendCan+0x1180>)
 8002e5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8002e62:	ee07 3a90 	vmov	s15, r3
 8002e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e6a:	ee17 0a90 	vmov	r0, s15
 8002e6e:	f7fd fb0f 	bl	8000490 <__aeabi_f2d>
 8002e72:	a3b1      	add	r3, pc, #708	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8002e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e78:	f7fd fc8c 	bl	8000794 <__aeabi_ddiv>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	ec43 2b17 	vmov	d7, r2, r3
 8002e84:	eeb0 0a47 	vmov.f32	s0, s14
 8002e88:	eef0 0a67 	vmov.f32	s1, s15
 8002e8c:	f00a fc4c 	bl	800d728 <can1_ams_s05_voltages_2_s05v08_encode>
 8002e90:	4603      	mov	r3, r0
 8002e92:	461a      	mov	r2, r3
 8002e94:	4bab      	ldr	r3, [pc, #684]	@ (8003144 <voltageSendCan+0x1184>)
 8002e96:	705a      	strb	r2, [r3, #1]
    can1_ams_s05_voltages_2.s05v09 = can1_ams_s05_voltages_2_s05v09_encode((float) rawVoltages[50] / 10000.0);
 8002e98:	4ba9      	ldr	r3, [pc, #676]	@ (8003140 <voltageSendCan+0x1180>)
 8002e9a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002e9e:	ee07 3a90 	vmov	s15, r3
 8002ea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ea6:	ee17 0a90 	vmov	r0, s15
 8002eaa:	f7fd faf1 	bl	8000490 <__aeabi_f2d>
 8002eae:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8002eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb4:	f7fd fc6e 	bl	8000794 <__aeabi_ddiv>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	460b      	mov	r3, r1
 8002ebc:	ec43 2b17 	vmov	d7, r2, r3
 8002ec0:	eeb0 0a47 	vmov.f32	s0, s14
 8002ec4:	eef0 0a67 	vmov.f32	s1, s15
 8002ec8:	f00a fc5a 	bl	800d780 <can1_ams_s05_voltages_2_s05v09_encode>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	461a      	mov	r2, r3
 8002ed0:	4b9c      	ldr	r3, [pc, #624]	@ (8003144 <voltageSendCan+0x1184>)
 8002ed2:	709a      	strb	r2, [r3, #2]
    can1_ams_s05_voltages_2.s05v10 = can1_ams_s05_voltages_2_s05v10_encode((float) rawVoltages[51] / 10000.0);
 8002ed4:	4b9a      	ldr	r3, [pc, #616]	@ (8003140 <voltageSendCan+0x1180>)
 8002ed6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8002eda:	ee07 3a90 	vmov	s15, r3
 8002ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ee2:	ee17 0a90 	vmov	r0, s15
 8002ee6:	f7fd fad3 	bl	8000490 <__aeabi_f2d>
 8002eea:	a393      	add	r3, pc, #588	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8002eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef0:	f7fd fc50 	bl	8000794 <__aeabi_ddiv>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	460b      	mov	r3, r1
 8002ef8:	ec43 2b17 	vmov	d7, r2, r3
 8002efc:	eeb0 0a47 	vmov.f32	s0, s14
 8002f00:	eef0 0a67 	vmov.f32	s1, s15
 8002f04:	f00a fc68 	bl	800d7d8 <can1_ams_s05_voltages_2_s05v10_encode>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	461a      	mov	r2, r3
 8002f0c:	4b8d      	ldr	r3, [pc, #564]	@ (8003144 <voltageSendCan+0x1184>)
 8002f0e:	70da      	strb	r2, [r3, #3]
    can1_ams_s05_voltages_2.s05v11 = can1_ams_s05_voltages_2_s05v11_encode((float) rawVoltages[52] / 10000.0);
 8002f10:	4b8b      	ldr	r3, [pc, #556]	@ (8003140 <voltageSendCan+0x1180>)
 8002f12:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8002f16:	ee07 3a90 	vmov	s15, r3
 8002f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f1e:	ee17 0a90 	vmov	r0, s15
 8002f22:	f7fd fab5 	bl	8000490 <__aeabi_f2d>
 8002f26:	a384      	add	r3, pc, #528	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8002f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f2c:	f7fd fc32 	bl	8000794 <__aeabi_ddiv>
 8002f30:	4602      	mov	r2, r0
 8002f32:	460b      	mov	r3, r1
 8002f34:	ec43 2b17 	vmov	d7, r2, r3
 8002f38:	eeb0 0a47 	vmov.f32	s0, s14
 8002f3c:	eef0 0a67 	vmov.f32	s1, s15
 8002f40:	f00a fc76 	bl	800d830 <can1_ams_s05_voltages_2_s05v11_encode>
 8002f44:	4603      	mov	r3, r0
 8002f46:	461a      	mov	r2, r3
 8002f48:	4b7e      	ldr	r3, [pc, #504]	@ (8003144 <voltageSendCan+0x1184>)
 8002f4a:	711a      	strb	r2, [r3, #4]

    can1_ams_s05_voltages_2_pack(txData, &can1_ams_s05_voltages_2, CAN1_AMS_S05_VOLTAGES_2_LENGTH);
 8002f4c:	2205      	movs	r2, #5
 8002f4e:	497d      	ldr	r1, [pc, #500]	@ (8003144 <voltageSendCan+0x1184>)
 8002f50:	487d      	ldr	r0, [pc, #500]	@ (8003148 <voltageSendCan+0x1188>)
 8002f52:	f00a fb53 	bl	800d5fc <can1_ams_s05_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S05_VOLTAGES_2_FRAME_ID;
 8002f56:	4b7d      	ldr	r3, [pc, #500]	@ (800314c <voltageSendCan+0x118c>)
 8002f58:	f240 2261 	movw	r2, #609	@ 0x261
 8002f5c:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S05_VOLTAGES_2_LENGTH;
 8002f5e:	4b7b      	ldr	r3, [pc, #492]	@ (800314c <voltageSendCan+0x118c>)
 8002f60:	2205      	movs	r2, #5
 8002f62:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8002f64:	4b79      	ldr	r3, [pc, #484]	@ (800314c <voltageSendCan+0x118c>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8002f6a:	4b78      	ldr	r3, [pc, #480]	@ (800314c <voltageSendCan+0x118c>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8002f70:	2300      	movs	r3, #0
 8002f72:	4a75      	ldr	r2, [pc, #468]	@ (8003148 <voltageSendCan+0x1188>)
 8002f74:	4975      	ldr	r1, [pc, #468]	@ (800314c <voltageSendCan+0x118c>)
 8002f76:	4876      	ldr	r0, [pc, #472]	@ (8003150 <voltageSendCan+0x1190>)
 8002f78:	f003 fd74 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f001 82d6 	beq.w	8004530 <voltageSendCan+0x2570>
      Error_Handler();
 8002f84:	f002 fd4a 	bl	8005a1c <Error_Handler>
    break;
 8002f88:	f001 bad2 	b.w	8004530 <voltageSendCan+0x2570>

  case 10:
    can1_ams_s06_voltages_1.s06v01 = can1_ams_s06_voltages_1_s06v01_encode((float) rawVoltages[53] / 10000.0);
 8002f8c:	4b6c      	ldr	r3, [pc, #432]	@ (8003140 <voltageSendCan+0x1180>)
 8002f8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8002f92:	ee07 3a90 	vmov	s15, r3
 8002f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f9a:	ee17 0a90 	vmov	r0, s15
 8002f9e:	f7fd fa77 	bl	8000490 <__aeabi_f2d>
 8002fa2:	a365      	add	r3, pc, #404	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8002fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa8:	f7fd fbf4 	bl	8000794 <__aeabi_ddiv>
 8002fac:	4602      	mov	r2, r0
 8002fae:	460b      	mov	r3, r1
 8002fb0:	ec43 2b17 	vmov	d7, r2, r3
 8002fb4:	eeb0 0a47 	vmov.f32	s0, s14
 8002fb8:	eef0 0a67 	vmov.f32	s1, s15
 8002fbc:	f00a fcdc 	bl	800d978 <can1_ams_s06_voltages_1_s06v01_encode>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	4b63      	ldr	r3, [pc, #396]	@ (8003154 <voltageSendCan+0x1194>)
 8002fc6:	701a      	strb	r2, [r3, #0]
    can1_ams_s06_voltages_1.s06v02 = can1_ams_s06_voltages_1_s06v02_encode((float) rawVoltages[54] / 10000.0);
 8002fc8:	4b5d      	ldr	r3, [pc, #372]	@ (8003140 <voltageSendCan+0x1180>)
 8002fca:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 8002fce:	ee07 3a90 	vmov	s15, r3
 8002fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fd6:	ee17 0a90 	vmov	r0, s15
 8002fda:	f7fd fa59 	bl	8000490 <__aeabi_f2d>
 8002fde:	a356      	add	r3, pc, #344	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8002fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fe4:	f7fd fbd6 	bl	8000794 <__aeabi_ddiv>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	ec43 2b17 	vmov	d7, r2, r3
 8002ff0:	eeb0 0a47 	vmov.f32	s0, s14
 8002ff4:	eef0 0a67 	vmov.f32	s1, s15
 8002ff8:	f00a fcea 	bl	800d9d0 <can1_ams_s06_voltages_1_s06v02_encode>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	461a      	mov	r2, r3
 8003000:	4b54      	ldr	r3, [pc, #336]	@ (8003154 <voltageSendCan+0x1194>)
 8003002:	705a      	strb	r2, [r3, #1]
    can1_ams_s06_voltages_1.s06v03 = can1_ams_s06_voltages_1_s06v03_encode((float) rawVoltages[55] / 10000.0);
 8003004:	4b4e      	ldr	r3, [pc, #312]	@ (8003140 <voltageSendCan+0x1180>)
 8003006:	f8b3 306e 	ldrh.w	r3, [r3, #110]	@ 0x6e
 800300a:	ee07 3a90 	vmov	s15, r3
 800300e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003012:	ee17 0a90 	vmov	r0, s15
 8003016:	f7fd fa3b 	bl	8000490 <__aeabi_f2d>
 800301a:	a347      	add	r3, pc, #284	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 800301c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003020:	f7fd fbb8 	bl	8000794 <__aeabi_ddiv>
 8003024:	4602      	mov	r2, r0
 8003026:	460b      	mov	r3, r1
 8003028:	ec43 2b17 	vmov	d7, r2, r3
 800302c:	eeb0 0a47 	vmov.f32	s0, s14
 8003030:	eef0 0a67 	vmov.f32	s1, s15
 8003034:	f00a fcf8 	bl	800da28 <can1_ams_s06_voltages_1_s06v03_encode>
 8003038:	4603      	mov	r3, r0
 800303a:	461a      	mov	r2, r3
 800303c:	4b45      	ldr	r3, [pc, #276]	@ (8003154 <voltageSendCan+0x1194>)
 800303e:	709a      	strb	r2, [r3, #2]
    can1_ams_s06_voltages_1.s06v04 = can1_ams_s06_voltages_1_s06v04_encode((float) rawVoltages[56] / 10000.0);
 8003040:	4b3f      	ldr	r3, [pc, #252]	@ (8003140 <voltageSendCan+0x1180>)
 8003042:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800304e:	ee17 0a90 	vmov	r0, s15
 8003052:	f7fd fa1d 	bl	8000490 <__aeabi_f2d>
 8003056:	a338      	add	r3, pc, #224	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8003058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305c:	f7fd fb9a 	bl	8000794 <__aeabi_ddiv>
 8003060:	4602      	mov	r2, r0
 8003062:	460b      	mov	r3, r1
 8003064:	ec43 2b17 	vmov	d7, r2, r3
 8003068:	eeb0 0a47 	vmov.f32	s0, s14
 800306c:	eef0 0a67 	vmov.f32	s1, s15
 8003070:	f00a fd06 	bl	800da80 <can1_ams_s06_voltages_1_s06v04_encode>
 8003074:	4603      	mov	r3, r0
 8003076:	461a      	mov	r2, r3
 8003078:	4b36      	ldr	r3, [pc, #216]	@ (8003154 <voltageSendCan+0x1194>)
 800307a:	70da      	strb	r2, [r3, #3]
    can1_ams_s06_voltages_1.s06v05 = can1_ams_s06_voltages_1_s06v05_encode((float) rawVoltages[57] / 10000.0);
 800307c:	4b30      	ldr	r3, [pc, #192]	@ (8003140 <voltageSendCan+0x1180>)
 800307e:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8003082:	ee07 3a90 	vmov	s15, r3
 8003086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800308a:	ee17 0a90 	vmov	r0, s15
 800308e:	f7fd f9ff 	bl	8000490 <__aeabi_f2d>
 8003092:	a329      	add	r3, pc, #164	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 8003094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003098:	f7fd fb7c 	bl	8000794 <__aeabi_ddiv>
 800309c:	4602      	mov	r2, r0
 800309e:	460b      	mov	r3, r1
 80030a0:	ec43 2b17 	vmov	d7, r2, r3
 80030a4:	eeb0 0a47 	vmov.f32	s0, s14
 80030a8:	eef0 0a67 	vmov.f32	s1, s15
 80030ac:	f00a fd14 	bl	800dad8 <can1_ams_s06_voltages_1_s06v05_encode>
 80030b0:	4603      	mov	r3, r0
 80030b2:	461a      	mov	r2, r3
 80030b4:	4b27      	ldr	r3, [pc, #156]	@ (8003154 <voltageSendCan+0x1194>)
 80030b6:	711a      	strb	r2, [r3, #4]
    can1_ams_s06_voltages_1.s06v06 = can1_ams_s06_voltages_1_s06v06_encode((float) rawVoltages[58] / 10000.0);
 80030b8:	4b21      	ldr	r3, [pc, #132]	@ (8003140 <voltageSendCan+0x1180>)
 80030ba:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 80030be:	ee07 3a90 	vmov	s15, r3
 80030c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030c6:	ee17 0a90 	vmov	r0, s15
 80030ca:	f7fd f9e1 	bl	8000490 <__aeabi_f2d>
 80030ce:	a31a      	add	r3, pc, #104	@ (adr r3, 8003138 <voltageSendCan+0x1178>)
 80030d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d4:	f7fd fb5e 	bl	8000794 <__aeabi_ddiv>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	ec43 2b17 	vmov	d7, r2, r3
 80030e0:	eeb0 0a47 	vmov.f32	s0, s14
 80030e4:	eef0 0a67 	vmov.f32	s1, s15
 80030e8:	f00a fd22 	bl	800db30 <can1_ams_s06_voltages_1_s06v06_encode>
 80030ec:	4603      	mov	r3, r0
 80030ee:	461a      	mov	r2, r3
 80030f0:	4b18      	ldr	r3, [pc, #96]	@ (8003154 <voltageSendCan+0x1194>)
 80030f2:	715a      	strb	r2, [r3, #5]

    can1_ams_s06_voltages_1_pack(txData, &can1_ams_s06_voltages_1, CAN1_AMS_S06_VOLTAGES_1_LENGTH);
 80030f4:	2206      	movs	r2, #6
 80030f6:	4917      	ldr	r1, [pc, #92]	@ (8003154 <voltageSendCan+0x1194>)
 80030f8:	4813      	ldr	r0, [pc, #76]	@ (8003148 <voltageSendCan+0x1188>)
 80030fa:	f00a fbc3 	bl	800d884 <can1_ams_s06_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S06_VOLTAGES_1_FRAME_ID;
 80030fe:	4b13      	ldr	r3, [pc, #76]	@ (800314c <voltageSendCan+0x118c>)
 8003100:	f240 2262 	movw	r2, #610	@ 0x262
 8003104:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S06_VOLTAGES_1_LENGTH;
 8003106:	4b11      	ldr	r3, [pc, #68]	@ (800314c <voltageSendCan+0x118c>)
 8003108:	2206      	movs	r2, #6
 800310a:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 800310c:	4b0f      	ldr	r3, [pc, #60]	@ (800314c <voltageSendCan+0x118c>)
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003112:	4b0e      	ldr	r3, [pc, #56]	@ (800314c <voltageSendCan+0x118c>)
 8003114:	2200      	movs	r2, #0
 8003116:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8003118:	2300      	movs	r3, #0
 800311a:	4a0b      	ldr	r2, [pc, #44]	@ (8003148 <voltageSendCan+0x1188>)
 800311c:	490b      	ldr	r1, [pc, #44]	@ (800314c <voltageSendCan+0x118c>)
 800311e:	480c      	ldr	r0, [pc, #48]	@ (8003150 <voltageSendCan+0x1190>)
 8003120:	f003 fca0 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	f001 8204 	beq.w	8004534 <voltageSendCan+0x2574>
      Error_Handler();
 800312c:	f002 fc76 	bl	8005a1c <Error_Handler>
    break;
 8003130:	f001 ba00 	b.w	8004534 <voltageSendCan+0x2574>
 8003134:	f3af 8000 	nop.w
 8003138:	00000000 	.word	0x00000000
 800313c:	40c38800 	.word	0x40c38800
 8003140:	20000480 	.word	0x20000480
 8003144:	20000318 	.word	0x20000318
 8003148:	20000288 	.word	0x20000288
 800314c:	20000254 	.word	0x20000254
 8003150:	2000011c 	.word	0x2000011c
 8003154:	20000320 	.word	0x20000320

  case 11:
    can1_ams_s06_voltages_2.s06v07 = can1_ams_s06_voltages_2_s06v07_encode((float) rawVoltages[59] / 10000.0);
 8003158:	4bb7      	ldr	r3, [pc, #732]	@ (8003438 <voltageSendCan+0x1478>)
 800315a:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 800315e:	ee07 3a90 	vmov	s15, r3
 8003162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003166:	ee17 0a90 	vmov	r0, s15
 800316a:	f7fd f991 	bl	8000490 <__aeabi_f2d>
 800316e:	a3b0      	add	r3, pc, #704	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 8003170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003174:	f7fd fb0e 	bl	8000794 <__aeabi_ddiv>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	ec43 2b17 	vmov	d7, r2, r3
 8003180:	eeb0 0a47 	vmov.f32	s0, s14
 8003184:	eef0 0a67 	vmov.f32	s1, s15
 8003188:	f00a fd66 	bl	800dc58 <can1_ams_s06_voltages_2_s06v07_encode>
 800318c:	4603      	mov	r3, r0
 800318e:	461a      	mov	r2, r3
 8003190:	4baa      	ldr	r3, [pc, #680]	@ (800343c <voltageSendCan+0x147c>)
 8003192:	701a      	strb	r2, [r3, #0]
    can1_ams_s06_voltages_2.s06v08 = can1_ams_s06_voltages_2_s06v08_encode((float) rawVoltages[60] / 10000.0);
 8003194:	4ba8      	ldr	r3, [pc, #672]	@ (8003438 <voltageSendCan+0x1478>)
 8003196:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 800319a:	ee07 3a90 	vmov	s15, r3
 800319e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031a2:	ee17 0a90 	vmov	r0, s15
 80031a6:	f7fd f973 	bl	8000490 <__aeabi_f2d>
 80031aa:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 80031ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b0:	f7fd faf0 	bl	8000794 <__aeabi_ddiv>
 80031b4:	4602      	mov	r2, r0
 80031b6:	460b      	mov	r3, r1
 80031b8:	ec43 2b17 	vmov	d7, r2, r3
 80031bc:	eeb0 0a47 	vmov.f32	s0, s14
 80031c0:	eef0 0a67 	vmov.f32	s1, s15
 80031c4:	f00a fd74 	bl	800dcb0 <can1_ams_s06_voltages_2_s06v08_encode>
 80031c8:	4603      	mov	r3, r0
 80031ca:	461a      	mov	r2, r3
 80031cc:	4b9b      	ldr	r3, [pc, #620]	@ (800343c <voltageSendCan+0x147c>)
 80031ce:	705a      	strb	r2, [r3, #1]
    can1_ams_s06_voltages_2.s06v09 = can1_ams_s06_voltages_2_s06v09_encode((float) rawVoltages[61] / 10000.0);
 80031d0:	4b99      	ldr	r3, [pc, #612]	@ (8003438 <voltageSendCan+0x1478>)
 80031d2:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 80031d6:	ee07 3a90 	vmov	s15, r3
 80031da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031de:	ee17 0a90 	vmov	r0, s15
 80031e2:	f7fd f955 	bl	8000490 <__aeabi_f2d>
 80031e6:	a392      	add	r3, pc, #584	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 80031e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ec:	f7fd fad2 	bl	8000794 <__aeabi_ddiv>
 80031f0:	4602      	mov	r2, r0
 80031f2:	460b      	mov	r3, r1
 80031f4:	ec43 2b17 	vmov	d7, r2, r3
 80031f8:	eeb0 0a47 	vmov.f32	s0, s14
 80031fc:	eef0 0a67 	vmov.f32	s1, s15
 8003200:	f00a fd82 	bl	800dd08 <can1_ams_s06_voltages_2_s06v09_encode>
 8003204:	4603      	mov	r3, r0
 8003206:	461a      	mov	r2, r3
 8003208:	4b8c      	ldr	r3, [pc, #560]	@ (800343c <voltageSendCan+0x147c>)
 800320a:	709a      	strb	r2, [r3, #2]
    can1_ams_s06_voltages_2.s06v10 = can1_ams_s06_voltages_2_s06v10_encode((float) rawVoltages[62] / 10000.0);
 800320c:	4b8a      	ldr	r3, [pc, #552]	@ (8003438 <voltageSendCan+0x1478>)
 800320e:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8003212:	ee07 3a90 	vmov	s15, r3
 8003216:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800321a:	ee17 0a90 	vmov	r0, s15
 800321e:	f7fd f937 	bl	8000490 <__aeabi_f2d>
 8003222:	a383      	add	r3, pc, #524	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 8003224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003228:	f7fd fab4 	bl	8000794 <__aeabi_ddiv>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	ec43 2b17 	vmov	d7, r2, r3
 8003234:	eeb0 0a47 	vmov.f32	s0, s14
 8003238:	eef0 0a67 	vmov.f32	s1, s15
 800323c:	f00a fd90 	bl	800dd60 <can1_ams_s06_voltages_2_s06v10_encode>
 8003240:	4603      	mov	r3, r0
 8003242:	461a      	mov	r2, r3
 8003244:	4b7d      	ldr	r3, [pc, #500]	@ (800343c <voltageSendCan+0x147c>)
 8003246:	70da      	strb	r2, [r3, #3]

    can1_ams_s06_voltages_2_pack(txData, &can1_ams_s06_voltages_2, CAN1_AMS_S06_VOLTAGES_2_LENGTH);
 8003248:	2205      	movs	r2, #5
 800324a:	497c      	ldr	r1, [pc, #496]	@ (800343c <voltageSendCan+0x147c>)
 800324c:	487c      	ldr	r0, [pc, #496]	@ (8003440 <voltageSendCan+0x1480>)
 800324e:	f00a fc99 	bl	800db84 <can1_ams_s06_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S06_VOLTAGES_2_FRAME_ID;
 8003252:	4b7c      	ldr	r3, [pc, #496]	@ (8003444 <voltageSendCan+0x1484>)
 8003254:	f240 2263 	movw	r2, #611	@ 0x263
 8003258:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S06_VOLTAGES_2_LENGTH;
 800325a:	4b7a      	ldr	r3, [pc, #488]	@ (8003444 <voltageSendCan+0x1484>)
 800325c:	2205      	movs	r2, #5
 800325e:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003260:	4b78      	ldr	r3, [pc, #480]	@ (8003444 <voltageSendCan+0x1484>)
 8003262:	2200      	movs	r2, #0
 8003264:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003266:	4b77      	ldr	r3, [pc, #476]	@ (8003444 <voltageSendCan+0x1484>)
 8003268:	2200      	movs	r2, #0
 800326a:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 800326c:	2300      	movs	r3, #0
 800326e:	4a74      	ldr	r2, [pc, #464]	@ (8003440 <voltageSendCan+0x1480>)
 8003270:	4974      	ldr	r1, [pc, #464]	@ (8003444 <voltageSendCan+0x1484>)
 8003272:	4875      	ldr	r0, [pc, #468]	@ (8003448 <voltageSendCan+0x1488>)
 8003274:	f003 fbf6 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	f001 815c 	beq.w	8004538 <voltageSendCan+0x2578>
      Error_Handler();
 8003280:	f002 fbcc 	bl	8005a1c <Error_Handler>
    break;
 8003284:	f001 b958 	b.w	8004538 <voltageSendCan+0x2578>

  case 12:
    can1_ams_s07_voltages_1.s07v01 = can1_ams_s07_voltages_1_s07v01_encode((float) rawVoltages[63] / 10000.0);
 8003288:	4b6b      	ldr	r3, [pc, #428]	@ (8003438 <voltageSendCan+0x1478>)
 800328a:	f8b3 307e 	ldrh.w	r3, [r3, #126]	@ 0x7e
 800328e:	ee07 3a90 	vmov	s15, r3
 8003292:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003296:	ee17 0a90 	vmov	r0, s15
 800329a:	f7fd f8f9 	bl	8000490 <__aeabi_f2d>
 800329e:	a364      	add	r3, pc, #400	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 80032a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032a4:	f7fd fa76 	bl	8000794 <__aeabi_ddiv>
 80032a8:	4602      	mov	r2, r0
 80032aa:	460b      	mov	r3, r1
 80032ac:	ec43 2b17 	vmov	d7, r2, r3
 80032b0:	eeb0 0a47 	vmov.f32	s0, s14
 80032b4:	eef0 0a67 	vmov.f32	s1, s15
 80032b8:	f00a fdf6 	bl	800dea8 <can1_ams_s07_voltages_1_s07v01_encode>
 80032bc:	4603      	mov	r3, r0
 80032be:	461a      	mov	r2, r3
 80032c0:	4b62      	ldr	r3, [pc, #392]	@ (800344c <voltageSendCan+0x148c>)
 80032c2:	701a      	strb	r2, [r3, #0]
    can1_ams_s07_voltages_1.s07v02 = can1_ams_s07_voltages_1_s07v02_encode((float) rawVoltages[64] / 10000.0);
 80032c4:	4b5c      	ldr	r3, [pc, #368]	@ (8003438 <voltageSendCan+0x1478>)
 80032c6:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 80032ca:	ee07 3a90 	vmov	s15, r3
 80032ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032d2:	ee17 0a90 	vmov	r0, s15
 80032d6:	f7fd f8db 	bl	8000490 <__aeabi_f2d>
 80032da:	a355      	add	r3, pc, #340	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 80032dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e0:	f7fd fa58 	bl	8000794 <__aeabi_ddiv>
 80032e4:	4602      	mov	r2, r0
 80032e6:	460b      	mov	r3, r1
 80032e8:	ec43 2b17 	vmov	d7, r2, r3
 80032ec:	eeb0 0a47 	vmov.f32	s0, s14
 80032f0:	eef0 0a67 	vmov.f32	s1, s15
 80032f4:	f00a fe04 	bl	800df00 <can1_ams_s07_voltages_1_s07v02_encode>
 80032f8:	4603      	mov	r3, r0
 80032fa:	461a      	mov	r2, r3
 80032fc:	4b53      	ldr	r3, [pc, #332]	@ (800344c <voltageSendCan+0x148c>)
 80032fe:	705a      	strb	r2, [r3, #1]
    can1_ams_s07_voltages_1.s07v03 = can1_ams_s07_voltages_1_s07v03_encode((float) rawVoltages[65] / 10000.0);
 8003300:	4b4d      	ldr	r3, [pc, #308]	@ (8003438 <voltageSendCan+0x1478>)
 8003302:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 8003306:	ee07 3a90 	vmov	s15, r3
 800330a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800330e:	ee17 0a90 	vmov	r0, s15
 8003312:	f7fd f8bd 	bl	8000490 <__aeabi_f2d>
 8003316:	a346      	add	r3, pc, #280	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 8003318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800331c:	f7fd fa3a 	bl	8000794 <__aeabi_ddiv>
 8003320:	4602      	mov	r2, r0
 8003322:	460b      	mov	r3, r1
 8003324:	ec43 2b17 	vmov	d7, r2, r3
 8003328:	eeb0 0a47 	vmov.f32	s0, s14
 800332c:	eef0 0a67 	vmov.f32	s1, s15
 8003330:	f00a fe12 	bl	800df58 <can1_ams_s07_voltages_1_s07v03_encode>
 8003334:	4603      	mov	r3, r0
 8003336:	461a      	mov	r2, r3
 8003338:	4b44      	ldr	r3, [pc, #272]	@ (800344c <voltageSendCan+0x148c>)
 800333a:	709a      	strb	r2, [r3, #2]
    can1_ams_s07_voltages_1.s07v04 = can1_ams_s07_voltages_1_s07v04_encode((float) rawVoltages[66] / 10000.0);
 800333c:	4b3e      	ldr	r3, [pc, #248]	@ (8003438 <voltageSendCan+0x1478>)
 800333e:	f8b3 3084 	ldrh.w	r3, [r3, #132]	@ 0x84
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800334a:	ee17 0a90 	vmov	r0, s15
 800334e:	f7fd f89f 	bl	8000490 <__aeabi_f2d>
 8003352:	a337      	add	r3, pc, #220	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 8003354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003358:	f7fd fa1c 	bl	8000794 <__aeabi_ddiv>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	ec43 2b17 	vmov	d7, r2, r3
 8003364:	eeb0 0a47 	vmov.f32	s0, s14
 8003368:	eef0 0a67 	vmov.f32	s1, s15
 800336c:	f00a fe20 	bl	800dfb0 <can1_ams_s07_voltages_1_s07v04_encode>
 8003370:	4603      	mov	r3, r0
 8003372:	461a      	mov	r2, r3
 8003374:	4b35      	ldr	r3, [pc, #212]	@ (800344c <voltageSendCan+0x148c>)
 8003376:	70da      	strb	r2, [r3, #3]
    can1_ams_s07_voltages_1.s07v05 = can1_ams_s07_voltages_1_s07v05_encode((float) rawVoltages[67] / 10000.0);
 8003378:	4b2f      	ldr	r3, [pc, #188]	@ (8003438 <voltageSendCan+0x1478>)
 800337a:	f8b3 3086 	ldrh.w	r3, [r3, #134]	@ 0x86
 800337e:	ee07 3a90 	vmov	s15, r3
 8003382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003386:	ee17 0a90 	vmov	r0, s15
 800338a:	f7fd f881 	bl	8000490 <__aeabi_f2d>
 800338e:	a328      	add	r3, pc, #160	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 8003390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003394:	f7fd f9fe 	bl	8000794 <__aeabi_ddiv>
 8003398:	4602      	mov	r2, r0
 800339a:	460b      	mov	r3, r1
 800339c:	ec43 2b17 	vmov	d7, r2, r3
 80033a0:	eeb0 0a47 	vmov.f32	s0, s14
 80033a4:	eef0 0a67 	vmov.f32	s1, s15
 80033a8:	f00a fe2e 	bl	800e008 <can1_ams_s07_voltages_1_s07v05_encode>
 80033ac:	4603      	mov	r3, r0
 80033ae:	461a      	mov	r2, r3
 80033b0:	4b26      	ldr	r3, [pc, #152]	@ (800344c <voltageSendCan+0x148c>)
 80033b2:	711a      	strb	r2, [r3, #4]
    can1_ams_s07_voltages_1.s07v06 = can1_ams_s07_voltages_1_s07v06_encode((float) rawVoltages[68] / 10000.0);
 80033b4:	4b20      	ldr	r3, [pc, #128]	@ (8003438 <voltageSendCan+0x1478>)
 80033b6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80033ba:	ee07 3a90 	vmov	s15, r3
 80033be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033c2:	ee17 0a90 	vmov	r0, s15
 80033c6:	f7fd f863 	bl	8000490 <__aeabi_f2d>
 80033ca:	a319      	add	r3, pc, #100	@ (adr r3, 8003430 <voltageSendCan+0x1470>)
 80033cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d0:	f7fd f9e0 	bl	8000794 <__aeabi_ddiv>
 80033d4:	4602      	mov	r2, r0
 80033d6:	460b      	mov	r3, r1
 80033d8:	ec43 2b17 	vmov	d7, r2, r3
 80033dc:	eeb0 0a47 	vmov.f32	s0, s14
 80033e0:	eef0 0a67 	vmov.f32	s1, s15
 80033e4:	f00a fe3c 	bl	800e060 <can1_ams_s07_voltages_1_s07v06_encode>
 80033e8:	4603      	mov	r3, r0
 80033ea:	461a      	mov	r2, r3
 80033ec:	4b17      	ldr	r3, [pc, #92]	@ (800344c <voltageSendCan+0x148c>)
 80033ee:	715a      	strb	r2, [r3, #5]

    can1_ams_s07_voltages_1_pack(txData, &can1_ams_s07_voltages_1, CAN1_AMS_S07_VOLTAGES_1_LENGTH);
 80033f0:	2206      	movs	r2, #6
 80033f2:	4916      	ldr	r1, [pc, #88]	@ (800344c <voltageSendCan+0x148c>)
 80033f4:	4812      	ldr	r0, [pc, #72]	@ (8003440 <voltageSendCan+0x1480>)
 80033f6:	f00a fcdd 	bl	800ddb4 <can1_ams_s07_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S07_VOLTAGES_1_FRAME_ID;
 80033fa:	4b12      	ldr	r3, [pc, #72]	@ (8003444 <voltageSendCan+0x1484>)
 80033fc:	f44f 7219 	mov.w	r2, #612	@ 0x264
 8003400:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S07_VOLTAGES_1_LENGTH;
 8003402:	4b10      	ldr	r3, [pc, #64]	@ (8003444 <voltageSendCan+0x1484>)
 8003404:	2206      	movs	r2, #6
 8003406:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003408:	4b0e      	ldr	r3, [pc, #56]	@ (8003444 <voltageSendCan+0x1484>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 800340e:	4b0d      	ldr	r3, [pc, #52]	@ (8003444 <voltageSendCan+0x1484>)
 8003410:	2200      	movs	r2, #0
 8003412:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8003414:	2300      	movs	r3, #0
 8003416:	4a0a      	ldr	r2, [pc, #40]	@ (8003440 <voltageSendCan+0x1480>)
 8003418:	490a      	ldr	r1, [pc, #40]	@ (8003444 <voltageSendCan+0x1484>)
 800341a:	480b      	ldr	r0, [pc, #44]	@ (8003448 <voltageSendCan+0x1488>)
 800341c:	f003 fb22 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003420:	4603      	mov	r3, r0
 8003422:	2b00      	cmp	r3, #0
 8003424:	f001 808a 	beq.w	800453c <voltageSendCan+0x257c>
      Error_Handler();
 8003428:	f002 faf8 	bl	8005a1c <Error_Handler>
    break;
 800342c:	f001 b886 	b.w	800453c <voltageSendCan+0x257c>
 8003430:	00000000 	.word	0x00000000
 8003434:	40c38800 	.word	0x40c38800
 8003438:	20000480 	.word	0x20000480
 800343c:	20000328 	.word	0x20000328
 8003440:	20000288 	.word	0x20000288
 8003444:	20000254 	.word	0x20000254
 8003448:	2000011c 	.word	0x2000011c
 800344c:	20000330 	.word	0x20000330

  case 13:
    can1_ams_s07_voltages_2.s07v07 = can1_ams_s07_voltages_2_s07v07_encode((float) rawVoltages[69] / 10000.0);
 8003450:	4bc7      	ldr	r3, [pc, #796]	@ (8003770 <voltageSendCan+0x17b0>)
 8003452:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8003456:	ee07 3a90 	vmov	s15, r3
 800345a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800345e:	ee17 0a90 	vmov	r0, s15
 8003462:	f7fd f815 	bl	8000490 <__aeabi_f2d>
 8003466:	a3c0      	add	r3, pc, #768	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 8003468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346c:	f7fd f992 	bl	8000794 <__aeabi_ddiv>
 8003470:	4602      	mov	r2, r0
 8003472:	460b      	mov	r3, r1
 8003474:	ec43 2b17 	vmov	d7, r2, r3
 8003478:	eeb0 0a47 	vmov.f32	s0, s14
 800347c:	eef0 0a67 	vmov.f32	s1, s15
 8003480:	f00a fe82 	bl	800e188 <can1_ams_s07_voltages_2_s07v07_encode>
 8003484:	4603      	mov	r3, r0
 8003486:	461a      	mov	r2, r3
 8003488:	4bba      	ldr	r3, [pc, #744]	@ (8003774 <voltageSendCan+0x17b4>)
 800348a:	701a      	strb	r2, [r3, #0]
    can1_ams_s07_voltages_2.s07v08 = can1_ams_s07_voltages_2_s07v08_encode((float) rawVoltages[70] / 10000.0);
 800348c:	4bb8      	ldr	r3, [pc, #736]	@ (8003770 <voltageSendCan+0x17b0>)
 800348e:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 8003492:	ee07 3a90 	vmov	s15, r3
 8003496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349a:	ee17 0a90 	vmov	r0, s15
 800349e:	f7fc fff7 	bl	8000490 <__aeabi_f2d>
 80034a2:	a3b1      	add	r3, pc, #708	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	f7fd f974 	bl	8000794 <__aeabi_ddiv>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	ec43 2b17 	vmov	d7, r2, r3
 80034b4:	eeb0 0a47 	vmov.f32	s0, s14
 80034b8:	eef0 0a67 	vmov.f32	s1, s15
 80034bc:	f00a fe90 	bl	800e1e0 <can1_ams_s07_voltages_2_s07v08_encode>
 80034c0:	4603      	mov	r3, r0
 80034c2:	461a      	mov	r2, r3
 80034c4:	4bab      	ldr	r3, [pc, #684]	@ (8003774 <voltageSendCan+0x17b4>)
 80034c6:	705a      	strb	r2, [r3, #1]
    can1_ams_s07_voltages_2.s07v09 = can1_ams_s07_voltages_2_s07v09_encode((float) rawVoltages[71] / 10000.0);
 80034c8:	4ba9      	ldr	r3, [pc, #676]	@ (8003770 <voltageSendCan+0x17b0>)
 80034ca:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 80034ce:	ee07 3a90 	vmov	s15, r3
 80034d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034d6:	ee17 0a90 	vmov	r0, s15
 80034da:	f7fc ffd9 	bl	8000490 <__aeabi_f2d>
 80034de:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 80034e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034e4:	f7fd f956 	bl	8000794 <__aeabi_ddiv>
 80034e8:	4602      	mov	r2, r0
 80034ea:	460b      	mov	r3, r1
 80034ec:	ec43 2b17 	vmov	d7, r2, r3
 80034f0:	eeb0 0a47 	vmov.f32	s0, s14
 80034f4:	eef0 0a67 	vmov.f32	s1, s15
 80034f8:	f00a fe9e 	bl	800e238 <can1_ams_s07_voltages_2_s07v09_encode>
 80034fc:	4603      	mov	r3, r0
 80034fe:	461a      	mov	r2, r3
 8003500:	4b9c      	ldr	r3, [pc, #624]	@ (8003774 <voltageSendCan+0x17b4>)
 8003502:	709a      	strb	r2, [r3, #2]
    can1_ams_s07_voltages_2.s07v10 = can1_ams_s07_voltages_2_s07v10_encode((float) rawVoltages[72] / 10000.0);
 8003504:	4b9a      	ldr	r3, [pc, #616]	@ (8003770 <voltageSendCan+0x17b0>)
 8003506:	f8b3 3090 	ldrh.w	r3, [r3, #144]	@ 0x90
 800350a:	ee07 3a90 	vmov	s15, r3
 800350e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003512:	ee17 0a90 	vmov	r0, s15
 8003516:	f7fc ffbb 	bl	8000490 <__aeabi_f2d>
 800351a:	a393      	add	r3, pc, #588	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 800351c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003520:	f7fd f938 	bl	8000794 <__aeabi_ddiv>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	ec43 2b17 	vmov	d7, r2, r3
 800352c:	eeb0 0a47 	vmov.f32	s0, s14
 8003530:	eef0 0a67 	vmov.f32	s1, s15
 8003534:	f00a feac 	bl	800e290 <can1_ams_s07_voltages_2_s07v10_encode>
 8003538:	4603      	mov	r3, r0
 800353a:	461a      	mov	r2, r3
 800353c:	4b8d      	ldr	r3, [pc, #564]	@ (8003774 <voltageSendCan+0x17b4>)
 800353e:	70da      	strb	r2, [r3, #3]
    can1_ams_s07_voltages_2.s07v11 = can1_ams_s07_voltages_2_s07v11_encode((float) rawVoltages[73] / 10000.0);
 8003540:	4b8b      	ldr	r3, [pc, #556]	@ (8003770 <voltageSendCan+0x17b0>)
 8003542:	f8b3 3092 	ldrh.w	r3, [r3, #146]	@ 0x92
 8003546:	ee07 3a90 	vmov	s15, r3
 800354a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800354e:	ee17 0a90 	vmov	r0, s15
 8003552:	f7fc ff9d 	bl	8000490 <__aeabi_f2d>
 8003556:	a384      	add	r3, pc, #528	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 8003558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800355c:	f7fd f91a 	bl	8000794 <__aeabi_ddiv>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	ec43 2b17 	vmov	d7, r2, r3
 8003568:	eeb0 0a47 	vmov.f32	s0, s14
 800356c:	eef0 0a67 	vmov.f32	s1, s15
 8003570:	f00a feba 	bl	800e2e8 <can1_ams_s07_voltages_2_s07v11_encode>
 8003574:	4603      	mov	r3, r0
 8003576:	461a      	mov	r2, r3
 8003578:	4b7e      	ldr	r3, [pc, #504]	@ (8003774 <voltageSendCan+0x17b4>)
 800357a:	711a      	strb	r2, [r3, #4]

    can1_ams_s07_voltages_2_pack(txData, &can1_ams_s07_voltages_2, CAN1_AMS_S07_VOLTAGES_2_LENGTH);
 800357c:	2205      	movs	r2, #5
 800357e:	497d      	ldr	r1, [pc, #500]	@ (8003774 <voltageSendCan+0x17b4>)
 8003580:	487d      	ldr	r0, [pc, #500]	@ (8003778 <voltageSendCan+0x17b8>)
 8003582:	f00a fd97 	bl	800e0b4 <can1_ams_s07_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S07_VOLTAGES_2_FRAME_ID;
 8003586:	4b7d      	ldr	r3, [pc, #500]	@ (800377c <voltageSendCan+0x17bc>)
 8003588:	f240 2265 	movw	r2, #613	@ 0x265
 800358c:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S07_VOLTAGES_2_LENGTH;
 800358e:	4b7b      	ldr	r3, [pc, #492]	@ (800377c <voltageSendCan+0x17bc>)
 8003590:	2205      	movs	r2, #5
 8003592:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003594:	4b79      	ldr	r3, [pc, #484]	@ (800377c <voltageSendCan+0x17bc>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 800359a:	4b78      	ldr	r3, [pc, #480]	@ (800377c <voltageSendCan+0x17bc>)
 800359c:	2200      	movs	r2, #0
 800359e:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80035a0:	2300      	movs	r3, #0
 80035a2:	4a75      	ldr	r2, [pc, #468]	@ (8003778 <voltageSendCan+0x17b8>)
 80035a4:	4975      	ldr	r1, [pc, #468]	@ (800377c <voltageSendCan+0x17bc>)
 80035a6:	4876      	ldr	r0, [pc, #472]	@ (8003780 <voltageSendCan+0x17c0>)
 80035a8:	f003 fa5c 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	f000 87c6 	beq.w	8004540 <voltageSendCan+0x2580>
      Error_Handler();
 80035b4:	f002 fa32 	bl	8005a1c <Error_Handler>
    break;
 80035b8:	f000 bfc2 	b.w	8004540 <voltageSendCan+0x2580>

  case 14:
    can1_ams_s08_voltages_1.s08v01 = can1_ams_s08_voltages_1_s08v01_encode((float) rawVoltages[74] / 10000.0);
 80035bc:	4b6c      	ldr	r3, [pc, #432]	@ (8003770 <voltageSendCan+0x17b0>)
 80035be:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 80035c2:	ee07 3a90 	vmov	s15, r3
 80035c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ca:	ee17 0a90 	vmov	r0, s15
 80035ce:	f7fc ff5f 	bl	8000490 <__aeabi_f2d>
 80035d2:	a365      	add	r3, pc, #404	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 80035d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035d8:	f7fd f8dc 	bl	8000794 <__aeabi_ddiv>
 80035dc:	4602      	mov	r2, r0
 80035de:	460b      	mov	r3, r1
 80035e0:	ec43 2b17 	vmov	d7, r2, r3
 80035e4:	eeb0 0a47 	vmov.f32	s0, s14
 80035e8:	eef0 0a67 	vmov.f32	s1, s15
 80035ec:	f00a ff20 	bl	800e430 <can1_ams_s08_voltages_1_s08v01_encode>
 80035f0:	4603      	mov	r3, r0
 80035f2:	461a      	mov	r2, r3
 80035f4:	4b63      	ldr	r3, [pc, #396]	@ (8003784 <voltageSendCan+0x17c4>)
 80035f6:	701a      	strb	r2, [r3, #0]
    can1_ams_s08_voltages_1.s08v02 = can1_ams_s08_voltages_1_s08v02_encode((float) rawVoltages[75] / 10000.0);
 80035f8:	4b5d      	ldr	r3, [pc, #372]	@ (8003770 <voltageSendCan+0x17b0>)
 80035fa:	f8b3 3096 	ldrh.w	r3, [r3, #150]	@ 0x96
 80035fe:	ee07 3a90 	vmov	s15, r3
 8003602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003606:	ee17 0a90 	vmov	r0, s15
 800360a:	f7fc ff41 	bl	8000490 <__aeabi_f2d>
 800360e:	a356      	add	r3, pc, #344	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 8003610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003614:	f7fd f8be 	bl	8000794 <__aeabi_ddiv>
 8003618:	4602      	mov	r2, r0
 800361a:	460b      	mov	r3, r1
 800361c:	ec43 2b17 	vmov	d7, r2, r3
 8003620:	eeb0 0a47 	vmov.f32	s0, s14
 8003624:	eef0 0a67 	vmov.f32	s1, s15
 8003628:	f00a ff2e 	bl	800e488 <can1_ams_s08_voltages_1_s08v02_encode>
 800362c:	4603      	mov	r3, r0
 800362e:	461a      	mov	r2, r3
 8003630:	4b54      	ldr	r3, [pc, #336]	@ (8003784 <voltageSendCan+0x17c4>)
 8003632:	705a      	strb	r2, [r3, #1]
    can1_ams_s08_voltages_1.s08v03 = can1_ams_s08_voltages_1_s08v03_encode((float) rawVoltages[76] / 10000.0);
 8003634:	4b4e      	ldr	r3, [pc, #312]	@ (8003770 <voltageSendCan+0x17b0>)
 8003636:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 800363a:	ee07 3a90 	vmov	s15, r3
 800363e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003642:	ee17 0a90 	vmov	r0, s15
 8003646:	f7fc ff23 	bl	8000490 <__aeabi_f2d>
 800364a:	a347      	add	r3, pc, #284	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 800364c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003650:	f7fd f8a0 	bl	8000794 <__aeabi_ddiv>
 8003654:	4602      	mov	r2, r0
 8003656:	460b      	mov	r3, r1
 8003658:	ec43 2b17 	vmov	d7, r2, r3
 800365c:	eeb0 0a47 	vmov.f32	s0, s14
 8003660:	eef0 0a67 	vmov.f32	s1, s15
 8003664:	f00a ff3c 	bl	800e4e0 <can1_ams_s08_voltages_1_s08v03_encode>
 8003668:	4603      	mov	r3, r0
 800366a:	461a      	mov	r2, r3
 800366c:	4b45      	ldr	r3, [pc, #276]	@ (8003784 <voltageSendCan+0x17c4>)
 800366e:	709a      	strb	r2, [r3, #2]
    can1_ams_s08_voltages_1.s08v04 = can1_ams_s08_voltages_1_s08v04_encode((float) rawVoltages[77] / 10000.0);
 8003670:	4b3f      	ldr	r3, [pc, #252]	@ (8003770 <voltageSendCan+0x17b0>)
 8003672:	f8b3 309a 	ldrh.w	r3, [r3, #154]	@ 0x9a
 8003676:	ee07 3a90 	vmov	s15, r3
 800367a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800367e:	ee17 0a90 	vmov	r0, s15
 8003682:	f7fc ff05 	bl	8000490 <__aeabi_f2d>
 8003686:	a338      	add	r3, pc, #224	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 8003688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800368c:	f7fd f882 	bl	8000794 <__aeabi_ddiv>
 8003690:	4602      	mov	r2, r0
 8003692:	460b      	mov	r3, r1
 8003694:	ec43 2b17 	vmov	d7, r2, r3
 8003698:	eeb0 0a47 	vmov.f32	s0, s14
 800369c:	eef0 0a67 	vmov.f32	s1, s15
 80036a0:	f00a ff4a 	bl	800e538 <can1_ams_s08_voltages_1_s08v04_encode>
 80036a4:	4603      	mov	r3, r0
 80036a6:	461a      	mov	r2, r3
 80036a8:	4b36      	ldr	r3, [pc, #216]	@ (8003784 <voltageSendCan+0x17c4>)
 80036aa:	70da      	strb	r2, [r3, #3]
    can1_ams_s08_voltages_1.s08v05 = can1_ams_s08_voltages_1_s08v05_encode((float) rawVoltages[78] / 10000.0);
 80036ac:	4b30      	ldr	r3, [pc, #192]	@ (8003770 <voltageSendCan+0x17b0>)
 80036ae:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 80036b2:	ee07 3a90 	vmov	s15, r3
 80036b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036ba:	ee17 0a90 	vmov	r0, s15
 80036be:	f7fc fee7 	bl	8000490 <__aeabi_f2d>
 80036c2:	a329      	add	r3, pc, #164	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 80036c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c8:	f7fd f864 	bl	8000794 <__aeabi_ddiv>
 80036cc:	4602      	mov	r2, r0
 80036ce:	460b      	mov	r3, r1
 80036d0:	ec43 2b17 	vmov	d7, r2, r3
 80036d4:	eeb0 0a47 	vmov.f32	s0, s14
 80036d8:	eef0 0a67 	vmov.f32	s1, s15
 80036dc:	f00a ff58 	bl	800e590 <can1_ams_s08_voltages_1_s08v05_encode>
 80036e0:	4603      	mov	r3, r0
 80036e2:	461a      	mov	r2, r3
 80036e4:	4b27      	ldr	r3, [pc, #156]	@ (8003784 <voltageSendCan+0x17c4>)
 80036e6:	711a      	strb	r2, [r3, #4]
    can1_ams_s08_voltages_1.s08v06 = can1_ams_s08_voltages_1_s08v06_encode((float) rawVoltages[79] / 10000.0);
 80036e8:	4b21      	ldr	r3, [pc, #132]	@ (8003770 <voltageSendCan+0x17b0>)
 80036ea:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 80036ee:	ee07 3a90 	vmov	s15, r3
 80036f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036f6:	ee17 0a90 	vmov	r0, s15
 80036fa:	f7fc fec9 	bl	8000490 <__aeabi_f2d>
 80036fe:	a31a      	add	r3, pc, #104	@ (adr r3, 8003768 <voltageSendCan+0x17a8>)
 8003700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003704:	f7fd f846 	bl	8000794 <__aeabi_ddiv>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	ec43 2b17 	vmov	d7, r2, r3
 8003710:	eeb0 0a47 	vmov.f32	s0, s14
 8003714:	eef0 0a67 	vmov.f32	s1, s15
 8003718:	f00a ff66 	bl	800e5e8 <can1_ams_s08_voltages_1_s08v06_encode>
 800371c:	4603      	mov	r3, r0
 800371e:	461a      	mov	r2, r3
 8003720:	4b18      	ldr	r3, [pc, #96]	@ (8003784 <voltageSendCan+0x17c4>)
 8003722:	715a      	strb	r2, [r3, #5]

    can1_ams_s08_voltages_1_pack(txData, &can1_ams_s08_voltages_1, CAN1_AMS_S08_VOLTAGES_1_LENGTH);
 8003724:	2206      	movs	r2, #6
 8003726:	4917      	ldr	r1, [pc, #92]	@ (8003784 <voltageSendCan+0x17c4>)
 8003728:	4813      	ldr	r0, [pc, #76]	@ (8003778 <voltageSendCan+0x17b8>)
 800372a:	f00a fe07 	bl	800e33c <can1_ams_s08_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S08_VOLTAGES_1_FRAME_ID;
 800372e:	4b13      	ldr	r3, [pc, #76]	@ (800377c <voltageSendCan+0x17bc>)
 8003730:	f240 2266 	movw	r2, #614	@ 0x266
 8003734:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S08_VOLTAGES_1_LENGTH;
 8003736:	4b11      	ldr	r3, [pc, #68]	@ (800377c <voltageSendCan+0x17bc>)
 8003738:	2206      	movs	r2, #6
 800373a:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 800373c:	4b0f      	ldr	r3, [pc, #60]	@ (800377c <voltageSendCan+0x17bc>)
 800373e:	2200      	movs	r2, #0
 8003740:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003742:	4b0e      	ldr	r3, [pc, #56]	@ (800377c <voltageSendCan+0x17bc>)
 8003744:	2200      	movs	r2, #0
 8003746:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8003748:	2300      	movs	r3, #0
 800374a:	4a0b      	ldr	r2, [pc, #44]	@ (8003778 <voltageSendCan+0x17b8>)
 800374c:	490b      	ldr	r1, [pc, #44]	@ (800377c <voltageSendCan+0x17bc>)
 800374e:	480c      	ldr	r0, [pc, #48]	@ (8003780 <voltageSendCan+0x17c0>)
 8003750:	f003 f988 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	f000 86f4 	beq.w	8004544 <voltageSendCan+0x2584>
      Error_Handler();
 800375c:	f002 f95e 	bl	8005a1c <Error_Handler>
    break;
 8003760:	f000 bef0 	b.w	8004544 <voltageSendCan+0x2584>
 8003764:	f3af 8000 	nop.w
 8003768:	00000000 	.word	0x00000000
 800376c:	40c38800 	.word	0x40c38800
 8003770:	20000480 	.word	0x20000480
 8003774:	20000338 	.word	0x20000338
 8003778:	20000288 	.word	0x20000288
 800377c:	20000254 	.word	0x20000254
 8003780:	2000011c 	.word	0x2000011c
 8003784:	20000340 	.word	0x20000340

  case 15:
    can1_ams_s08_voltages_2.s08v07 = can1_ams_s08_voltages_2_s08v07_encode((float) rawVoltages[80] / 10000.0);
 8003788:	4bb7      	ldr	r3, [pc, #732]	@ (8003a68 <voltageSendCan+0x1aa8>)
 800378a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800378e:	ee07 3a90 	vmov	s15, r3
 8003792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003796:	ee17 0a90 	vmov	r0, s15
 800379a:	f7fc fe79 	bl	8000490 <__aeabi_f2d>
 800379e:	a3b0      	add	r3, pc, #704	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 80037a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a4:	f7fc fff6 	bl	8000794 <__aeabi_ddiv>
 80037a8:	4602      	mov	r2, r0
 80037aa:	460b      	mov	r3, r1
 80037ac:	ec43 2b17 	vmov	d7, r2, r3
 80037b0:	eeb0 0a47 	vmov.f32	s0, s14
 80037b4:	eef0 0a67 	vmov.f32	s1, s15
 80037b8:	f00a ffaa 	bl	800e710 <can1_ams_s08_voltages_2_s08v07_encode>
 80037bc:	4603      	mov	r3, r0
 80037be:	461a      	mov	r2, r3
 80037c0:	4baa      	ldr	r3, [pc, #680]	@ (8003a6c <voltageSendCan+0x1aac>)
 80037c2:	701a      	strb	r2, [r3, #0]
    can1_ams_s08_voltages_2.s08v08 = can1_ams_s08_voltages_2_s08v08_encode((float) rawVoltages[81] / 10000.0);
 80037c4:	4ba8      	ldr	r3, [pc, #672]	@ (8003a68 <voltageSendCan+0x1aa8>)
 80037c6:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
 80037ca:	ee07 3a90 	vmov	s15, r3
 80037ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037d2:	ee17 0a90 	vmov	r0, s15
 80037d6:	f7fc fe5b 	bl	8000490 <__aeabi_f2d>
 80037da:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 80037dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e0:	f7fc ffd8 	bl	8000794 <__aeabi_ddiv>
 80037e4:	4602      	mov	r2, r0
 80037e6:	460b      	mov	r3, r1
 80037e8:	ec43 2b17 	vmov	d7, r2, r3
 80037ec:	eeb0 0a47 	vmov.f32	s0, s14
 80037f0:	eef0 0a67 	vmov.f32	s1, s15
 80037f4:	f00a ffb8 	bl	800e768 <can1_ams_s08_voltages_2_s08v08_encode>
 80037f8:	4603      	mov	r3, r0
 80037fa:	461a      	mov	r2, r3
 80037fc:	4b9b      	ldr	r3, [pc, #620]	@ (8003a6c <voltageSendCan+0x1aac>)
 80037fe:	705a      	strb	r2, [r3, #1]
    can1_ams_s08_voltages_2.s08v09 = can1_ams_s08_voltages_2_s08v09_encode((float) rawVoltages[82] / 10000.0);
 8003800:	4b99      	ldr	r3, [pc, #612]	@ (8003a68 <voltageSendCan+0x1aa8>)
 8003802:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 8003806:	ee07 3a90 	vmov	s15, r3
 800380a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800380e:	ee17 0a90 	vmov	r0, s15
 8003812:	f7fc fe3d 	bl	8000490 <__aeabi_f2d>
 8003816:	a392      	add	r3, pc, #584	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 8003818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381c:	f7fc ffba 	bl	8000794 <__aeabi_ddiv>
 8003820:	4602      	mov	r2, r0
 8003822:	460b      	mov	r3, r1
 8003824:	ec43 2b17 	vmov	d7, r2, r3
 8003828:	eeb0 0a47 	vmov.f32	s0, s14
 800382c:	eef0 0a67 	vmov.f32	s1, s15
 8003830:	f00a ffc6 	bl	800e7c0 <can1_ams_s08_voltages_2_s08v09_encode>
 8003834:	4603      	mov	r3, r0
 8003836:	461a      	mov	r2, r3
 8003838:	4b8c      	ldr	r3, [pc, #560]	@ (8003a6c <voltageSendCan+0x1aac>)
 800383a:	709a      	strb	r2, [r3, #2]
    can1_ams_s08_voltages_2.s08v10 = can1_ams_s08_voltages_2_s08v10_encode((float) rawVoltages[83] / 10000.0);
 800383c:	4b8a      	ldr	r3, [pc, #552]	@ (8003a68 <voltageSendCan+0x1aa8>)
 800383e:	f8b3 30a6 	ldrh.w	r3, [r3, #166]	@ 0xa6
 8003842:	ee07 3a90 	vmov	s15, r3
 8003846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800384a:	ee17 0a90 	vmov	r0, s15
 800384e:	f7fc fe1f 	bl	8000490 <__aeabi_f2d>
 8003852:	a383      	add	r3, pc, #524	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 8003854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003858:	f7fc ff9c 	bl	8000794 <__aeabi_ddiv>
 800385c:	4602      	mov	r2, r0
 800385e:	460b      	mov	r3, r1
 8003860:	ec43 2b17 	vmov	d7, r2, r3
 8003864:	eeb0 0a47 	vmov.f32	s0, s14
 8003868:	eef0 0a67 	vmov.f32	s1, s15
 800386c:	f00a ffd4 	bl	800e818 <can1_ams_s08_voltages_2_s08v10_encode>
 8003870:	4603      	mov	r3, r0
 8003872:	461a      	mov	r2, r3
 8003874:	4b7d      	ldr	r3, [pc, #500]	@ (8003a6c <voltageSendCan+0x1aac>)
 8003876:	70da      	strb	r2, [r3, #3]

    can1_ams_s08_voltages_2_pack(txData, &can1_ams_s08_voltages_2, CAN1_AMS_S08_VOLTAGES_2_LENGTH);
 8003878:	2205      	movs	r2, #5
 800387a:	497c      	ldr	r1, [pc, #496]	@ (8003a6c <voltageSendCan+0x1aac>)
 800387c:	487c      	ldr	r0, [pc, #496]	@ (8003a70 <voltageSendCan+0x1ab0>)
 800387e:	f00a fedd 	bl	800e63c <can1_ams_s08_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S08_VOLTAGES_2_FRAME_ID;
 8003882:	4b7c      	ldr	r3, [pc, #496]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003884:	f240 2267 	movw	r2, #615	@ 0x267
 8003888:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S08_VOLTAGES_2_LENGTH;
 800388a:	4b7a      	ldr	r3, [pc, #488]	@ (8003a74 <voltageSendCan+0x1ab4>)
 800388c:	2205      	movs	r2, #5
 800388e:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003890:	4b78      	ldr	r3, [pc, #480]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003892:	2200      	movs	r2, #0
 8003894:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003896:	4b77      	ldr	r3, [pc, #476]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003898:	2200      	movs	r2, #0
 800389a:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 800389c:	2300      	movs	r3, #0
 800389e:	4a74      	ldr	r2, [pc, #464]	@ (8003a70 <voltageSendCan+0x1ab0>)
 80038a0:	4974      	ldr	r1, [pc, #464]	@ (8003a74 <voltageSendCan+0x1ab4>)
 80038a2:	4875      	ldr	r0, [pc, #468]	@ (8003a78 <voltageSendCan+0x1ab8>)
 80038a4:	f003 f8de 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 864c 	beq.w	8004548 <voltageSendCan+0x2588>
      Error_Handler();
 80038b0:	f002 f8b4 	bl	8005a1c <Error_Handler>
    break;
 80038b4:	f000 be48 	b.w	8004548 <voltageSendCan+0x2588>

  case 16:
    can1_ams_s09_voltages_1.s09v01 = can1_ams_s09_voltages_1_s09v01_encode((float) rawVoltages[84] / 10000.0);
 80038b8:	4b6b      	ldr	r3, [pc, #428]	@ (8003a68 <voltageSendCan+0x1aa8>)
 80038ba:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 80038be:	ee07 3a90 	vmov	s15, r3
 80038c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038c6:	ee17 0a90 	vmov	r0, s15
 80038ca:	f7fc fde1 	bl	8000490 <__aeabi_f2d>
 80038ce:	a364      	add	r3, pc, #400	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 80038d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038d4:	f7fc ff5e 	bl	8000794 <__aeabi_ddiv>
 80038d8:	4602      	mov	r2, r0
 80038da:	460b      	mov	r3, r1
 80038dc:	ec43 2b17 	vmov	d7, r2, r3
 80038e0:	eeb0 0a47 	vmov.f32	s0, s14
 80038e4:	eef0 0a67 	vmov.f32	s1, s15
 80038e8:	f00b f83a 	bl	800e960 <can1_ams_s09_voltages_1_s09v01_encode>
 80038ec:	4603      	mov	r3, r0
 80038ee:	461a      	mov	r2, r3
 80038f0:	4b62      	ldr	r3, [pc, #392]	@ (8003a7c <voltageSendCan+0x1abc>)
 80038f2:	701a      	strb	r2, [r3, #0]
    can1_ams_s09_voltages_1.s09v02 = can1_ams_s09_voltages_1_s09v02_encode((float) rawVoltages[85] / 10000.0);
 80038f4:	4b5c      	ldr	r3, [pc, #368]	@ (8003a68 <voltageSendCan+0x1aa8>)
 80038f6:	f8b3 30aa 	ldrh.w	r3, [r3, #170]	@ 0xaa
 80038fa:	ee07 3a90 	vmov	s15, r3
 80038fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003902:	ee17 0a90 	vmov	r0, s15
 8003906:	f7fc fdc3 	bl	8000490 <__aeabi_f2d>
 800390a:	a355      	add	r3, pc, #340	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 800390c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003910:	f7fc ff40 	bl	8000794 <__aeabi_ddiv>
 8003914:	4602      	mov	r2, r0
 8003916:	460b      	mov	r3, r1
 8003918:	ec43 2b17 	vmov	d7, r2, r3
 800391c:	eeb0 0a47 	vmov.f32	s0, s14
 8003920:	eef0 0a67 	vmov.f32	s1, s15
 8003924:	f00b f848 	bl	800e9b8 <can1_ams_s09_voltages_1_s09v02_encode>
 8003928:	4603      	mov	r3, r0
 800392a:	461a      	mov	r2, r3
 800392c:	4b53      	ldr	r3, [pc, #332]	@ (8003a7c <voltageSendCan+0x1abc>)
 800392e:	705a      	strb	r2, [r3, #1]
    can1_ams_s09_voltages_1.s09v03 = can1_ams_s09_voltages_1_s09v03_encode((float) rawVoltages[86] / 10000.0);
 8003930:	4b4d      	ldr	r3, [pc, #308]	@ (8003a68 <voltageSendCan+0x1aa8>)
 8003932:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	@ 0xac
 8003936:	ee07 3a90 	vmov	s15, r3
 800393a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800393e:	ee17 0a90 	vmov	r0, s15
 8003942:	f7fc fda5 	bl	8000490 <__aeabi_f2d>
 8003946:	a346      	add	r3, pc, #280	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	f7fc ff22 	bl	8000794 <__aeabi_ddiv>
 8003950:	4602      	mov	r2, r0
 8003952:	460b      	mov	r3, r1
 8003954:	ec43 2b17 	vmov	d7, r2, r3
 8003958:	eeb0 0a47 	vmov.f32	s0, s14
 800395c:	eef0 0a67 	vmov.f32	s1, s15
 8003960:	f00b f856 	bl	800ea10 <can1_ams_s09_voltages_1_s09v03_encode>
 8003964:	4603      	mov	r3, r0
 8003966:	461a      	mov	r2, r3
 8003968:	4b44      	ldr	r3, [pc, #272]	@ (8003a7c <voltageSendCan+0x1abc>)
 800396a:	709a      	strb	r2, [r3, #2]
    can1_ams_s09_voltages_1.s09v04 = can1_ams_s09_voltages_1_s09v04_encode((float) rawVoltages[87] / 10000.0);
 800396c:	4b3e      	ldr	r3, [pc, #248]	@ (8003a68 <voltageSendCan+0x1aa8>)
 800396e:	f8b3 30ae 	ldrh.w	r3, [r3, #174]	@ 0xae
 8003972:	ee07 3a90 	vmov	s15, r3
 8003976:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800397a:	ee17 0a90 	vmov	r0, s15
 800397e:	f7fc fd87 	bl	8000490 <__aeabi_f2d>
 8003982:	a337      	add	r3, pc, #220	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 8003984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003988:	f7fc ff04 	bl	8000794 <__aeabi_ddiv>
 800398c:	4602      	mov	r2, r0
 800398e:	460b      	mov	r3, r1
 8003990:	ec43 2b17 	vmov	d7, r2, r3
 8003994:	eeb0 0a47 	vmov.f32	s0, s14
 8003998:	eef0 0a67 	vmov.f32	s1, s15
 800399c:	f00b f864 	bl	800ea68 <can1_ams_s09_voltages_1_s09v04_encode>
 80039a0:	4603      	mov	r3, r0
 80039a2:	461a      	mov	r2, r3
 80039a4:	4b35      	ldr	r3, [pc, #212]	@ (8003a7c <voltageSendCan+0x1abc>)
 80039a6:	70da      	strb	r2, [r3, #3]
    can1_ams_s09_voltages_1.s09v05 = can1_ams_s09_voltages_1_s09v05_encode((float) rawVoltages[88] / 10000.0);
 80039a8:	4b2f      	ldr	r3, [pc, #188]	@ (8003a68 <voltageSendCan+0x1aa8>)
 80039aa:	f8b3 30b0 	ldrh.w	r3, [r3, #176]	@ 0xb0
 80039ae:	ee07 3a90 	vmov	s15, r3
 80039b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039b6:	ee17 0a90 	vmov	r0, s15
 80039ba:	f7fc fd69 	bl	8000490 <__aeabi_f2d>
 80039be:	a328      	add	r3, pc, #160	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 80039c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c4:	f7fc fee6 	bl	8000794 <__aeabi_ddiv>
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	ec43 2b17 	vmov	d7, r2, r3
 80039d0:	eeb0 0a47 	vmov.f32	s0, s14
 80039d4:	eef0 0a67 	vmov.f32	s1, s15
 80039d8:	f00b f872 	bl	800eac0 <can1_ams_s09_voltages_1_s09v05_encode>
 80039dc:	4603      	mov	r3, r0
 80039de:	461a      	mov	r2, r3
 80039e0:	4b26      	ldr	r3, [pc, #152]	@ (8003a7c <voltageSendCan+0x1abc>)
 80039e2:	711a      	strb	r2, [r3, #4]
    can1_ams_s09_voltages_1.s09v06 = can1_ams_s09_voltages_1_s09v06_encode((float) rawVoltages[89] / 10000.0);
 80039e4:	4b20      	ldr	r3, [pc, #128]	@ (8003a68 <voltageSendCan+0x1aa8>)
 80039e6:	f8b3 30b2 	ldrh.w	r3, [r3, #178]	@ 0xb2
 80039ea:	ee07 3a90 	vmov	s15, r3
 80039ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039f2:	ee17 0a90 	vmov	r0, s15
 80039f6:	f7fc fd4b 	bl	8000490 <__aeabi_f2d>
 80039fa:	a319      	add	r3, pc, #100	@ (adr r3, 8003a60 <voltageSendCan+0x1aa0>)
 80039fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a00:	f7fc fec8 	bl	8000794 <__aeabi_ddiv>
 8003a04:	4602      	mov	r2, r0
 8003a06:	460b      	mov	r3, r1
 8003a08:	ec43 2b17 	vmov	d7, r2, r3
 8003a0c:	eeb0 0a47 	vmov.f32	s0, s14
 8003a10:	eef0 0a67 	vmov.f32	s1, s15
 8003a14:	f00b f880 	bl	800eb18 <can1_ams_s09_voltages_1_s09v06_encode>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	4b17      	ldr	r3, [pc, #92]	@ (8003a7c <voltageSendCan+0x1abc>)
 8003a1e:	715a      	strb	r2, [r3, #5]

    can1_ams_s09_voltages_1_pack(txData, &can1_ams_s09_voltages_1, CAN1_AMS_S09_VOLTAGES_1_LENGTH);
 8003a20:	2206      	movs	r2, #6
 8003a22:	4916      	ldr	r1, [pc, #88]	@ (8003a7c <voltageSendCan+0x1abc>)
 8003a24:	4812      	ldr	r0, [pc, #72]	@ (8003a70 <voltageSendCan+0x1ab0>)
 8003a26:	f00a ff21 	bl	800e86c <can1_ams_s09_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S09_VOLTAGES_1_FRAME_ID;
 8003a2a:	4b12      	ldr	r3, [pc, #72]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003a2c:	f44f 721a 	mov.w	r2, #616	@ 0x268
 8003a30:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S09_VOLTAGES_1_LENGTH;
 8003a32:	4b10      	ldr	r3, [pc, #64]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003a34:	2206      	movs	r2, #6
 8003a36:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003a38:	4b0e      	ldr	r3, [pc, #56]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8003a44:	2300      	movs	r3, #0
 8003a46:	4a0a      	ldr	r2, [pc, #40]	@ (8003a70 <voltageSendCan+0x1ab0>)
 8003a48:	490a      	ldr	r1, [pc, #40]	@ (8003a74 <voltageSendCan+0x1ab4>)
 8003a4a:	480b      	ldr	r0, [pc, #44]	@ (8003a78 <voltageSendCan+0x1ab8>)
 8003a4c:	f003 f80a 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f000 857a 	beq.w	800454c <voltageSendCan+0x258c>
      Error_Handler();
 8003a58:	f001 ffe0 	bl	8005a1c <Error_Handler>
    break;
 8003a5c:	f000 bd76 	b.w	800454c <voltageSendCan+0x258c>
 8003a60:	00000000 	.word	0x00000000
 8003a64:	40c38800 	.word	0x40c38800
 8003a68:	20000480 	.word	0x20000480
 8003a6c:	20000348 	.word	0x20000348
 8003a70:	20000288 	.word	0x20000288
 8003a74:	20000254 	.word	0x20000254
 8003a78:	2000011c 	.word	0x2000011c
 8003a7c:	20000350 	.word	0x20000350

  case 17:
    can1_ams_s09_voltages_2.s09v07 = can1_ams_s09_voltages_2_s09v07_encode((float) rawVoltages[90] / 10000.0);
 8003a80:	4bc7      	ldr	r3, [pc, #796]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003a82:	f8b3 30b4 	ldrh.w	r3, [r3, #180]	@ 0xb4
 8003a86:	ee07 3a90 	vmov	s15, r3
 8003a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a8e:	ee17 0a90 	vmov	r0, s15
 8003a92:	f7fc fcfd 	bl	8000490 <__aeabi_f2d>
 8003a96:	a3c0      	add	r3, pc, #768	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a9c:	f7fc fe7a 	bl	8000794 <__aeabi_ddiv>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	ec43 2b17 	vmov	d7, r2, r3
 8003aa8:	eeb0 0a47 	vmov.f32	s0, s14
 8003aac:	eef0 0a67 	vmov.f32	s1, s15
 8003ab0:	f00b f8c6 	bl	800ec40 <can1_ams_s09_voltages_2_s09v07_encode>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	4bba      	ldr	r3, [pc, #744]	@ (8003da4 <voltageSendCan+0x1de4>)
 8003aba:	701a      	strb	r2, [r3, #0]
    can1_ams_s09_voltages_2.s09v08 = can1_ams_s09_voltages_2_s09v08_encode((float) rawVoltages[91] / 10000.0);
 8003abc:	4bb8      	ldr	r3, [pc, #736]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003abe:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	@ 0xb6
 8003ac2:	ee07 3a90 	vmov	s15, r3
 8003ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aca:	ee17 0a90 	vmov	r0, s15
 8003ace:	f7fc fcdf 	bl	8000490 <__aeabi_f2d>
 8003ad2:	a3b1      	add	r3, pc, #708	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad8:	f7fc fe5c 	bl	8000794 <__aeabi_ddiv>
 8003adc:	4602      	mov	r2, r0
 8003ade:	460b      	mov	r3, r1
 8003ae0:	ec43 2b17 	vmov	d7, r2, r3
 8003ae4:	eeb0 0a47 	vmov.f32	s0, s14
 8003ae8:	eef0 0a67 	vmov.f32	s1, s15
 8003aec:	f00b f8d4 	bl	800ec98 <can1_ams_s09_voltages_2_s09v08_encode>
 8003af0:	4603      	mov	r3, r0
 8003af2:	461a      	mov	r2, r3
 8003af4:	4bab      	ldr	r3, [pc, #684]	@ (8003da4 <voltageSendCan+0x1de4>)
 8003af6:	705a      	strb	r2, [r3, #1]
    can1_ams_s09_voltages_2.s09v09 = can1_ams_s09_voltages_2_s09v09_encode((float) rawVoltages[92] / 10000.0);
 8003af8:	4ba9      	ldr	r3, [pc, #676]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003afa:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	@ 0xb8
 8003afe:	ee07 3a90 	vmov	s15, r3
 8003b02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b06:	ee17 0a90 	vmov	r0, s15
 8003b0a:	f7fc fcc1 	bl	8000490 <__aeabi_f2d>
 8003b0e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	f7fc fe3e 	bl	8000794 <__aeabi_ddiv>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	ec43 2b17 	vmov	d7, r2, r3
 8003b20:	eeb0 0a47 	vmov.f32	s0, s14
 8003b24:	eef0 0a67 	vmov.f32	s1, s15
 8003b28:	f00b f8e2 	bl	800ecf0 <can1_ams_s09_voltages_2_s09v09_encode>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	461a      	mov	r2, r3
 8003b30:	4b9c      	ldr	r3, [pc, #624]	@ (8003da4 <voltageSendCan+0x1de4>)
 8003b32:	709a      	strb	r2, [r3, #2]
    can1_ams_s09_voltages_2.s09v10 = can1_ams_s09_voltages_2_s09v10_encode((float) rawVoltages[93] / 10000.0);
 8003b34:	4b9a      	ldr	r3, [pc, #616]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003b36:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	@ 0xba
 8003b3a:	ee07 3a90 	vmov	s15, r3
 8003b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b42:	ee17 0a90 	vmov	r0, s15
 8003b46:	f7fc fca3 	bl	8000490 <__aeabi_f2d>
 8003b4a:	a393      	add	r3, pc, #588	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b50:	f7fc fe20 	bl	8000794 <__aeabi_ddiv>
 8003b54:	4602      	mov	r2, r0
 8003b56:	460b      	mov	r3, r1
 8003b58:	ec43 2b17 	vmov	d7, r2, r3
 8003b5c:	eeb0 0a47 	vmov.f32	s0, s14
 8003b60:	eef0 0a67 	vmov.f32	s1, s15
 8003b64:	f00b f8f0 	bl	800ed48 <can1_ams_s09_voltages_2_s09v10_encode>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	4b8d      	ldr	r3, [pc, #564]	@ (8003da4 <voltageSendCan+0x1de4>)
 8003b6e:	70da      	strb	r2, [r3, #3]
    can1_ams_s09_voltages_2.s09v11 = can1_ams_s09_voltages_2_s09v11_encode((float) rawVoltages[94] / 10000.0);
 8003b70:	4b8b      	ldr	r3, [pc, #556]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003b72:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	@ 0xbc
 8003b76:	ee07 3a90 	vmov	s15, r3
 8003b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b7e:	ee17 0a90 	vmov	r0, s15
 8003b82:	f7fc fc85 	bl	8000490 <__aeabi_f2d>
 8003b86:	a384      	add	r3, pc, #528	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8c:	f7fc fe02 	bl	8000794 <__aeabi_ddiv>
 8003b90:	4602      	mov	r2, r0
 8003b92:	460b      	mov	r3, r1
 8003b94:	ec43 2b17 	vmov	d7, r2, r3
 8003b98:	eeb0 0a47 	vmov.f32	s0, s14
 8003b9c:	eef0 0a67 	vmov.f32	s1, s15
 8003ba0:	f00b f8fe 	bl	800eda0 <can1_ams_s09_voltages_2_s09v11_encode>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	4b7e      	ldr	r3, [pc, #504]	@ (8003da4 <voltageSendCan+0x1de4>)
 8003baa:	711a      	strb	r2, [r3, #4]

    can1_ams_s09_voltages_2_pack(txData, &can1_ams_s09_voltages_2, CAN1_AMS_S09_VOLTAGES_2_LENGTH);
 8003bac:	2205      	movs	r2, #5
 8003bae:	497d      	ldr	r1, [pc, #500]	@ (8003da4 <voltageSendCan+0x1de4>)
 8003bb0:	487d      	ldr	r0, [pc, #500]	@ (8003da8 <voltageSendCan+0x1de8>)
 8003bb2:	f00a ffdb 	bl	800eb6c <can1_ams_s09_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S09_VOLTAGES_2_FRAME_ID;
 8003bb6:	4b7d      	ldr	r3, [pc, #500]	@ (8003dac <voltageSendCan+0x1dec>)
 8003bb8:	f240 2269 	movw	r2, #617	@ 0x269
 8003bbc:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S09_VOLTAGES_2_LENGTH;
 8003bbe:	4b7b      	ldr	r3, [pc, #492]	@ (8003dac <voltageSendCan+0x1dec>)
 8003bc0:	2205      	movs	r2, #5
 8003bc2:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003bc4:	4b79      	ldr	r3, [pc, #484]	@ (8003dac <voltageSendCan+0x1dec>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003bca:	4b78      	ldr	r3, [pc, #480]	@ (8003dac <voltageSendCan+0x1dec>)
 8003bcc:	2200      	movs	r2, #0
 8003bce:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	4a75      	ldr	r2, [pc, #468]	@ (8003da8 <voltageSendCan+0x1de8>)
 8003bd4:	4975      	ldr	r1, [pc, #468]	@ (8003dac <voltageSendCan+0x1dec>)
 8003bd6:	4876      	ldr	r0, [pc, #472]	@ (8003db0 <voltageSendCan+0x1df0>)
 8003bd8:	f002 ff44 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	f000 84b6 	beq.w	8004550 <voltageSendCan+0x2590>
      Error_Handler();
 8003be4:	f001 ff1a 	bl	8005a1c <Error_Handler>
    break;
 8003be8:	f000 bcb2 	b.w	8004550 <voltageSendCan+0x2590>

  case 18:
    can1_ams_s10_voltages_1.s10v01 = can1_ams_s10_voltages_1_s10v01_encode((float) rawVoltages[95] / 10000.0);
 8003bec:	4b6c      	ldr	r3, [pc, #432]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003bee:	f8b3 30be 	ldrh.w	r3, [r3, #190]	@ 0xbe
 8003bf2:	ee07 3a90 	vmov	s15, r3
 8003bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bfa:	ee17 0a90 	vmov	r0, s15
 8003bfe:	f7fc fc47 	bl	8000490 <__aeabi_f2d>
 8003c02:	a365      	add	r3, pc, #404	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c08:	f7fc fdc4 	bl	8000794 <__aeabi_ddiv>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	460b      	mov	r3, r1
 8003c10:	ec43 2b17 	vmov	d7, r2, r3
 8003c14:	eeb0 0a47 	vmov.f32	s0, s14
 8003c18:	eef0 0a67 	vmov.f32	s1, s15
 8003c1c:	f00b f964 	bl	800eee8 <can1_ams_s10_voltages_1_s10v01_encode>
 8003c20:	4603      	mov	r3, r0
 8003c22:	461a      	mov	r2, r3
 8003c24:	4b63      	ldr	r3, [pc, #396]	@ (8003db4 <voltageSendCan+0x1df4>)
 8003c26:	701a      	strb	r2, [r3, #0]
    can1_ams_s10_voltages_1.s10v02 = can1_ams_s10_voltages_1_s10v02_encode((float) rawVoltages[96] / 10000.0);
 8003c28:	4b5d      	ldr	r3, [pc, #372]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003c2a:	f8b3 30c0 	ldrh.w	r3, [r3, #192]	@ 0xc0
 8003c2e:	ee07 3a90 	vmov	s15, r3
 8003c32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c36:	ee17 0a90 	vmov	r0, s15
 8003c3a:	f7fc fc29 	bl	8000490 <__aeabi_f2d>
 8003c3e:	a356      	add	r3, pc, #344	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c44:	f7fc fda6 	bl	8000794 <__aeabi_ddiv>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	ec43 2b17 	vmov	d7, r2, r3
 8003c50:	eeb0 0a47 	vmov.f32	s0, s14
 8003c54:	eef0 0a67 	vmov.f32	s1, s15
 8003c58:	f00b f972 	bl	800ef40 <can1_ams_s10_voltages_1_s10v02_encode>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	461a      	mov	r2, r3
 8003c60:	4b54      	ldr	r3, [pc, #336]	@ (8003db4 <voltageSendCan+0x1df4>)
 8003c62:	705a      	strb	r2, [r3, #1]
    can1_ams_s10_voltages_1.s10v03 = can1_ams_s10_voltages_1_s10v03_encode((float) rawVoltages[97] / 10000.0);
 8003c64:	4b4e      	ldr	r3, [pc, #312]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003c66:	f8b3 30c2 	ldrh.w	r3, [r3, #194]	@ 0xc2
 8003c6a:	ee07 3a90 	vmov	s15, r3
 8003c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c72:	ee17 0a90 	vmov	r0, s15
 8003c76:	f7fc fc0b 	bl	8000490 <__aeabi_f2d>
 8003c7a:	a347      	add	r3, pc, #284	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c80:	f7fc fd88 	bl	8000794 <__aeabi_ddiv>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	ec43 2b17 	vmov	d7, r2, r3
 8003c8c:	eeb0 0a47 	vmov.f32	s0, s14
 8003c90:	eef0 0a67 	vmov.f32	s1, s15
 8003c94:	f00b f980 	bl	800ef98 <can1_ams_s10_voltages_1_s10v03_encode>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	4b45      	ldr	r3, [pc, #276]	@ (8003db4 <voltageSendCan+0x1df4>)
 8003c9e:	709a      	strb	r2, [r3, #2]
    can1_ams_s10_voltages_1.s10v04 = can1_ams_s10_voltages_1_s10v04_encode((float) rawVoltages[98] / 10000.0);
 8003ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003ca2:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	@ 0xc4
 8003ca6:	ee07 3a90 	vmov	s15, r3
 8003caa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cae:	ee17 0a90 	vmov	r0, s15
 8003cb2:	f7fc fbed 	bl	8000490 <__aeabi_f2d>
 8003cb6:	a338      	add	r3, pc, #224	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cbc:	f7fc fd6a 	bl	8000794 <__aeabi_ddiv>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	ec43 2b17 	vmov	d7, r2, r3
 8003cc8:	eeb0 0a47 	vmov.f32	s0, s14
 8003ccc:	eef0 0a67 	vmov.f32	s1, s15
 8003cd0:	f00b f98e 	bl	800eff0 <can1_ams_s10_voltages_1_s10v04_encode>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	4b36      	ldr	r3, [pc, #216]	@ (8003db4 <voltageSendCan+0x1df4>)
 8003cda:	70da      	strb	r2, [r3, #3]
    can1_ams_s10_voltages_1.s10v05 = can1_ams_s10_voltages_1_s10v05_encode((float) rawVoltages[99] / 10000.0);
 8003cdc:	4b30      	ldr	r3, [pc, #192]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003cde:	f8b3 30c6 	ldrh.w	r3, [r3, #198]	@ 0xc6
 8003ce2:	ee07 3a90 	vmov	s15, r3
 8003ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cea:	ee17 0a90 	vmov	r0, s15
 8003cee:	f7fc fbcf 	bl	8000490 <__aeabi_f2d>
 8003cf2:	a329      	add	r3, pc, #164	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf8:	f7fc fd4c 	bl	8000794 <__aeabi_ddiv>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	460b      	mov	r3, r1
 8003d00:	ec43 2b17 	vmov	d7, r2, r3
 8003d04:	eeb0 0a47 	vmov.f32	s0, s14
 8003d08:	eef0 0a67 	vmov.f32	s1, s15
 8003d0c:	f00b f99c 	bl	800f048 <can1_ams_s10_voltages_1_s10v05_encode>
 8003d10:	4603      	mov	r3, r0
 8003d12:	461a      	mov	r2, r3
 8003d14:	4b27      	ldr	r3, [pc, #156]	@ (8003db4 <voltageSendCan+0x1df4>)
 8003d16:	711a      	strb	r2, [r3, #4]
    can1_ams_s10_voltages_1.s10v06 = can1_ams_s10_voltages_1_s10v06_encode((float) rawVoltages[100] / 10000.0);
 8003d18:	4b21      	ldr	r3, [pc, #132]	@ (8003da0 <voltageSendCan+0x1de0>)
 8003d1a:	f8b3 30c8 	ldrh.w	r3, [r3, #200]	@ 0xc8
 8003d1e:	ee07 3a90 	vmov	s15, r3
 8003d22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003d26:	ee17 0a90 	vmov	r0, s15
 8003d2a:	f7fc fbb1 	bl	8000490 <__aeabi_f2d>
 8003d2e:	a31a      	add	r3, pc, #104	@ (adr r3, 8003d98 <voltageSendCan+0x1dd8>)
 8003d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d34:	f7fc fd2e 	bl	8000794 <__aeabi_ddiv>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	ec43 2b17 	vmov	d7, r2, r3
 8003d40:	eeb0 0a47 	vmov.f32	s0, s14
 8003d44:	eef0 0a67 	vmov.f32	s1, s15
 8003d48:	f00b f9aa 	bl	800f0a0 <can1_ams_s10_voltages_1_s10v06_encode>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	461a      	mov	r2, r3
 8003d50:	4b18      	ldr	r3, [pc, #96]	@ (8003db4 <voltageSendCan+0x1df4>)
 8003d52:	715a      	strb	r2, [r3, #5]

    can1_ams_s10_voltages_1_pack(txData, &can1_ams_s10_voltages_1, CAN1_AMS_S10_VOLTAGES_1_LENGTH);
 8003d54:	2206      	movs	r2, #6
 8003d56:	4917      	ldr	r1, [pc, #92]	@ (8003db4 <voltageSendCan+0x1df4>)
 8003d58:	4813      	ldr	r0, [pc, #76]	@ (8003da8 <voltageSendCan+0x1de8>)
 8003d5a:	f00b f84b 	bl	800edf4 <can1_ams_s10_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S10_VOLTAGES_1_FRAME_ID;
 8003d5e:	4b13      	ldr	r3, [pc, #76]	@ (8003dac <voltageSendCan+0x1dec>)
 8003d60:	f240 226a 	movw	r2, #618	@ 0x26a
 8003d64:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S10_VOLTAGES_1_LENGTH;
 8003d66:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <voltageSendCan+0x1dec>)
 8003d68:	2206      	movs	r2, #6
 8003d6a:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8003dac <voltageSendCan+0x1dec>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003d72:	4b0e      	ldr	r3, [pc, #56]	@ (8003dac <voltageSendCan+0x1dec>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8003d78:	2300      	movs	r3, #0
 8003d7a:	4a0b      	ldr	r2, [pc, #44]	@ (8003da8 <voltageSendCan+0x1de8>)
 8003d7c:	490b      	ldr	r1, [pc, #44]	@ (8003dac <voltageSendCan+0x1dec>)
 8003d7e:	480c      	ldr	r0, [pc, #48]	@ (8003db0 <voltageSendCan+0x1df0>)
 8003d80:	f002 fe70 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 83e4 	beq.w	8004554 <voltageSendCan+0x2594>
      Error_Handler();
 8003d8c:	f001 fe46 	bl	8005a1c <Error_Handler>
    break;
 8003d90:	e3e0      	b.n	8004554 <voltageSendCan+0x2594>
 8003d92:	bf00      	nop
 8003d94:	f3af 8000 	nop.w
 8003d98:	00000000 	.word	0x00000000
 8003d9c:	40c38800 	.word	0x40c38800
 8003da0:	20000480 	.word	0x20000480
 8003da4:	20000358 	.word	0x20000358
 8003da8:	20000288 	.word	0x20000288
 8003dac:	20000254 	.word	0x20000254
 8003db0:	2000011c 	.word	0x2000011c
 8003db4:	20000360 	.word	0x20000360

  case 19:
    can1_ams_s10_voltages_2.s10v07 = can1_ams_s10_voltages_2_s10v07_encode((float) rawVoltages[101] / 10000.0);
 8003db8:	4bb7      	ldr	r3, [pc, #732]	@ (8004098 <voltageSendCan+0x20d8>)
 8003dba:	f8b3 30ca 	ldrh.w	r3, [r3, #202]	@ 0xca
 8003dbe:	ee07 3a90 	vmov	s15, r3
 8003dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dc6:	ee17 0a90 	vmov	r0, s15
 8003dca:	f7fc fb61 	bl	8000490 <__aeabi_f2d>
 8003dce:	a3b0      	add	r3, pc, #704	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd4:	f7fc fcde 	bl	8000794 <__aeabi_ddiv>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	460b      	mov	r3, r1
 8003ddc:	ec43 2b17 	vmov	d7, r2, r3
 8003de0:	eeb0 0a47 	vmov.f32	s0, s14
 8003de4:	eef0 0a67 	vmov.f32	s1, s15
 8003de8:	f00b f9ee 	bl	800f1c8 <can1_ams_s10_voltages_2_s10v07_encode>
 8003dec:	4603      	mov	r3, r0
 8003dee:	461a      	mov	r2, r3
 8003df0:	4baa      	ldr	r3, [pc, #680]	@ (800409c <voltageSendCan+0x20dc>)
 8003df2:	701a      	strb	r2, [r3, #0]
    can1_ams_s10_voltages_2.s10v08 = can1_ams_s10_voltages_2_s10v08_encode((float) rawVoltages[102] / 10000.0);
 8003df4:	4ba8      	ldr	r3, [pc, #672]	@ (8004098 <voltageSendCan+0x20d8>)
 8003df6:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 8003dfa:	ee07 3a90 	vmov	s15, r3
 8003dfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e02:	ee17 0a90 	vmov	r0, s15
 8003e06:	f7fc fb43 	bl	8000490 <__aeabi_f2d>
 8003e0a:	a3a1      	add	r3, pc, #644	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e10:	f7fc fcc0 	bl	8000794 <__aeabi_ddiv>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	ec43 2b17 	vmov	d7, r2, r3
 8003e1c:	eeb0 0a47 	vmov.f32	s0, s14
 8003e20:	eef0 0a67 	vmov.f32	s1, s15
 8003e24:	f00b f9fc 	bl	800f220 <can1_ams_s10_voltages_2_s10v08_encode>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	4b9b      	ldr	r3, [pc, #620]	@ (800409c <voltageSendCan+0x20dc>)
 8003e2e:	705a      	strb	r2, [r3, #1]
    can1_ams_s10_voltages_2.s10v09 = can1_ams_s10_voltages_2_s10v09_encode((float) rawVoltages[103] / 10000.0);
 8003e30:	4b99      	ldr	r3, [pc, #612]	@ (8004098 <voltageSendCan+0x20d8>)
 8003e32:	f8b3 30ce 	ldrh.w	r3, [r3, #206]	@ 0xce
 8003e36:	ee07 3a90 	vmov	s15, r3
 8003e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e3e:	ee17 0a90 	vmov	r0, s15
 8003e42:	f7fc fb25 	bl	8000490 <__aeabi_f2d>
 8003e46:	a392      	add	r3, pc, #584	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e4c:	f7fc fca2 	bl	8000794 <__aeabi_ddiv>
 8003e50:	4602      	mov	r2, r0
 8003e52:	460b      	mov	r3, r1
 8003e54:	ec43 2b17 	vmov	d7, r2, r3
 8003e58:	eeb0 0a47 	vmov.f32	s0, s14
 8003e5c:	eef0 0a67 	vmov.f32	s1, s15
 8003e60:	f00b fa0a 	bl	800f278 <can1_ams_s10_voltages_2_s10v09_encode>
 8003e64:	4603      	mov	r3, r0
 8003e66:	461a      	mov	r2, r3
 8003e68:	4b8c      	ldr	r3, [pc, #560]	@ (800409c <voltageSendCan+0x20dc>)
 8003e6a:	709a      	strb	r2, [r3, #2]
    can1_ams_s10_voltages_2.s10v10 = can1_ams_s10_voltages_2_s10v10_encode((float) rawVoltages[104] / 10000.0);
 8003e6c:	4b8a      	ldr	r3, [pc, #552]	@ (8004098 <voltageSendCan+0x20d8>)
 8003e6e:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8003e72:	ee07 3a90 	vmov	s15, r3
 8003e76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e7a:	ee17 0a90 	vmov	r0, s15
 8003e7e:	f7fc fb07 	bl	8000490 <__aeabi_f2d>
 8003e82:	a383      	add	r3, pc, #524	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e88:	f7fc fc84 	bl	8000794 <__aeabi_ddiv>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	ec43 2b17 	vmov	d7, r2, r3
 8003e94:	eeb0 0a47 	vmov.f32	s0, s14
 8003e98:	eef0 0a67 	vmov.f32	s1, s15
 8003e9c:	f00b fa18 	bl	800f2d0 <can1_ams_s10_voltages_2_s10v10_encode>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	4b7d      	ldr	r3, [pc, #500]	@ (800409c <voltageSendCan+0x20dc>)
 8003ea6:	70da      	strb	r2, [r3, #3]

    can1_ams_s10_voltages_2_pack(txData, &can1_ams_s10_voltages_2, CAN1_AMS_S10_VOLTAGES_2_LENGTH);
 8003ea8:	2205      	movs	r2, #5
 8003eaa:	497c      	ldr	r1, [pc, #496]	@ (800409c <voltageSendCan+0x20dc>)
 8003eac:	487c      	ldr	r0, [pc, #496]	@ (80040a0 <voltageSendCan+0x20e0>)
 8003eae:	f00b f921 	bl	800f0f4 <can1_ams_s10_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S10_VOLTAGES_2_FRAME_ID;
 8003eb2:	4b7c      	ldr	r3, [pc, #496]	@ (80040a4 <voltageSendCan+0x20e4>)
 8003eb4:	f240 226b 	movw	r2, #619	@ 0x26b
 8003eb8:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S10_VOLTAGES_2_LENGTH;
 8003eba:	4b7a      	ldr	r3, [pc, #488]	@ (80040a4 <voltageSendCan+0x20e4>)
 8003ebc:	2205      	movs	r2, #5
 8003ebe:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8003ec0:	4b78      	ldr	r3, [pc, #480]	@ (80040a4 <voltageSendCan+0x20e4>)
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8003ec6:	4b77      	ldr	r3, [pc, #476]	@ (80040a4 <voltageSendCan+0x20e4>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8003ecc:	2300      	movs	r3, #0
 8003ece:	4a74      	ldr	r2, [pc, #464]	@ (80040a0 <voltageSendCan+0x20e0>)
 8003ed0:	4974      	ldr	r1, [pc, #464]	@ (80040a4 <voltageSendCan+0x20e4>)
 8003ed2:	4875      	ldr	r0, [pc, #468]	@ (80040a8 <voltageSendCan+0x20e8>)
 8003ed4:	f002 fdc6 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	f000 833c 	beq.w	8004558 <voltageSendCan+0x2598>
      Error_Handler();
 8003ee0:	f001 fd9c 	bl	8005a1c <Error_Handler>
    break;
 8003ee4:	e338      	b.n	8004558 <voltageSendCan+0x2598>

  case 20:
    can1_ams_s11_voltages_1.s11v01 = can1_ams_s11_voltages_1_s11v01_encode((float) rawVoltages[105] / 10000.0);
 8003ee6:	4b6c      	ldr	r3, [pc, #432]	@ (8004098 <voltageSendCan+0x20d8>)
 8003ee8:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8003eec:	ee07 3a90 	vmov	s15, r3
 8003ef0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ef4:	ee17 0a90 	vmov	r0, s15
 8003ef8:	f7fc faca 	bl	8000490 <__aeabi_f2d>
 8003efc:	a364      	add	r3, pc, #400	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f02:	f7fc fc47 	bl	8000794 <__aeabi_ddiv>
 8003f06:	4602      	mov	r2, r0
 8003f08:	460b      	mov	r3, r1
 8003f0a:	ec43 2b17 	vmov	d7, r2, r3
 8003f0e:	eeb0 0a47 	vmov.f32	s0, s14
 8003f12:	eef0 0a67 	vmov.f32	s1, s15
 8003f16:	f00b fa7f 	bl	800f418 <can1_ams_s11_voltages_1_s11v01_encode>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	4b63      	ldr	r3, [pc, #396]	@ (80040ac <voltageSendCan+0x20ec>)
 8003f20:	701a      	strb	r2, [r3, #0]
    can1_ams_s11_voltages_1.s11v02 = can1_ams_s11_voltages_1_s11v02_encode((float) rawVoltages[106] / 10000.0);
 8003f22:	4b5d      	ldr	r3, [pc, #372]	@ (8004098 <voltageSendCan+0x20d8>)
 8003f24:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	@ 0xd4
 8003f28:	ee07 3a90 	vmov	s15, r3
 8003f2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f30:	ee17 0a90 	vmov	r0, s15
 8003f34:	f7fc faac 	bl	8000490 <__aeabi_f2d>
 8003f38:	a355      	add	r3, pc, #340	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f3e:	f7fc fc29 	bl	8000794 <__aeabi_ddiv>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	ec43 2b17 	vmov	d7, r2, r3
 8003f4a:	eeb0 0a47 	vmov.f32	s0, s14
 8003f4e:	eef0 0a67 	vmov.f32	s1, s15
 8003f52:	f00b fa8d 	bl	800f470 <can1_ams_s11_voltages_1_s11v02_encode>
 8003f56:	4603      	mov	r3, r0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4b54      	ldr	r3, [pc, #336]	@ (80040ac <voltageSendCan+0x20ec>)
 8003f5c:	705a      	strb	r2, [r3, #1]
    can1_ams_s11_voltages_1.s11v03 = can1_ams_s11_voltages_1_s11v03_encode((float) rawVoltages[107] / 10000.0);
 8003f5e:	4b4e      	ldr	r3, [pc, #312]	@ (8004098 <voltageSendCan+0x20d8>)
 8003f60:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	@ 0xd6
 8003f64:	ee07 3a90 	vmov	s15, r3
 8003f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f6c:	ee17 0a90 	vmov	r0, s15
 8003f70:	f7fc fa8e 	bl	8000490 <__aeabi_f2d>
 8003f74:	a346      	add	r3, pc, #280	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f7a:	f7fc fc0b 	bl	8000794 <__aeabi_ddiv>
 8003f7e:	4602      	mov	r2, r0
 8003f80:	460b      	mov	r3, r1
 8003f82:	ec43 2b17 	vmov	d7, r2, r3
 8003f86:	eeb0 0a47 	vmov.f32	s0, s14
 8003f8a:	eef0 0a67 	vmov.f32	s1, s15
 8003f8e:	f00b fa9b 	bl	800f4c8 <can1_ams_s11_voltages_1_s11v03_encode>
 8003f92:	4603      	mov	r3, r0
 8003f94:	461a      	mov	r2, r3
 8003f96:	4b45      	ldr	r3, [pc, #276]	@ (80040ac <voltageSendCan+0x20ec>)
 8003f98:	709a      	strb	r2, [r3, #2]
    can1_ams_s11_voltages_1.s11v04 = can1_ams_s11_voltages_1_s11v04_encode((float) rawVoltages[108] / 10000.0);
 8003f9a:	4b3f      	ldr	r3, [pc, #252]	@ (8004098 <voltageSendCan+0x20d8>)
 8003f9c:	f8b3 30d8 	ldrh.w	r3, [r3, #216]	@ 0xd8
 8003fa0:	ee07 3a90 	vmov	s15, r3
 8003fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fa8:	ee17 0a90 	vmov	r0, s15
 8003fac:	f7fc fa70 	bl	8000490 <__aeabi_f2d>
 8003fb0:	a337      	add	r3, pc, #220	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb6:	f7fc fbed 	bl	8000794 <__aeabi_ddiv>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	ec43 2b17 	vmov	d7, r2, r3
 8003fc2:	eeb0 0a47 	vmov.f32	s0, s14
 8003fc6:	eef0 0a67 	vmov.f32	s1, s15
 8003fca:	f00b faa9 	bl	800f520 <can1_ams_s11_voltages_1_s11v04_encode>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	461a      	mov	r2, r3
 8003fd2:	4b36      	ldr	r3, [pc, #216]	@ (80040ac <voltageSendCan+0x20ec>)
 8003fd4:	70da      	strb	r2, [r3, #3]
    can1_ams_s11_voltages_1.s11v05 = can1_ams_s11_voltages_1_s11v05_encode((float) rawVoltages[109] / 10000.0);
 8003fd6:	4b30      	ldr	r3, [pc, #192]	@ (8004098 <voltageSendCan+0x20d8>)
 8003fd8:	f8b3 30da 	ldrh.w	r3, [r3, #218]	@ 0xda
 8003fdc:	ee07 3a90 	vmov	s15, r3
 8003fe0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fe4:	ee17 0a90 	vmov	r0, s15
 8003fe8:	f7fc fa52 	bl	8000490 <__aeabi_f2d>
 8003fec:	a328      	add	r3, pc, #160	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 8003fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff2:	f7fc fbcf 	bl	8000794 <__aeabi_ddiv>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	ec43 2b17 	vmov	d7, r2, r3
 8003ffe:	eeb0 0a47 	vmov.f32	s0, s14
 8004002:	eef0 0a67 	vmov.f32	s1, s15
 8004006:	f00b fab7 	bl	800f578 <can1_ams_s11_voltages_1_s11v05_encode>
 800400a:	4603      	mov	r3, r0
 800400c:	461a      	mov	r2, r3
 800400e:	4b27      	ldr	r3, [pc, #156]	@ (80040ac <voltageSendCan+0x20ec>)
 8004010:	711a      	strb	r2, [r3, #4]
    can1_ams_s11_voltages_1.s11v06 = can1_ams_s11_voltages_1_s11v06_encode((float) rawVoltages[110] / 10000.0);
 8004012:	4b21      	ldr	r3, [pc, #132]	@ (8004098 <voltageSendCan+0x20d8>)
 8004014:	f8b3 30dc 	ldrh.w	r3, [r3, #220]	@ 0xdc
 8004018:	ee07 3a90 	vmov	s15, r3
 800401c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004020:	ee17 0a90 	vmov	r0, s15
 8004024:	f7fc fa34 	bl	8000490 <__aeabi_f2d>
 8004028:	a319      	add	r3, pc, #100	@ (adr r3, 8004090 <voltageSendCan+0x20d0>)
 800402a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402e:	f7fc fbb1 	bl	8000794 <__aeabi_ddiv>
 8004032:	4602      	mov	r2, r0
 8004034:	460b      	mov	r3, r1
 8004036:	ec43 2b17 	vmov	d7, r2, r3
 800403a:	eeb0 0a47 	vmov.f32	s0, s14
 800403e:	eef0 0a67 	vmov.f32	s1, s15
 8004042:	f00b fac5 	bl	800f5d0 <can1_ams_s11_voltages_1_s11v06_encode>
 8004046:	4603      	mov	r3, r0
 8004048:	461a      	mov	r2, r3
 800404a:	4b18      	ldr	r3, [pc, #96]	@ (80040ac <voltageSendCan+0x20ec>)
 800404c:	715a      	strb	r2, [r3, #5]

    can1_ams_s11_voltages_1_pack(txData, &can1_ams_s11_voltages_1, CAN1_AMS_S11_VOLTAGES_1_LENGTH);
 800404e:	2206      	movs	r2, #6
 8004050:	4916      	ldr	r1, [pc, #88]	@ (80040ac <voltageSendCan+0x20ec>)
 8004052:	4813      	ldr	r0, [pc, #76]	@ (80040a0 <voltageSendCan+0x20e0>)
 8004054:	f00b f966 	bl	800f324 <can1_ams_s11_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S11_VOLTAGES_1_FRAME_ID;
 8004058:	4b12      	ldr	r3, [pc, #72]	@ (80040a4 <voltageSendCan+0x20e4>)
 800405a:	f44f 721b 	mov.w	r2, #620	@ 0x26c
 800405e:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S11_VOLTAGES_1_LENGTH;
 8004060:	4b10      	ldr	r3, [pc, #64]	@ (80040a4 <voltageSendCan+0x20e4>)
 8004062:	2206      	movs	r2, #6
 8004064:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004066:	4b0f      	ldr	r3, [pc, #60]	@ (80040a4 <voltageSendCan+0x20e4>)
 8004068:	2200      	movs	r2, #0
 800406a:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 800406c:	4b0d      	ldr	r3, [pc, #52]	@ (80040a4 <voltageSendCan+0x20e4>)
 800406e:	2200      	movs	r2, #0
 8004070:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004072:	2300      	movs	r3, #0
 8004074:	4a0a      	ldr	r2, [pc, #40]	@ (80040a0 <voltageSendCan+0x20e0>)
 8004076:	490b      	ldr	r1, [pc, #44]	@ (80040a4 <voltageSendCan+0x20e4>)
 8004078:	480b      	ldr	r0, [pc, #44]	@ (80040a8 <voltageSendCan+0x20e8>)
 800407a:	f002 fcf3 	bl	8006a64 <HAL_CAN_AddTxMessage>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 826b 	beq.w	800455c <voltageSendCan+0x259c>
      Error_Handler();
 8004086:	f001 fcc9 	bl	8005a1c <Error_Handler>
    break;
 800408a:	e267      	b.n	800455c <voltageSendCan+0x259c>
 800408c:	f3af 8000 	nop.w
 8004090:	00000000 	.word	0x00000000
 8004094:	40c38800 	.word	0x40c38800
 8004098:	20000480 	.word	0x20000480
 800409c:	20000368 	.word	0x20000368
 80040a0:	20000288 	.word	0x20000288
 80040a4:	20000254 	.word	0x20000254
 80040a8:	2000011c 	.word	0x2000011c
 80040ac:	20000370 	.word	0x20000370

  case 21:
    can1_ams_s11_voltages_2.s11v07 = can1_ams_s11_voltages_2_s11v07_encode((float) rawVoltages[111] / 10000.0);
 80040b0:	4bc5      	ldr	r3, [pc, #788]	@ (80043c8 <voltageSendCan+0x2408>)
 80040b2:	f8b3 30de 	ldrh.w	r3, [r3, #222]	@ 0xde
 80040b6:	ee07 3a90 	vmov	s15, r3
 80040ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040be:	ee17 0a90 	vmov	r0, s15
 80040c2:	f7fc f9e5 	bl	8000490 <__aeabi_f2d>
 80040c6:	a3be      	add	r3, pc, #760	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 80040c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040cc:	f7fc fb62 	bl	8000794 <__aeabi_ddiv>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	ec43 2b17 	vmov	d7, r2, r3
 80040d8:	eeb0 0a47 	vmov.f32	s0, s14
 80040dc:	eef0 0a67 	vmov.f32	s1, s15
 80040e0:	f00b fb0a 	bl	800f6f8 <can1_ams_s11_voltages_2_s11v07_encode>
 80040e4:	4603      	mov	r3, r0
 80040e6:	461a      	mov	r2, r3
 80040e8:	4bb8      	ldr	r3, [pc, #736]	@ (80043cc <voltageSendCan+0x240c>)
 80040ea:	701a      	strb	r2, [r3, #0]
    can1_ams_s11_voltages_2.s11v08 = can1_ams_s11_voltages_2_s11v08_encode((float) rawVoltages[112] / 10000.0);
 80040ec:	4bb6      	ldr	r3, [pc, #728]	@ (80043c8 <voltageSendCan+0x2408>)
 80040ee:	f8b3 30e0 	ldrh.w	r3, [r3, #224]	@ 0xe0
 80040f2:	ee07 3a90 	vmov	s15, r3
 80040f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040fa:	ee17 0a90 	vmov	r0, s15
 80040fe:	f7fc f9c7 	bl	8000490 <__aeabi_f2d>
 8004102:	a3af      	add	r3, pc, #700	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 8004104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004108:	f7fc fb44 	bl	8000794 <__aeabi_ddiv>
 800410c:	4602      	mov	r2, r0
 800410e:	460b      	mov	r3, r1
 8004110:	ec43 2b17 	vmov	d7, r2, r3
 8004114:	eeb0 0a47 	vmov.f32	s0, s14
 8004118:	eef0 0a67 	vmov.f32	s1, s15
 800411c:	f00b fb18 	bl	800f750 <can1_ams_s11_voltages_2_s11v08_encode>
 8004120:	4603      	mov	r3, r0
 8004122:	461a      	mov	r2, r3
 8004124:	4ba9      	ldr	r3, [pc, #676]	@ (80043cc <voltageSendCan+0x240c>)
 8004126:	705a      	strb	r2, [r3, #1]
    can1_ams_s11_voltages_2.s11v09 = can1_ams_s11_voltages_2_s11v09_encode((float) rawVoltages[113] / 10000.0);
 8004128:	4ba7      	ldr	r3, [pc, #668]	@ (80043c8 <voltageSendCan+0x2408>)
 800412a:	f8b3 30e2 	ldrh.w	r3, [r3, #226]	@ 0xe2
 800412e:	ee07 3a90 	vmov	s15, r3
 8004132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004136:	ee17 0a90 	vmov	r0, s15
 800413a:	f7fc f9a9 	bl	8000490 <__aeabi_f2d>
 800413e:	a3a0      	add	r3, pc, #640	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 8004140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004144:	f7fc fb26 	bl	8000794 <__aeabi_ddiv>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	ec43 2b17 	vmov	d7, r2, r3
 8004150:	eeb0 0a47 	vmov.f32	s0, s14
 8004154:	eef0 0a67 	vmov.f32	s1, s15
 8004158:	f00b fb26 	bl	800f7a8 <can1_ams_s11_voltages_2_s11v09_encode>
 800415c:	4603      	mov	r3, r0
 800415e:	461a      	mov	r2, r3
 8004160:	4b9a      	ldr	r3, [pc, #616]	@ (80043cc <voltageSendCan+0x240c>)
 8004162:	709a      	strb	r2, [r3, #2]
    can1_ams_s11_voltages_2.s11v10 = can1_ams_s11_voltages_2_s11v10_encode((float) rawVoltages[114] / 10000.0);
 8004164:	4b98      	ldr	r3, [pc, #608]	@ (80043c8 <voltageSendCan+0x2408>)
 8004166:	f8b3 30e4 	ldrh.w	r3, [r3, #228]	@ 0xe4
 800416a:	ee07 3a90 	vmov	s15, r3
 800416e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004172:	ee17 0a90 	vmov	r0, s15
 8004176:	f7fc f98b 	bl	8000490 <__aeabi_f2d>
 800417a:	a391      	add	r3, pc, #580	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	f7fc fb08 	bl	8000794 <__aeabi_ddiv>
 8004184:	4602      	mov	r2, r0
 8004186:	460b      	mov	r3, r1
 8004188:	ec43 2b17 	vmov	d7, r2, r3
 800418c:	eeb0 0a47 	vmov.f32	s0, s14
 8004190:	eef0 0a67 	vmov.f32	s1, s15
 8004194:	f00b fb34 	bl	800f800 <can1_ams_s11_voltages_2_s11v10_encode>
 8004198:	4603      	mov	r3, r0
 800419a:	461a      	mov	r2, r3
 800419c:	4b8b      	ldr	r3, [pc, #556]	@ (80043cc <voltageSendCan+0x240c>)
 800419e:	70da      	strb	r2, [r3, #3]
    can1_ams_s11_voltages_2.s11v11 = can1_ams_s11_voltages_2_s11v11_encode((float) rawVoltages[115] / 10000.0);
 80041a0:	4b89      	ldr	r3, [pc, #548]	@ (80043c8 <voltageSendCan+0x2408>)
 80041a2:	f8b3 30e6 	ldrh.w	r3, [r3, #230]	@ 0xe6
 80041a6:	ee07 3a90 	vmov	s15, r3
 80041aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ae:	ee17 0a90 	vmov	r0, s15
 80041b2:	f7fc f96d 	bl	8000490 <__aeabi_f2d>
 80041b6:	a382      	add	r3, pc, #520	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 80041b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041bc:	f7fc faea 	bl	8000794 <__aeabi_ddiv>
 80041c0:	4602      	mov	r2, r0
 80041c2:	460b      	mov	r3, r1
 80041c4:	ec43 2b17 	vmov	d7, r2, r3
 80041c8:	eeb0 0a47 	vmov.f32	s0, s14
 80041cc:	eef0 0a67 	vmov.f32	s1, s15
 80041d0:	f00b fb42 	bl	800f858 <can1_ams_s11_voltages_2_s11v11_encode>
 80041d4:	4603      	mov	r3, r0
 80041d6:	461a      	mov	r2, r3
 80041d8:	4b7c      	ldr	r3, [pc, #496]	@ (80043cc <voltageSendCan+0x240c>)
 80041da:	711a      	strb	r2, [r3, #4]

    can1_ams_s11_voltages_2_pack(txData, &can1_ams_s11_voltages_2, CAN1_AMS_S11_VOLTAGES_2_LENGTH);
 80041dc:	2205      	movs	r2, #5
 80041de:	497b      	ldr	r1, [pc, #492]	@ (80043cc <voltageSendCan+0x240c>)
 80041e0:	487b      	ldr	r0, [pc, #492]	@ (80043d0 <voltageSendCan+0x2410>)
 80041e2:	f00b fa1f 	bl	800f624 <can1_ams_s11_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S11_VOLTAGES_2_FRAME_ID;
 80041e6:	4b7b      	ldr	r3, [pc, #492]	@ (80043d4 <voltageSendCan+0x2414>)
 80041e8:	f240 226d 	movw	r2, #621	@ 0x26d
 80041ec:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S11_VOLTAGES_2_LENGTH;
 80041ee:	4b79      	ldr	r3, [pc, #484]	@ (80043d4 <voltageSendCan+0x2414>)
 80041f0:	2205      	movs	r2, #5
 80041f2:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80041f4:	4b77      	ldr	r3, [pc, #476]	@ (80043d4 <voltageSendCan+0x2414>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80041fa:	4b76      	ldr	r3, [pc, #472]	@ (80043d4 <voltageSendCan+0x2414>)
 80041fc:	2200      	movs	r2, #0
 80041fe:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004200:	2300      	movs	r3, #0
 8004202:	4a73      	ldr	r2, [pc, #460]	@ (80043d0 <voltageSendCan+0x2410>)
 8004204:	4973      	ldr	r1, [pc, #460]	@ (80043d4 <voltageSendCan+0x2414>)
 8004206:	4874      	ldr	r0, [pc, #464]	@ (80043d8 <voltageSendCan+0x2418>)
 8004208:	f002 fc2c 	bl	8006a64 <HAL_CAN_AddTxMessage>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 81a6 	beq.w	8004560 <voltageSendCan+0x25a0>
      Error_Handler();
 8004214:	f001 fc02 	bl	8005a1c <Error_Handler>
    break;
 8004218:	e1a2      	b.n	8004560 <voltageSendCan+0x25a0>

  case 22:
    can1_ams_s12_voltages_1.s12v01 = can1_ams_s12_voltages_1_s12v01_encode((float) rawVoltages[116] / 10000.0);
 800421a:	4b6b      	ldr	r3, [pc, #428]	@ (80043c8 <voltageSendCan+0x2408>)
 800421c:	f8b3 30e8 	ldrh.w	r3, [r3, #232]	@ 0xe8
 8004220:	ee07 3a90 	vmov	s15, r3
 8004224:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004228:	ee17 0a90 	vmov	r0, s15
 800422c:	f7fc f930 	bl	8000490 <__aeabi_f2d>
 8004230:	a363      	add	r3, pc, #396	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 8004232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004236:	f7fc faad 	bl	8000794 <__aeabi_ddiv>
 800423a:	4602      	mov	r2, r0
 800423c:	460b      	mov	r3, r1
 800423e:	ec43 2b17 	vmov	d7, r2, r3
 8004242:	eeb0 0a47 	vmov.f32	s0, s14
 8004246:	eef0 0a67 	vmov.f32	s1, s15
 800424a:	f00b fba9 	bl	800f9a0 <can1_ams_s12_voltages_1_s12v01_encode>
 800424e:	4603      	mov	r3, r0
 8004250:	461a      	mov	r2, r3
 8004252:	4b62      	ldr	r3, [pc, #392]	@ (80043dc <voltageSendCan+0x241c>)
 8004254:	701a      	strb	r2, [r3, #0]
    can1_ams_s12_voltages_1.s12v02 = can1_ams_s12_voltages_1_s12v02_encode((float) rawVoltages[117] / 10000.0);
 8004256:	4b5c      	ldr	r3, [pc, #368]	@ (80043c8 <voltageSendCan+0x2408>)
 8004258:	f8b3 30ea 	ldrh.w	r3, [r3, #234]	@ 0xea
 800425c:	ee07 3a90 	vmov	s15, r3
 8004260:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004264:	ee17 0a90 	vmov	r0, s15
 8004268:	f7fc f912 	bl	8000490 <__aeabi_f2d>
 800426c:	a354      	add	r3, pc, #336	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 800426e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004272:	f7fc fa8f 	bl	8000794 <__aeabi_ddiv>
 8004276:	4602      	mov	r2, r0
 8004278:	460b      	mov	r3, r1
 800427a:	ec43 2b17 	vmov	d7, r2, r3
 800427e:	eeb0 0a47 	vmov.f32	s0, s14
 8004282:	eef0 0a67 	vmov.f32	s1, s15
 8004286:	f00b fbb7 	bl	800f9f8 <can1_ams_s12_voltages_1_s12v02_encode>
 800428a:	4603      	mov	r3, r0
 800428c:	461a      	mov	r2, r3
 800428e:	4b53      	ldr	r3, [pc, #332]	@ (80043dc <voltageSendCan+0x241c>)
 8004290:	705a      	strb	r2, [r3, #1]
    can1_ams_s12_voltages_1.s12v03 = can1_ams_s12_voltages_1_s12v03_encode((float) rawVoltages[118] / 10000.0);
 8004292:	4b4d      	ldr	r3, [pc, #308]	@ (80043c8 <voltageSendCan+0x2408>)
 8004294:	f8b3 30ec 	ldrh.w	r3, [r3, #236]	@ 0xec
 8004298:	ee07 3a90 	vmov	s15, r3
 800429c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042a0:	ee17 0a90 	vmov	r0, s15
 80042a4:	f7fc f8f4 	bl	8000490 <__aeabi_f2d>
 80042a8:	a345      	add	r3, pc, #276	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 80042aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ae:	f7fc fa71 	bl	8000794 <__aeabi_ddiv>
 80042b2:	4602      	mov	r2, r0
 80042b4:	460b      	mov	r3, r1
 80042b6:	ec43 2b17 	vmov	d7, r2, r3
 80042ba:	eeb0 0a47 	vmov.f32	s0, s14
 80042be:	eef0 0a67 	vmov.f32	s1, s15
 80042c2:	f00b fbc5 	bl	800fa50 <can1_ams_s12_voltages_1_s12v03_encode>
 80042c6:	4603      	mov	r3, r0
 80042c8:	461a      	mov	r2, r3
 80042ca:	4b44      	ldr	r3, [pc, #272]	@ (80043dc <voltageSendCan+0x241c>)
 80042cc:	709a      	strb	r2, [r3, #2]
    can1_ams_s12_voltages_1.s12v04 = can1_ams_s12_voltages_1_s12v04_encode((float) rawVoltages[119] / 10000.0);
 80042ce:	4b3e      	ldr	r3, [pc, #248]	@ (80043c8 <voltageSendCan+0x2408>)
 80042d0:	f8b3 30ee 	ldrh.w	r3, [r3, #238]	@ 0xee
 80042d4:	ee07 3a90 	vmov	s15, r3
 80042d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042dc:	ee17 0a90 	vmov	r0, s15
 80042e0:	f7fc f8d6 	bl	8000490 <__aeabi_f2d>
 80042e4:	a336      	add	r3, pc, #216	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 80042e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ea:	f7fc fa53 	bl	8000794 <__aeabi_ddiv>
 80042ee:	4602      	mov	r2, r0
 80042f0:	460b      	mov	r3, r1
 80042f2:	ec43 2b17 	vmov	d7, r2, r3
 80042f6:	eeb0 0a47 	vmov.f32	s0, s14
 80042fa:	eef0 0a67 	vmov.f32	s1, s15
 80042fe:	f00b fbd3 	bl	800faa8 <can1_ams_s12_voltages_1_s12v04_encode>
 8004302:	4603      	mov	r3, r0
 8004304:	461a      	mov	r2, r3
 8004306:	4b35      	ldr	r3, [pc, #212]	@ (80043dc <voltageSendCan+0x241c>)
 8004308:	70da      	strb	r2, [r3, #3]
    can1_ams_s12_voltages_1.s12v05 = can1_ams_s12_voltages_1_s12v05_encode((float) rawVoltages[120] / 10000.0);
 800430a:	4b2f      	ldr	r3, [pc, #188]	@ (80043c8 <voltageSendCan+0x2408>)
 800430c:	f8b3 30f0 	ldrh.w	r3, [r3, #240]	@ 0xf0
 8004310:	ee07 3a90 	vmov	s15, r3
 8004314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004318:	ee17 0a90 	vmov	r0, s15
 800431c:	f7fc f8b8 	bl	8000490 <__aeabi_f2d>
 8004320:	a327      	add	r3, pc, #156	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 8004322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004326:	f7fc fa35 	bl	8000794 <__aeabi_ddiv>
 800432a:	4602      	mov	r2, r0
 800432c:	460b      	mov	r3, r1
 800432e:	ec43 2b17 	vmov	d7, r2, r3
 8004332:	eeb0 0a47 	vmov.f32	s0, s14
 8004336:	eef0 0a67 	vmov.f32	s1, s15
 800433a:	f00b fbe1 	bl	800fb00 <can1_ams_s12_voltages_1_s12v05_encode>
 800433e:	4603      	mov	r3, r0
 8004340:	461a      	mov	r2, r3
 8004342:	4b26      	ldr	r3, [pc, #152]	@ (80043dc <voltageSendCan+0x241c>)
 8004344:	711a      	strb	r2, [r3, #4]
    can1_ams_s12_voltages_1.s12v06 = can1_ams_s12_voltages_1_s12v06_encode((float) rawVoltages[121] / 10000.0);
 8004346:	4b20      	ldr	r3, [pc, #128]	@ (80043c8 <voltageSendCan+0x2408>)
 8004348:	f8b3 30f2 	ldrh.w	r3, [r3, #242]	@ 0xf2
 800434c:	ee07 3a90 	vmov	s15, r3
 8004350:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004354:	ee17 0a90 	vmov	r0, s15
 8004358:	f7fc f89a 	bl	8000490 <__aeabi_f2d>
 800435c:	a318      	add	r3, pc, #96	@ (adr r3, 80043c0 <voltageSendCan+0x2400>)
 800435e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004362:	f7fc fa17 	bl	8000794 <__aeabi_ddiv>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	ec43 2b17 	vmov	d7, r2, r3
 800436e:	eeb0 0a47 	vmov.f32	s0, s14
 8004372:	eef0 0a67 	vmov.f32	s1, s15
 8004376:	f00b fbef 	bl	800fb58 <can1_ams_s12_voltages_1_s12v06_encode>
 800437a:	4603      	mov	r3, r0
 800437c:	461a      	mov	r2, r3
 800437e:	4b17      	ldr	r3, [pc, #92]	@ (80043dc <voltageSendCan+0x241c>)
 8004380:	715a      	strb	r2, [r3, #5]

    can1_ams_s12_voltages_1_pack(txData, &can1_ams_s12_voltages_1, CAN1_AMS_S12_VOLTAGES_1_LENGTH);
 8004382:	2206      	movs	r2, #6
 8004384:	4915      	ldr	r1, [pc, #84]	@ (80043dc <voltageSendCan+0x241c>)
 8004386:	4812      	ldr	r0, [pc, #72]	@ (80043d0 <voltageSendCan+0x2410>)
 8004388:	f00b fa90 	bl	800f8ac <can1_ams_s12_voltages_1_pack>
    txHeader.StdId = CAN1_AMS_S12_VOLTAGES_1_FRAME_ID;
 800438c:	4b11      	ldr	r3, [pc, #68]	@ (80043d4 <voltageSendCan+0x2414>)
 800438e:	f240 226e 	movw	r2, #622	@ 0x26e
 8004392:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S12_VOLTAGES_1_LENGTH;
 8004394:	4b0f      	ldr	r3, [pc, #60]	@ (80043d4 <voltageSendCan+0x2414>)
 8004396:	2206      	movs	r2, #6
 8004398:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 800439a:	4b0e      	ldr	r3, [pc, #56]	@ (80043d4 <voltageSendCan+0x2414>)
 800439c:	2200      	movs	r2, #0
 800439e:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80043a0:	4b0c      	ldr	r3, [pc, #48]	@ (80043d4 <voltageSendCan+0x2414>)
 80043a2:	2200      	movs	r2, #0
 80043a4:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80043a6:	2300      	movs	r3, #0
 80043a8:	4a09      	ldr	r2, [pc, #36]	@ (80043d0 <voltageSendCan+0x2410>)
 80043aa:	490a      	ldr	r1, [pc, #40]	@ (80043d4 <voltageSendCan+0x2414>)
 80043ac:	480a      	ldr	r0, [pc, #40]	@ (80043d8 <voltageSendCan+0x2418>)
 80043ae:	f002 fb59 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 80d5 	beq.w	8004564 <voltageSendCan+0x25a4>
      Error_Handler();
 80043ba:	f001 fb2f 	bl	8005a1c <Error_Handler>
    break;
 80043be:	e0d1      	b.n	8004564 <voltageSendCan+0x25a4>
 80043c0:	00000000 	.word	0x00000000
 80043c4:	40c38800 	.word	0x40c38800
 80043c8:	20000480 	.word	0x20000480
 80043cc:	20000378 	.word	0x20000378
 80043d0:	20000288 	.word	0x20000288
 80043d4:	20000254 	.word	0x20000254
 80043d8:	2000011c 	.word	0x2000011c
 80043dc:	20000380 	.word	0x20000380

  case 23:
    can1_ams_s12_voltages_2.s12v07 = can1_ams_s12_voltages_2_s12v07_encode((float) rawVoltages[122] / 10000.0);
 80043e0:	4b65      	ldr	r3, [pc, #404]	@ (8004578 <voltageSendCan+0x25b8>)
 80043e2:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	@ 0xf4
 80043e6:	ee07 3a90 	vmov	s15, r3
 80043ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ee:	ee17 0a90 	vmov	r0, s15
 80043f2:	f7fc f84d 	bl	8000490 <__aeabi_f2d>
 80043f6:	a35e      	add	r3, pc, #376	@ (adr r3, 8004570 <voltageSendCan+0x25b0>)
 80043f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043fc:	f7fc f9ca 	bl	8000794 <__aeabi_ddiv>
 8004400:	4602      	mov	r2, r0
 8004402:	460b      	mov	r3, r1
 8004404:	ec43 2b17 	vmov	d7, r2, r3
 8004408:	eeb0 0a47 	vmov.f32	s0, s14
 800440c:	eef0 0a67 	vmov.f32	s1, s15
 8004410:	f00b fc36 	bl	800fc80 <can1_ams_s12_voltages_2_s12v07_encode>
 8004414:	4603      	mov	r3, r0
 8004416:	461a      	mov	r2, r3
 8004418:	4b58      	ldr	r3, [pc, #352]	@ (800457c <voltageSendCan+0x25bc>)
 800441a:	701a      	strb	r2, [r3, #0]
    can1_ams_s12_voltages_2.s12v08 = can1_ams_s12_voltages_2_s12v08_encode((float) rawVoltages[123] / 10000.0);
 800441c:	4b56      	ldr	r3, [pc, #344]	@ (8004578 <voltageSendCan+0x25b8>)
 800441e:	f8b3 30f6 	ldrh.w	r3, [r3, #246]	@ 0xf6
 8004422:	ee07 3a90 	vmov	s15, r3
 8004426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800442a:	ee17 0a90 	vmov	r0, s15
 800442e:	f7fc f82f 	bl	8000490 <__aeabi_f2d>
 8004432:	a34f      	add	r3, pc, #316	@ (adr r3, 8004570 <voltageSendCan+0x25b0>)
 8004434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004438:	f7fc f9ac 	bl	8000794 <__aeabi_ddiv>
 800443c:	4602      	mov	r2, r0
 800443e:	460b      	mov	r3, r1
 8004440:	ec43 2b17 	vmov	d7, r2, r3
 8004444:	eeb0 0a47 	vmov.f32	s0, s14
 8004448:	eef0 0a67 	vmov.f32	s1, s15
 800444c:	f00b fc44 	bl	800fcd8 <can1_ams_s12_voltages_2_s12v08_encode>
 8004450:	4603      	mov	r3, r0
 8004452:	461a      	mov	r2, r3
 8004454:	4b49      	ldr	r3, [pc, #292]	@ (800457c <voltageSendCan+0x25bc>)
 8004456:	705a      	strb	r2, [r3, #1]
    can1_ams_s12_voltages_2.s12v09 = can1_ams_s12_voltages_2_s12v09_encode((float) rawVoltages[124] / 10000.0);
 8004458:	4b47      	ldr	r3, [pc, #284]	@ (8004578 <voltageSendCan+0x25b8>)
 800445a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	@ 0xf8
 800445e:	ee07 3a90 	vmov	s15, r3
 8004462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004466:	ee17 0a90 	vmov	r0, s15
 800446a:	f7fc f811 	bl	8000490 <__aeabi_f2d>
 800446e:	a340      	add	r3, pc, #256	@ (adr r3, 8004570 <voltageSendCan+0x25b0>)
 8004470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004474:	f7fc f98e 	bl	8000794 <__aeabi_ddiv>
 8004478:	4602      	mov	r2, r0
 800447a:	460b      	mov	r3, r1
 800447c:	ec43 2b17 	vmov	d7, r2, r3
 8004480:	eeb0 0a47 	vmov.f32	s0, s14
 8004484:	eef0 0a67 	vmov.f32	s1, s15
 8004488:	f00b fc52 	bl	800fd30 <can1_ams_s12_voltages_2_s12v09_encode>
 800448c:	4603      	mov	r3, r0
 800448e:	461a      	mov	r2, r3
 8004490:	4b3a      	ldr	r3, [pc, #232]	@ (800457c <voltageSendCan+0x25bc>)
 8004492:	709a      	strb	r2, [r3, #2]
    can1_ams_s12_voltages_2.s12v10 = can1_ams_s12_voltages_2_s12v10_encode((float) rawVoltages[125] / 10000.0);
 8004494:	4b38      	ldr	r3, [pc, #224]	@ (8004578 <voltageSendCan+0x25b8>)
 8004496:	f8b3 30fa 	ldrh.w	r3, [r3, #250]	@ 0xfa
 800449a:	ee07 3a90 	vmov	s15, r3
 800449e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044a2:	ee17 0a90 	vmov	r0, s15
 80044a6:	f7fb fff3 	bl	8000490 <__aeabi_f2d>
 80044aa:	a331      	add	r3, pc, #196	@ (adr r3, 8004570 <voltageSendCan+0x25b0>)
 80044ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b0:	f7fc f970 	bl	8000794 <__aeabi_ddiv>
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	ec43 2b17 	vmov	d7, r2, r3
 80044bc:	eeb0 0a47 	vmov.f32	s0, s14
 80044c0:	eef0 0a67 	vmov.f32	s1, s15
 80044c4:	f00b fc60 	bl	800fd88 <can1_ams_s12_voltages_2_s12v10_encode>
 80044c8:	4603      	mov	r3, r0
 80044ca:	461a      	mov	r2, r3
 80044cc:	4b2b      	ldr	r3, [pc, #172]	@ (800457c <voltageSendCan+0x25bc>)
 80044ce:	70da      	strb	r2, [r3, #3]

    can1_ams_s12_voltages_2_pack(txData, &can1_ams_s12_voltages_2, CAN1_AMS_S12_VOLTAGES_2_LENGTH);
 80044d0:	2205      	movs	r2, #5
 80044d2:	492a      	ldr	r1, [pc, #168]	@ (800457c <voltageSendCan+0x25bc>)
 80044d4:	482a      	ldr	r0, [pc, #168]	@ (8004580 <voltageSendCan+0x25c0>)
 80044d6:	f00b fb69 	bl	800fbac <can1_ams_s12_voltages_2_pack>
    txHeader.StdId = CAN1_AMS_S12_VOLTAGES_2_FRAME_ID;
 80044da:	4b2a      	ldr	r3, [pc, #168]	@ (8004584 <voltageSendCan+0x25c4>)
 80044dc:	f240 226f 	movw	r2, #623	@ 0x26f
 80044e0:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_S12_VOLTAGES_2_LENGTH;
 80044e2:	4b28      	ldr	r3, [pc, #160]	@ (8004584 <voltageSendCan+0x25c4>)
 80044e4:	2205      	movs	r2, #5
 80044e6:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80044e8:	4b26      	ldr	r3, [pc, #152]	@ (8004584 <voltageSendCan+0x25c4>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80044ee:	4b25      	ldr	r3, [pc, #148]	@ (8004584 <voltageSendCan+0x25c4>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80044f4:	2300      	movs	r3, #0
 80044f6:	4a22      	ldr	r2, [pc, #136]	@ (8004580 <voltageSendCan+0x25c0>)
 80044f8:	4922      	ldr	r1, [pc, #136]	@ (8004584 <voltageSendCan+0x25c4>)
 80044fa:	4823      	ldr	r0, [pc, #140]	@ (8004588 <voltageSendCan+0x25c8>)
 80044fc:	f002 fab2 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d030      	beq.n	8004568 <voltageSendCan+0x25a8>
      Error_Handler();
 8004506:	f001 fa89 	bl	8005a1c <Error_Handler>
    break;
 800450a:	e02d      	b.n	8004568 <voltageSendCan+0x25a8>
    break;
 800450c:	bf00      	nop
 800450e:	e02c      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004510:	bf00      	nop
 8004512:	e02a      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004514:	bf00      	nop
 8004516:	e028      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004518:	bf00      	nop
 800451a:	e026      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 800451c:	bf00      	nop
 800451e:	e024      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004520:	bf00      	nop
 8004522:	e022      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004524:	bf00      	nop
 8004526:	e020      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004528:	bf00      	nop
 800452a:	e01e      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 800452c:	bf00      	nop
 800452e:	e01c      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004530:	bf00      	nop
 8004532:	e01a      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004534:	bf00      	nop
 8004536:	e018      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004538:	bf00      	nop
 800453a:	e016      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 800453c:	bf00      	nop
 800453e:	e014      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004540:	bf00      	nop
 8004542:	e012      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004544:	bf00      	nop
 8004546:	e010      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004548:	bf00      	nop
 800454a:	e00e      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 800454c:	bf00      	nop
 800454e:	e00c      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004550:	bf00      	nop
 8004552:	e00a      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004554:	bf00      	nop
 8004556:	e008      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004558:	bf00      	nop
 800455a:	e006      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 800455c:	bf00      	nop
 800455e:	e004      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004560:	bf00      	nop
 8004562:	e002      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004564:	bf00      	nop
 8004566:	e000      	b.n	800456a <voltageSendCan+0x25aa>
    break;
 8004568:	bf00      	nop
  }
}
 800456a:	bf00      	nop
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	00000000 	.word	0x00000000
 8004574:	40c38800 	.word	0x40c38800
 8004578:	20000480 	.word	0x20000480
 800457c:	20000388 	.word	0x20000388
 8004580:	20000288 	.word	0x20000288
 8004584:	20000254 	.word	0x20000254
 8004588:	2000011c 	.word	0x2000011c

0800458c <temperatureSendCan>:

static void temperatureSendCan(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  switch (amsTxMessageCounter % 12)
 8004590:	4b9c      	ldr	r3, [pc, #624]	@ (8004804 <temperatureSendCan+0x278>)
 8004592:	781a      	ldrb	r2, [r3, #0]
 8004594:	4b9c      	ldr	r3, [pc, #624]	@ (8004808 <temperatureSendCan+0x27c>)
 8004596:	fba3 1302 	umull	r1, r3, r3, r2
 800459a:	08d9      	lsrs	r1, r3, #3
 800459c:	460b      	mov	r3, r1
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	440b      	add	r3, r1
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b0b      	cmp	r3, #11
 80045aa:	f200 86e1 	bhi.w	8005370 <temperatureSendCan+0xde4>
 80045ae:	a201      	add	r2, pc, #4	@ (adr r2, 80045b4 <temperatureSendCan+0x28>)
 80045b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b4:	080045e5 	.word	0x080045e5
 80045b8:	080046f5 	.word	0x080046f5
 80045bc:	08004821 	.word	0x08004821
 80045c0:	08004931 	.word	0x08004931
 80045c4:	08004a55 	.word	0x08004a55
 80045c8:	08004b63 	.word	0x08004b63
 80045cc:	08004c85 	.word	0x08004c85
 80045d0:	08004d99 	.word	0x08004d99
 80045d4:	08004ec9 	.word	0x08004ec9
 80045d8:	08004fe3 	.word	0x08004fe3
 80045dc:	08005111 	.word	0x08005111
 80045e0:	0800522b 	.word	0x0800522b
  {
  case 0:
    can1_ams_cell_temperatures.temperature_multiplexor = 0;
 80045e4:	4b89      	ldr	r3, [pc, #548]	@ (800480c <temperatureSendCan+0x280>)
 80045e6:	2200      	movs	r2, #0
 80045e8:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s1 = can1_ams_cell_temperatures_t1s1_encode(
        thermistor_adc_to_c_float(rawTemps[0]));
 80045ea:	4b89      	ldr	r3, [pc, #548]	@ (8004810 <temperatureSendCan+0x284>)
 80045ec:	881b      	ldrh	r3, [r3, #0]
 80045ee:	4618      	mov	r0, r3
 80045f0:	f001 fce0 	bl	8005fb4 <thermistor_adc_to_c_float>
 80045f4:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s1 = can1_ams_cell_temperatures_t1s1_encode(
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7fb ff49 	bl	8000490 <__aeabi_f2d>
 80045fe:	4602      	mov	r2, r0
 8004600:	460b      	mov	r3, r1
 8004602:	ec43 2b10 	vmov	d0, r2, r3
 8004606:	f006 f9e3 	bl	800a9d0 <can1_ams_cell_temperatures_t1s1_encode>
 800460a:	4603      	mov	r3, r0
 800460c:	461a      	mov	r2, r3
 800460e:	4b7f      	ldr	r3, [pc, #508]	@ (800480c <temperatureSendCan+0x280>)
 8004610:	805a      	strh	r2, [r3, #2]
    can1_ams_cell_temperatures.t2s1 = can1_ams_cell_temperatures_t1s2_encode(
        thermistor_adc_to_c_float(rawTemps[1]));
 8004612:	4b7f      	ldr	r3, [pc, #508]	@ (8004810 <temperatureSendCan+0x284>)
 8004614:	885b      	ldrh	r3, [r3, #2]
 8004616:	4618      	mov	r0, r3
 8004618:	f001 fccc 	bl	8005fb4 <thermistor_adc_to_c_float>
 800461c:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s1 = can1_ams_cell_temperatures_t1s2_encode(
 8004620:	4618      	mov	r0, r3
 8004622:	f7fb ff35 	bl	8000490 <__aeabi_f2d>
 8004626:	4602      	mov	r2, r0
 8004628:	460b      	mov	r3, r1
 800462a:	ec43 2b10 	vmov	d0, r2, r3
 800462e:	f006 f9fb 	bl	800aa28 <can1_ams_cell_temperatures_t1s2_encode>
 8004632:	4603      	mov	r3, r0
 8004634:	461a      	mov	r2, r3
 8004636:	4b75      	ldr	r3, [pc, #468]	@ (800480c <temperatureSendCan+0x280>)
 8004638:	835a      	strh	r2, [r3, #26]
    can1_ams_cell_temperatures.t3s1 = can1_ams_cell_temperatures_t1s3_encode(
        thermistor_adc_to_c_float(rawTemps[2]));
 800463a:	4b75      	ldr	r3, [pc, #468]	@ (8004810 <temperatureSendCan+0x284>)
 800463c:	889b      	ldrh	r3, [r3, #4]
 800463e:	4618      	mov	r0, r3
 8004640:	f001 fcb8 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004644:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s1 = can1_ams_cell_temperatures_t1s3_encode(
 8004648:	4618      	mov	r0, r3
 800464a:	f7fb ff21 	bl	8000490 <__aeabi_f2d>
 800464e:	4602      	mov	r2, r0
 8004650:	460b      	mov	r3, r1
 8004652:	ec43 2b10 	vmov	d0, r2, r3
 8004656:	f006 fa13 	bl	800aa80 <can1_ams_cell_temperatures_t1s3_encode>
 800465a:	4603      	mov	r3, r0
 800465c:	461a      	mov	r2, r3
 800465e:	4b6b      	ldr	r3, [pc, #428]	@ (800480c <temperatureSendCan+0x280>)
 8004660:	865a      	strh	r2, [r3, #50]	@ 0x32
    can1_ams_cell_temperatures.t4s1 = can1_ams_cell_temperatures_t1s4_encode(
        thermistor_adc_to_c_float(rawTemps[3]));
 8004662:	4b6b      	ldr	r3, [pc, #428]	@ (8004810 <temperatureSendCan+0x284>)
 8004664:	88db      	ldrh	r3, [r3, #6]
 8004666:	4618      	mov	r0, r3
 8004668:	f001 fca4 	bl	8005fb4 <thermistor_adc_to_c_float>
 800466c:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s1 = can1_ams_cell_temperatures_t1s4_encode(
 8004670:	4618      	mov	r0, r3
 8004672:	f7fb ff0d 	bl	8000490 <__aeabi_f2d>
 8004676:	4602      	mov	r2, r0
 8004678:	460b      	mov	r3, r1
 800467a:	ec43 2b10 	vmov	d0, r2, r3
 800467e:	f006 fa2b 	bl	800aad8 <can1_ams_cell_temperatures_t1s4_encode>
 8004682:	4603      	mov	r3, r0
 8004684:	461a      	mov	r2, r3
 8004686:	4b61      	ldr	r3, [pc, #388]	@ (800480c <temperatureSendCan+0x280>)
 8004688:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    can1_ams_cell_temperatures.t5s1 = can1_ams_cell_temperatures_t1s5_encode(
        thermistor_adc_to_c_float(rawTemps[4]));
 800468c:	4b60      	ldr	r3, [pc, #384]	@ (8004810 <temperatureSendCan+0x284>)
 800468e:	891b      	ldrh	r3, [r3, #8]
 8004690:	4618      	mov	r0, r3
 8004692:	f001 fc8f 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004696:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s1 = can1_ams_cell_temperatures_t1s5_encode(
 800469a:	4618      	mov	r0, r3
 800469c:	f7fb fef8 	bl	8000490 <__aeabi_f2d>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	ec43 2b10 	vmov	d0, r2, r3
 80046a8:	f006 fa42 	bl	800ab30 <can1_ams_cell_temperatures_t1s5_encode>
 80046ac:	4603      	mov	r3, r0
 80046ae:	461a      	mov	r2, r3
 80046b0:	4b56      	ldr	r3, [pc, #344]	@ (800480c <temperatureSendCan+0x280>)
 80046b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 80046b6:	2208      	movs	r2, #8
 80046b8:	4954      	ldr	r1, [pc, #336]	@ (800480c <temperatureSendCan+0x280>)
 80046ba:	4856      	ldr	r0, [pc, #344]	@ (8004814 <temperatureSendCan+0x288>)
 80046bc:	f005 f868 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 80046c0:	4b55      	ldr	r3, [pc, #340]	@ (8004818 <temperatureSendCan+0x28c>)
 80046c2:	2222      	movs	r2, #34	@ 0x22
 80046c4:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 80046c6:	4b54      	ldr	r3, [pc, #336]	@ (8004818 <temperatureSendCan+0x28c>)
 80046c8:	2208      	movs	r2, #8
 80046ca:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80046cc:	4b52      	ldr	r3, [pc, #328]	@ (8004818 <temperatureSendCan+0x28c>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80046d2:	4b51      	ldr	r3, [pc, #324]	@ (8004818 <temperatureSendCan+0x28c>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80046d8:	2300      	movs	r3, #0
 80046da:	4a4e      	ldr	r2, [pc, #312]	@ (8004814 <temperatureSendCan+0x288>)
 80046dc:	494e      	ldr	r1, [pc, #312]	@ (8004818 <temperatureSendCan+0x28c>)
 80046de:	484f      	ldr	r0, [pc, #316]	@ (800481c <temperatureSendCan+0x290>)
 80046e0:	f002 f9c0 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	f000 862b 	beq.w	8005342 <temperatureSendCan+0xdb6>
      Error_Handler();
 80046ec:	f001 f996 	bl	8005a1c <Error_Handler>
    break;
 80046f0:	f000 be27 	b.w	8005342 <temperatureSendCan+0xdb6>

  case 1:
    can1_ams_cell_temperatures.temperature_multiplexor = 1;
 80046f4:	4b45      	ldr	r3, [pc, #276]	@ (800480c <temperatureSendCan+0x280>)
 80046f6:	2201      	movs	r2, #1
 80046f8:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s2 = can1_ams_cell_temperatures_t1s2_encode(thermistor_adc_to_c_float(rawTemps[5]));
 80046fa:	4b45      	ldr	r3, [pc, #276]	@ (8004810 <temperatureSendCan+0x284>)
 80046fc:	895b      	ldrh	r3, [r3, #10]
 80046fe:	4618      	mov	r0, r3
 8004700:	f001 fc58 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004704:	ee10 3a10 	vmov	r3, s0
 8004708:	4618      	mov	r0, r3
 800470a:	f7fb fec1 	bl	8000490 <__aeabi_f2d>
 800470e:	4602      	mov	r2, r0
 8004710:	460b      	mov	r3, r1
 8004712:	ec43 2b10 	vmov	d0, r2, r3
 8004716:	f006 f987 	bl	800aa28 <can1_ams_cell_temperatures_t1s2_encode>
 800471a:	4603      	mov	r3, r0
 800471c:	461a      	mov	r2, r3
 800471e:	4b3b      	ldr	r3, [pc, #236]	@ (800480c <temperatureSendCan+0x280>)
 8004720:	809a      	strh	r2, [r3, #4]
    can1_ams_cell_temperatures.t2s2 = can1_ams_cell_temperatures_t2s2_encode(thermistor_adc_to_c_float(rawTemps[6]));
 8004722:	4b3b      	ldr	r3, [pc, #236]	@ (8004810 <temperatureSendCan+0x284>)
 8004724:	899b      	ldrh	r3, [r3, #12]
 8004726:	4618      	mov	r0, r3
 8004728:	f001 fc44 	bl	8005fb4 <thermistor_adc_to_c_float>
 800472c:	ee10 3a10 	vmov	r3, s0
 8004730:	4618      	mov	r0, r3
 8004732:	f7fb fead 	bl	8000490 <__aeabi_f2d>
 8004736:	4602      	mov	r2, r0
 8004738:	460b      	mov	r3, r1
 800473a:	ec43 2b10 	vmov	d0, r2, r3
 800473e:	f006 fb57 	bl	800adf0 <can1_ams_cell_temperatures_t2s2_encode>
 8004742:	4603      	mov	r3, r0
 8004744:	461a      	mov	r2, r3
 8004746:	4b31      	ldr	r3, [pc, #196]	@ (800480c <temperatureSendCan+0x280>)
 8004748:	839a      	strh	r2, [r3, #28]
    can1_ams_cell_temperatures.t3s2 = can1_ams_cell_temperatures_t3s2_encode(thermistor_adc_to_c_float(rawTemps[7]));
 800474a:	4b31      	ldr	r3, [pc, #196]	@ (8004810 <temperatureSendCan+0x284>)
 800474c:	89db      	ldrh	r3, [r3, #14]
 800474e:	4618      	mov	r0, r3
 8004750:	f001 fc30 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004754:	ee10 3a10 	vmov	r3, s0
 8004758:	4618      	mov	r0, r3
 800475a:	f7fb fe99 	bl	8000490 <__aeabi_f2d>
 800475e:	4602      	mov	r2, r0
 8004760:	460b      	mov	r3, r1
 8004762:	ec43 2b10 	vmov	d0, r2, r3
 8004766:	f006 fd27 	bl	800b1b8 <can1_ams_cell_temperatures_t3s2_encode>
 800476a:	4603      	mov	r3, r0
 800476c:	461a      	mov	r2, r3
 800476e:	4b27      	ldr	r3, [pc, #156]	@ (800480c <temperatureSendCan+0x280>)
 8004770:	869a      	strh	r2, [r3, #52]	@ 0x34
    can1_ams_cell_temperatures.t4s2 = can1_ams_cell_temperatures_t4s2_encode(thermistor_adc_to_c_float(rawTemps[8]));
 8004772:	4b27      	ldr	r3, [pc, #156]	@ (8004810 <temperatureSendCan+0x284>)
 8004774:	8a1b      	ldrh	r3, [r3, #16]
 8004776:	4618      	mov	r0, r3
 8004778:	f001 fc1c 	bl	8005fb4 <thermistor_adc_to_c_float>
 800477c:	ee10 3a10 	vmov	r3, s0
 8004780:	4618      	mov	r0, r3
 8004782:	f7fb fe85 	bl	8000490 <__aeabi_f2d>
 8004786:	4602      	mov	r2, r0
 8004788:	460b      	mov	r3, r1
 800478a:	ec43 2b10 	vmov	d0, r2, r3
 800478e:	f006 fef7 	bl	800b580 <can1_ams_cell_temperatures_t4s2_encode>
 8004792:	4603      	mov	r3, r0
 8004794:	461a      	mov	r2, r3
 8004796:	4b1d      	ldr	r3, [pc, #116]	@ (800480c <temperatureSendCan+0x280>)
 8004798:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    can1_ams_cell_temperatures.t5s2 = can1_ams_cell_temperatures_t5s2_encode(thermistor_adc_to_c_float(rawTemps[9]));
 800479c:	4b1c      	ldr	r3, [pc, #112]	@ (8004810 <temperatureSendCan+0x284>)
 800479e:	8a5b      	ldrh	r3, [r3, #18]
 80047a0:	4618      	mov	r0, r3
 80047a2:	f001 fc07 	bl	8005fb4 <thermistor_adc_to_c_float>
 80047a6:	ee10 3a10 	vmov	r3, s0
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7fb fe70 	bl	8000490 <__aeabi_f2d>
 80047b0:	4602      	mov	r2, r0
 80047b2:	460b      	mov	r3, r1
 80047b4:	ec43 2b10 	vmov	d0, r2, r3
 80047b8:	f007 f8c6 	bl	800b948 <can1_ams_cell_temperatures_t5s2_encode>
 80047bc:	4603      	mov	r3, r0
 80047be:	461a      	mov	r2, r3
 80047c0:	4b12      	ldr	r3, [pc, #72]	@ (800480c <temperatureSendCan+0x280>)
 80047c2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 80047c6:	2208      	movs	r2, #8
 80047c8:	4910      	ldr	r1, [pc, #64]	@ (800480c <temperatureSendCan+0x280>)
 80047ca:	4812      	ldr	r0, [pc, #72]	@ (8004814 <temperatureSendCan+0x288>)
 80047cc:	f004 ffe0 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 80047d0:	4b11      	ldr	r3, [pc, #68]	@ (8004818 <temperatureSendCan+0x28c>)
 80047d2:	2222      	movs	r2, #34	@ 0x22
 80047d4:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 80047d6:	4b10      	ldr	r3, [pc, #64]	@ (8004818 <temperatureSendCan+0x28c>)
 80047d8:	2208      	movs	r2, #8
 80047da:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80047dc:	4b0e      	ldr	r3, [pc, #56]	@ (8004818 <temperatureSendCan+0x28c>)
 80047de:	2200      	movs	r2, #0
 80047e0:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80047e2:	4b0d      	ldr	r3, [pc, #52]	@ (8004818 <temperatureSendCan+0x28c>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80047e8:	2300      	movs	r3, #0
 80047ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004814 <temperatureSendCan+0x288>)
 80047ec:	490a      	ldr	r1, [pc, #40]	@ (8004818 <temperatureSendCan+0x28c>)
 80047ee:	480b      	ldr	r0, [pc, #44]	@ (800481c <temperatureSendCan+0x290>)
 80047f0:	f002 f938 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f000 85a5 	beq.w	8005346 <temperatureSendCan+0xdba>
      Error_Handler();
 80047fc:	f001 f90e 	bl	8005a1c <Error_Handler>
    break;
 8004800:	f000 bda1 	b.w	8005346 <temperatureSendCan+0xdba>
 8004804:	20000801 	.word	0x20000801
 8004808:	aaaaaaab 	.word	0xaaaaaaab
 800480c:	20000390 	.word	0x20000390
 8004810:	2000057c 	.word	0x2000057c
 8004814:	20000288 	.word	0x20000288
 8004818:	20000254 	.word	0x20000254
 800481c:	2000011c 	.word	0x2000011c

  case 2:
    can1_ams_cell_temperatures.temperature_multiplexor = 2;
 8004820:	4b87      	ldr	r3, [pc, #540]	@ (8004a40 <temperatureSendCan+0x4b4>)
 8004822:	2202      	movs	r2, #2
 8004824:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s3 = can1_ams_cell_temperatures_t1s3_encode(
        thermistor_adc_to_c_float(rawTemps[10]));
 8004826:	4b87      	ldr	r3, [pc, #540]	@ (8004a44 <temperatureSendCan+0x4b8>)
 8004828:	8a9b      	ldrh	r3, [r3, #20]
 800482a:	4618      	mov	r0, r3
 800482c:	f001 fbc2 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004830:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s3 = can1_ams_cell_temperatures_t1s3_encode(
 8004834:	4618      	mov	r0, r3
 8004836:	f7fb fe2b 	bl	8000490 <__aeabi_f2d>
 800483a:	4602      	mov	r2, r0
 800483c:	460b      	mov	r3, r1
 800483e:	ec43 2b10 	vmov	d0, r2, r3
 8004842:	f006 f91d 	bl	800aa80 <can1_ams_cell_temperatures_t1s3_encode>
 8004846:	4603      	mov	r3, r0
 8004848:	461a      	mov	r2, r3
 800484a:	4b7d      	ldr	r3, [pc, #500]	@ (8004a40 <temperatureSendCan+0x4b4>)
 800484c:	80da      	strh	r2, [r3, #6]
    can1_ams_cell_temperatures.t2s3 = can1_ams_cell_temperatures_t2s3_encode(
        thermistor_adc_to_c_float(rawTemps[11]));
 800484e:	4b7d      	ldr	r3, [pc, #500]	@ (8004a44 <temperatureSendCan+0x4b8>)
 8004850:	8adb      	ldrh	r3, [r3, #22]
 8004852:	4618      	mov	r0, r3
 8004854:	f001 fbae 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004858:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s3 = can1_ams_cell_temperatures_t2s3_encode(
 800485c:	4618      	mov	r0, r3
 800485e:	f7fb fe17 	bl	8000490 <__aeabi_f2d>
 8004862:	4602      	mov	r2, r0
 8004864:	460b      	mov	r3, r1
 8004866:	ec43 2b10 	vmov	d0, r2, r3
 800486a:	f006 faed 	bl	800ae48 <can1_ams_cell_temperatures_t2s3_encode>
 800486e:	4603      	mov	r3, r0
 8004870:	461a      	mov	r2, r3
 8004872:	4b73      	ldr	r3, [pc, #460]	@ (8004a40 <temperatureSendCan+0x4b4>)
 8004874:	83da      	strh	r2, [r3, #30]
    can1_ams_cell_temperatures.t3s3 = can1_ams_cell_temperatures_t3s3_encode(
        thermistor_adc_to_c_float(rawTemps[12]));
 8004876:	4b73      	ldr	r3, [pc, #460]	@ (8004a44 <temperatureSendCan+0x4b8>)
 8004878:	8b1b      	ldrh	r3, [r3, #24]
 800487a:	4618      	mov	r0, r3
 800487c:	f001 fb9a 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004880:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s3 = can1_ams_cell_temperatures_t3s3_encode(
 8004884:	4618      	mov	r0, r3
 8004886:	f7fb fe03 	bl	8000490 <__aeabi_f2d>
 800488a:	4602      	mov	r2, r0
 800488c:	460b      	mov	r3, r1
 800488e:	ec43 2b10 	vmov	d0, r2, r3
 8004892:	f006 fcbd 	bl	800b210 <can1_ams_cell_temperatures_t3s3_encode>
 8004896:	4603      	mov	r3, r0
 8004898:	461a      	mov	r2, r3
 800489a:	4b69      	ldr	r3, [pc, #420]	@ (8004a40 <temperatureSendCan+0x4b4>)
 800489c:	86da      	strh	r2, [r3, #54]	@ 0x36
    can1_ams_cell_temperatures.t4s3 = can1_ams_cell_temperatures_t4s3_encode(
        thermistor_adc_to_c_float(rawTemps[13]));
 800489e:	4b69      	ldr	r3, [pc, #420]	@ (8004a44 <temperatureSendCan+0x4b8>)
 80048a0:	8b5b      	ldrh	r3, [r3, #26]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f001 fb86 	bl	8005fb4 <thermistor_adc_to_c_float>
 80048a8:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s3 = can1_ams_cell_temperatures_t4s3_encode(
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7fb fdef 	bl	8000490 <__aeabi_f2d>
 80048b2:	4602      	mov	r2, r0
 80048b4:	460b      	mov	r3, r1
 80048b6:	ec43 2b10 	vmov	d0, r2, r3
 80048ba:	f006 fe8d 	bl	800b5d8 <can1_ams_cell_temperatures_t4s3_encode>
 80048be:	4603      	mov	r3, r0
 80048c0:	461a      	mov	r2, r3
 80048c2:	4b5f      	ldr	r3, [pc, #380]	@ (8004a40 <temperatureSendCan+0x4b4>)
 80048c4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
    can1_ams_cell_temperatures.t5s3 = can1_ams_cell_temperatures_t5s3_encode(
        thermistor_adc_to_c_float(rawTemps[14]));
 80048c8:	4b5e      	ldr	r3, [pc, #376]	@ (8004a44 <temperatureSendCan+0x4b8>)
 80048ca:	8b9b      	ldrh	r3, [r3, #28]
 80048cc:	4618      	mov	r0, r3
 80048ce:	f001 fb71 	bl	8005fb4 <thermistor_adc_to_c_float>
 80048d2:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s3 = can1_ams_cell_temperatures_t5s3_encode(
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7fb fdda 	bl	8000490 <__aeabi_f2d>
 80048dc:	4602      	mov	r2, r0
 80048de:	460b      	mov	r3, r1
 80048e0:	ec43 2b10 	vmov	d0, r2, r3
 80048e4:	f007 f85c 	bl	800b9a0 <can1_ams_cell_temperatures_t5s3_encode>
 80048e8:	4603      	mov	r3, r0
 80048ea:	461a      	mov	r2, r3
 80048ec:	4b54      	ldr	r3, [pc, #336]	@ (8004a40 <temperatureSendCan+0x4b4>)
 80048ee:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 80048f2:	2208      	movs	r2, #8
 80048f4:	4952      	ldr	r1, [pc, #328]	@ (8004a40 <temperatureSendCan+0x4b4>)
 80048f6:	4854      	ldr	r0, [pc, #336]	@ (8004a48 <temperatureSendCan+0x4bc>)
 80048f8:	f004 ff4a 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 80048fc:	4b53      	ldr	r3, [pc, #332]	@ (8004a4c <temperatureSendCan+0x4c0>)
 80048fe:	2222      	movs	r2, #34	@ 0x22
 8004900:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8004902:	4b52      	ldr	r3, [pc, #328]	@ (8004a4c <temperatureSendCan+0x4c0>)
 8004904:	2208      	movs	r2, #8
 8004906:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004908:	4b50      	ldr	r3, [pc, #320]	@ (8004a4c <temperatureSendCan+0x4c0>)
 800490a:	2200      	movs	r2, #0
 800490c:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 800490e:	4b4f      	ldr	r3, [pc, #316]	@ (8004a4c <temperatureSendCan+0x4c0>)
 8004910:	2200      	movs	r2, #0
 8004912:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004914:	2300      	movs	r3, #0
 8004916:	4a4c      	ldr	r2, [pc, #304]	@ (8004a48 <temperatureSendCan+0x4bc>)
 8004918:	494c      	ldr	r1, [pc, #304]	@ (8004a4c <temperatureSendCan+0x4c0>)
 800491a:	484d      	ldr	r0, [pc, #308]	@ (8004a50 <temperatureSendCan+0x4c4>)
 800491c:	f002 f8a2 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	f000 8511 	beq.w	800534a <temperatureSendCan+0xdbe>
      Error_Handler();
 8004928:	f001 f878 	bl	8005a1c <Error_Handler>
    break;
 800492c:	f000 bd0d 	b.w	800534a <temperatureSendCan+0xdbe>

  case 3:
    can1_ams_cell_temperatures.temperature_multiplexor = 3;
 8004930:	4b43      	ldr	r3, [pc, #268]	@ (8004a40 <temperatureSendCan+0x4b4>)
 8004932:	2203      	movs	r2, #3
 8004934:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s4 = can1_ams_cell_temperatures_t1s4_encode(
        thermistor_adc_to_c_float(rawTemps[15]));
 8004936:	4b43      	ldr	r3, [pc, #268]	@ (8004a44 <temperatureSendCan+0x4b8>)
 8004938:	8bdb      	ldrh	r3, [r3, #30]
 800493a:	4618      	mov	r0, r3
 800493c:	f001 fb3a 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004940:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s4 = can1_ams_cell_temperatures_t1s4_encode(
 8004944:	4618      	mov	r0, r3
 8004946:	f7fb fda3 	bl	8000490 <__aeabi_f2d>
 800494a:	4602      	mov	r2, r0
 800494c:	460b      	mov	r3, r1
 800494e:	ec43 2b10 	vmov	d0, r2, r3
 8004952:	f006 f8c1 	bl	800aad8 <can1_ams_cell_temperatures_t1s4_encode>
 8004956:	4603      	mov	r3, r0
 8004958:	461a      	mov	r2, r3
 800495a:	4b39      	ldr	r3, [pc, #228]	@ (8004a40 <temperatureSendCan+0x4b4>)
 800495c:	811a      	strh	r2, [r3, #8]
    can1_ams_cell_temperatures.t2s4 = can1_ams_cell_temperatures_t2s4_encode(
        thermistor_adc_to_c_float(rawTemps[16]));
 800495e:	4b39      	ldr	r3, [pc, #228]	@ (8004a44 <temperatureSendCan+0x4b8>)
 8004960:	8c1b      	ldrh	r3, [r3, #32]
 8004962:	4618      	mov	r0, r3
 8004964:	f001 fb26 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004968:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s4 = can1_ams_cell_temperatures_t2s4_encode(
 800496c:	4618      	mov	r0, r3
 800496e:	f7fb fd8f 	bl	8000490 <__aeabi_f2d>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	ec43 2b10 	vmov	d0, r2, r3
 800497a:	f006 fa91 	bl	800aea0 <can1_ams_cell_temperatures_t2s4_encode>
 800497e:	4603      	mov	r3, r0
 8004980:	461a      	mov	r2, r3
 8004982:	4b2f      	ldr	r3, [pc, #188]	@ (8004a40 <temperatureSendCan+0x4b4>)
 8004984:	841a      	strh	r2, [r3, #32]
    can1_ams_cell_temperatures.t3s4 = can1_ams_cell_temperatures_t3s4_encode(
        thermistor_adc_to_c_float(rawTemps[17]));
 8004986:	4b2f      	ldr	r3, [pc, #188]	@ (8004a44 <temperatureSendCan+0x4b8>)
 8004988:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800498a:	4618      	mov	r0, r3
 800498c:	f001 fb12 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004990:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s4 = can1_ams_cell_temperatures_t3s4_encode(
 8004994:	4618      	mov	r0, r3
 8004996:	f7fb fd7b 	bl	8000490 <__aeabi_f2d>
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	ec43 2b10 	vmov	d0, r2, r3
 80049a2:	f006 fc61 	bl	800b268 <can1_ams_cell_temperatures_t3s4_encode>
 80049a6:	4603      	mov	r3, r0
 80049a8:	461a      	mov	r2, r3
 80049aa:	4b25      	ldr	r3, [pc, #148]	@ (8004a40 <temperatureSendCan+0x4b4>)
 80049ac:	871a      	strh	r2, [r3, #56]	@ 0x38
    can1_ams_cell_temperatures.t4s4 = can1_ams_cell_temperatures_t4s4_encode(
        thermistor_adc_to_c_float(rawTemps[18]));
 80049ae:	4b25      	ldr	r3, [pc, #148]	@ (8004a44 <temperatureSendCan+0x4b8>)
 80049b0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80049b2:	4618      	mov	r0, r3
 80049b4:	f001 fafe 	bl	8005fb4 <thermistor_adc_to_c_float>
 80049b8:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s4 = can1_ams_cell_temperatures_t4s4_encode(
 80049bc:	4618      	mov	r0, r3
 80049be:	f7fb fd67 	bl	8000490 <__aeabi_f2d>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	ec43 2b10 	vmov	d0, r2, r3
 80049ca:	f006 fe31 	bl	800b630 <can1_ams_cell_temperatures_t4s4_encode>
 80049ce:	4603      	mov	r3, r0
 80049d0:	461a      	mov	r2, r3
 80049d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004a40 <temperatureSendCan+0x4b4>)
 80049d4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    can1_ams_cell_temperatures.t5s4 = can1_ams_cell_temperatures_t5s4_encode(
        thermistor_adc_to_c_float(rawTemps[19]));
 80049d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004a44 <temperatureSendCan+0x4b8>)
 80049da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80049dc:	4618      	mov	r0, r3
 80049de:	f001 fae9 	bl	8005fb4 <thermistor_adc_to_c_float>
 80049e2:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s4 = can1_ams_cell_temperatures_t5s4_encode(
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7fb fd52 	bl	8000490 <__aeabi_f2d>
 80049ec:	4602      	mov	r2, r0
 80049ee:	460b      	mov	r3, r1
 80049f0:	ec43 2b10 	vmov	d0, r2, r3
 80049f4:	f007 f800 	bl	800b9f8 <can1_ams_cell_temperatures_t5s4_encode>
 80049f8:	4603      	mov	r3, r0
 80049fa:	461a      	mov	r2, r3
 80049fc:	4b10      	ldr	r3, [pc, #64]	@ (8004a40 <temperatureSendCan+0x4b4>)
 80049fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 8004a02:	2208      	movs	r2, #8
 8004a04:	490e      	ldr	r1, [pc, #56]	@ (8004a40 <temperatureSendCan+0x4b4>)
 8004a06:	4810      	ldr	r0, [pc, #64]	@ (8004a48 <temperatureSendCan+0x4bc>)
 8004a08:	f004 fec2 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 8004a0c:	4b0f      	ldr	r3, [pc, #60]	@ (8004a4c <temperatureSendCan+0x4c0>)
 8004a0e:	2222      	movs	r2, #34	@ 0x22
 8004a10:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8004a12:	4b0e      	ldr	r3, [pc, #56]	@ (8004a4c <temperatureSendCan+0x4c0>)
 8004a14:	2208      	movs	r2, #8
 8004a16:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004a18:	4b0c      	ldr	r3, [pc, #48]	@ (8004a4c <temperatureSendCan+0x4c0>)
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8004a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <temperatureSendCan+0x4c0>)
 8004a20:	2200      	movs	r2, #0
 8004a22:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004a24:	2300      	movs	r3, #0
 8004a26:	4a08      	ldr	r2, [pc, #32]	@ (8004a48 <temperatureSendCan+0x4bc>)
 8004a28:	4908      	ldr	r1, [pc, #32]	@ (8004a4c <temperatureSendCan+0x4c0>)
 8004a2a:	4809      	ldr	r0, [pc, #36]	@ (8004a50 <temperatureSendCan+0x4c4>)
 8004a2c:	f002 f81a 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004a30:	4603      	mov	r3, r0
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	f000 848b 	beq.w	800534e <temperatureSendCan+0xdc2>
      Error_Handler();
 8004a38:	f000 fff0 	bl	8005a1c <Error_Handler>
    break;
 8004a3c:	f000 bc87 	b.w	800534e <temperatureSendCan+0xdc2>
 8004a40:	20000390 	.word	0x20000390
 8004a44:	2000057c 	.word	0x2000057c
 8004a48:	20000288 	.word	0x20000288
 8004a4c:	20000254 	.word	0x20000254
 8004a50:	2000011c 	.word	0x2000011c

  case 4:
    can1_ams_cell_temperatures.temperature_multiplexor = 4;
 8004a54:	4b86      	ldr	r3, [pc, #536]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004a56:	2204      	movs	r2, #4
 8004a58:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s5 = can1_ams_cell_temperatures_t1s5_encode(
        thermistor_adc_to_c_float(rawTemps[20]));
 8004a5a:	4b86      	ldr	r3, [pc, #536]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f001 faa8 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004a64:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s5 = can1_ams_cell_temperatures_t1s5_encode(
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fb fd11 	bl	8000490 <__aeabi_f2d>
 8004a6e:	4602      	mov	r2, r0
 8004a70:	460b      	mov	r3, r1
 8004a72:	ec43 2b10 	vmov	d0, r2, r3
 8004a76:	f006 f85b 	bl	800ab30 <can1_ams_cell_temperatures_t1s5_encode>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4b7c      	ldr	r3, [pc, #496]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004a80:	815a      	strh	r2, [r3, #10]
    can1_ams_cell_temperatures.t2s5 = can1_ams_cell_temperatures_t2s5_encode(
        thermistor_adc_to_c_float(rawTemps[21]));
 8004a82:	4b7c      	ldr	r3, [pc, #496]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004a84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a86:	4618      	mov	r0, r3
 8004a88:	f001 fa94 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004a8c:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s5 = can1_ams_cell_temperatures_t2s5_encode(
 8004a90:	4618      	mov	r0, r3
 8004a92:	f7fb fcfd 	bl	8000490 <__aeabi_f2d>
 8004a96:	4602      	mov	r2, r0
 8004a98:	460b      	mov	r3, r1
 8004a9a:	ec43 2b10 	vmov	d0, r2, r3
 8004a9e:	f006 fa2b 	bl	800aef8 <can1_ams_cell_temperatures_t2s5_encode>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	4b72      	ldr	r3, [pc, #456]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004aa8:	845a      	strh	r2, [r3, #34]	@ 0x22
    can1_ams_cell_temperatures.t3s5 = can1_ams_cell_temperatures_t3s5_encode(
        thermistor_adc_to_c_float(rawTemps[22]));
 8004aaa:	4b72      	ldr	r3, [pc, #456]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004aac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f001 fa80 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004ab4:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s5 = can1_ams_cell_temperatures_t3s5_encode(
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7fb fce9 	bl	8000490 <__aeabi_f2d>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	ec43 2b10 	vmov	d0, r2, r3
 8004ac6:	f006 fbfb 	bl	800b2c0 <can1_ams_cell_temperatures_t3s5_encode>
 8004aca:	4603      	mov	r3, r0
 8004acc:	461a      	mov	r2, r3
 8004ace:	4b68      	ldr	r3, [pc, #416]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004ad0:	875a      	strh	r2, [r3, #58]	@ 0x3a
    can1_ams_cell_temperatures.t4s5 = can1_ams_cell_temperatures_t4s5_encode(
        thermistor_adc_to_c_float(rawTemps[23]));
 8004ad2:	4b68      	ldr	r3, [pc, #416]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004ad4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f001 fa6c 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004adc:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s5 = can1_ams_cell_temperatures_t4s5_encode(
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f7fb fcd5 	bl	8000490 <__aeabi_f2d>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	ec43 2b10 	vmov	d0, r2, r3
 8004aee:	f006 fdcb 	bl	800b688 <can1_ams_cell_temperatures_t4s5_encode>
 8004af2:	4603      	mov	r3, r0
 8004af4:	461a      	mov	r2, r3
 8004af6:	4b5e      	ldr	r3, [pc, #376]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004af8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    can1_ams_cell_temperatures.t5s5 = can1_ams_cell_temperatures_t5s5_encode(
        thermistor_adc_to_c_float(rawTemps[24]));
 8004afc:	4b5d      	ldr	r3, [pc, #372]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004afe:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8004b00:	4618      	mov	r0, r3
 8004b02:	f001 fa57 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004b06:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s5 = can1_ams_cell_temperatures_t5s5_encode(
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7fb fcc0 	bl	8000490 <__aeabi_f2d>
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	ec43 2b10 	vmov	d0, r2, r3
 8004b18:	f006 ff9a 	bl	800ba50 <can1_ams_cell_temperatures_t5s5_encode>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	461a      	mov	r2, r3
 8004b20:	4b53      	ldr	r3, [pc, #332]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004b22:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 8004b26:	2208      	movs	r2, #8
 8004b28:	4951      	ldr	r1, [pc, #324]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004b2a:	4853      	ldr	r0, [pc, #332]	@ (8004c78 <temperatureSendCan+0x6ec>)
 8004b2c:	f004 fe30 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 8004b30:	4b52      	ldr	r3, [pc, #328]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004b32:	2222      	movs	r2, #34	@ 0x22
 8004b34:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8004b36:	4b51      	ldr	r3, [pc, #324]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004b38:	2208      	movs	r2, #8
 8004b3a:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004b3c:	4b4f      	ldr	r3, [pc, #316]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8004b42:	4b4e      	ldr	r3, [pc, #312]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004b48:	2300      	movs	r3, #0
 8004b4a:	4a4b      	ldr	r2, [pc, #300]	@ (8004c78 <temperatureSendCan+0x6ec>)
 8004b4c:	494b      	ldr	r1, [pc, #300]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004b4e:	484c      	ldr	r0, [pc, #304]	@ (8004c80 <temperatureSendCan+0x6f4>)
 8004b50:	f001 ff88 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 83fb 	beq.w	8005352 <temperatureSendCan+0xdc6>
      Error_Handler();
 8004b5c:	f000 ff5e 	bl	8005a1c <Error_Handler>
    break;
 8004b60:	e3f7      	b.n	8005352 <temperatureSendCan+0xdc6>

  case 5:
    can1_ams_cell_temperatures.temperature_multiplexor = 5;
 8004b62:	4b43      	ldr	r3, [pc, #268]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004b64:	2205      	movs	r2, #5
 8004b66:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s6 = can1_ams_cell_temperatures_t1s6_encode(
        thermistor_adc_to_c_float(rawTemps[25]));
 8004b68:	4b42      	ldr	r3, [pc, #264]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004b6a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f001 fa21 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004b72:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s6 = can1_ams_cell_temperatures_t1s6_encode(
 8004b76:	4618      	mov	r0, r3
 8004b78:	f7fb fc8a 	bl	8000490 <__aeabi_f2d>
 8004b7c:	4602      	mov	r2, r0
 8004b7e:	460b      	mov	r3, r1
 8004b80:	ec43 2b10 	vmov	d0, r2, r3
 8004b84:	f006 f800 	bl	800ab88 <can1_ams_cell_temperatures_t1s6_encode>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	4b38      	ldr	r3, [pc, #224]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004b8e:	819a      	strh	r2, [r3, #12]
    can1_ams_cell_temperatures.t2s6 = can1_ams_cell_temperatures_t2s6_encode(
        thermistor_adc_to_c_float(rawTemps[26]));
 8004b90:	4b38      	ldr	r3, [pc, #224]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004b92:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004b94:	4618      	mov	r0, r3
 8004b96:	f001 fa0d 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004b9a:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s6 = can1_ams_cell_temperatures_t2s6_encode(
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7fb fc76 	bl	8000490 <__aeabi_f2d>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	ec43 2b10 	vmov	d0, r2, r3
 8004bac:	f006 f9d0 	bl	800af50 <can1_ams_cell_temperatures_t2s6_encode>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	461a      	mov	r2, r3
 8004bb4:	4b2e      	ldr	r3, [pc, #184]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004bb6:	849a      	strh	r2, [r3, #36]	@ 0x24
    can1_ams_cell_temperatures.t3s6 = can1_ams_cell_temperatures_t3s6_encode(
        thermistor_adc_to_c_float(rawTemps[27]));
 8004bb8:	4b2e      	ldr	r3, [pc, #184]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004bba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	f001 f9f9 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004bc2:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s6 = can1_ams_cell_temperatures_t3s6_encode(
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7fb fc62 	bl	8000490 <__aeabi_f2d>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	460b      	mov	r3, r1
 8004bd0:	ec43 2b10 	vmov	d0, r2, r3
 8004bd4:	f006 fba0 	bl	800b318 <can1_ams_cell_temperatures_t3s6_encode>
 8004bd8:	4603      	mov	r3, r0
 8004bda:	461a      	mov	r2, r3
 8004bdc:	4b24      	ldr	r3, [pc, #144]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004bde:	879a      	strh	r2, [r3, #60]	@ 0x3c
    can1_ams_cell_temperatures.t4s6 = can1_ams_cell_temperatures_t4s6_encode(
        thermistor_adc_to_c_float(rawTemps[28]));
 8004be0:	4b24      	ldr	r3, [pc, #144]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004be2:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004be4:	4618      	mov	r0, r3
 8004be6:	f001 f9e5 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004bea:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s6 = can1_ams_cell_temperatures_t4s6_encode(
 8004bee:	4618      	mov	r0, r3
 8004bf0:	f7fb fc4e 	bl	8000490 <__aeabi_f2d>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	ec43 2b10 	vmov	d0, r2, r3
 8004bfc:	f006 fd70 	bl	800b6e0 <can1_ams_cell_temperatures_t4s6_encode>
 8004c00:	4603      	mov	r3, r0
 8004c02:	461a      	mov	r2, r3
 8004c04:	4b1a      	ldr	r3, [pc, #104]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004c06:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    can1_ams_cell_temperatures.t5s6 = can1_ams_cell_temperatures_t5s6_encode(
        thermistor_adc_to_c_float(rawTemps[29]));
 8004c0a:	4b1a      	ldr	r3, [pc, #104]	@ (8004c74 <temperatureSendCan+0x6e8>)
 8004c0c:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8004c0e:	4618      	mov	r0, r3
 8004c10:	f001 f9d0 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004c14:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s6 = can1_ams_cell_temperatures_t5s6_encode(
 8004c18:	4618      	mov	r0, r3
 8004c1a:	f7fb fc39 	bl	8000490 <__aeabi_f2d>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	ec43 2b10 	vmov	d0, r2, r3
 8004c26:	f006 ff3f 	bl	800baa8 <can1_ams_cell_temperatures_t5s6_encode>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	461a      	mov	r2, r3
 8004c2e:	4b10      	ldr	r3, [pc, #64]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004c30:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 8004c34:	2208      	movs	r2, #8
 8004c36:	490e      	ldr	r1, [pc, #56]	@ (8004c70 <temperatureSendCan+0x6e4>)
 8004c38:	480f      	ldr	r0, [pc, #60]	@ (8004c78 <temperatureSendCan+0x6ec>)
 8004c3a:	f004 fda9 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 8004c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004c40:	2222      	movs	r2, #34	@ 0x22
 8004c42:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8004c44:	4b0d      	ldr	r3, [pc, #52]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004c46:	2208      	movs	r2, #8
 8004c48:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004c4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8004c50:	4b0a      	ldr	r3, [pc, #40]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004c56:	2300      	movs	r3, #0
 8004c58:	4a07      	ldr	r2, [pc, #28]	@ (8004c78 <temperatureSendCan+0x6ec>)
 8004c5a:	4908      	ldr	r1, [pc, #32]	@ (8004c7c <temperatureSendCan+0x6f0>)
 8004c5c:	4808      	ldr	r0, [pc, #32]	@ (8004c80 <temperatureSendCan+0x6f4>)
 8004c5e:	f001 ff01 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 8376 	beq.w	8005356 <temperatureSendCan+0xdca>
      Error_Handler();
 8004c6a:	f000 fed7 	bl	8005a1c <Error_Handler>
    break;
 8004c6e:	e372      	b.n	8005356 <temperatureSendCan+0xdca>
 8004c70:	20000390 	.word	0x20000390
 8004c74:	2000057c 	.word	0x2000057c
 8004c78:	20000288 	.word	0x20000288
 8004c7c:	20000254 	.word	0x20000254
 8004c80:	2000011c 	.word	0x2000011c

  case 6:
    can1_ams_cell_temperatures.temperature_multiplexor = 6;
 8004c84:	4b8b      	ldr	r3, [pc, #556]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004c86:	2206      	movs	r2, #6
 8004c88:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s7 = can1_ams_cell_temperatures_t1s7_encode(
        thermistor_adc_to_c_float(rawTemps[30]));
 8004c8a:	4b8b      	ldr	r3, [pc, #556]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004c8c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f001 f990 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004c94:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s7 = can1_ams_cell_temperatures_t1s7_encode(
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7fb fbf9 	bl	8000490 <__aeabi_f2d>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	ec43 2b10 	vmov	d0, r2, r3
 8004ca6:	f005 ff9b 	bl	800abe0 <can1_ams_cell_temperatures_t1s7_encode>
 8004caa:	4603      	mov	r3, r0
 8004cac:	461a      	mov	r2, r3
 8004cae:	4b81      	ldr	r3, [pc, #516]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004cb0:	81da      	strh	r2, [r3, #14]
    can1_ams_cell_temperatures.t2s7 = can1_ams_cell_temperatures_t2s7_encode(
        thermistor_adc_to_c_float(rawTemps[31]));
 8004cb2:	4b81      	ldr	r3, [pc, #516]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f001 f97c 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004cbc:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s7 = can1_ams_cell_temperatures_t2s7_encode(
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f7fb fbe5 	bl	8000490 <__aeabi_f2d>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	460b      	mov	r3, r1
 8004cca:	ec43 2b10 	vmov	d0, r2, r3
 8004cce:	f006 f96b 	bl	800afa8 <can1_ams_cell_temperatures_t2s7_encode>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	4b77      	ldr	r3, [pc, #476]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004cd8:	84da      	strh	r2, [r3, #38]	@ 0x26
    can1_ams_cell_temperatures.t3s7 = can1_ams_cell_temperatures_t3s7_encode(
        thermistor_adc_to_c_float(rawTemps[32]));
 8004cda:	4b77      	ldr	r3, [pc, #476]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004cdc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f001 f967 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004ce6:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s7 = can1_ams_cell_temperatures_t3s7_encode(
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7fb fbd0 	bl	8000490 <__aeabi_f2d>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	ec43 2b10 	vmov	d0, r2, r3
 8004cf8:	f006 fb3a 	bl	800b370 <can1_ams_cell_temperatures_t3s7_encode>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	461a      	mov	r2, r3
 8004d00:	4b6c      	ldr	r3, [pc, #432]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004d02:	87da      	strh	r2, [r3, #62]	@ 0x3e
    can1_ams_cell_temperatures.t4s7 = can1_ams_cell_temperatures_t4s7_encode(
        thermistor_adc_to_c_float(rawTemps[33]));
 8004d04:	4b6c      	ldr	r3, [pc, #432]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004d06:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f001 f952 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004d10:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s7 = can1_ams_cell_temperatures_t4s7_encode(
 8004d14:	4618      	mov	r0, r3
 8004d16:	f7fb fbbb 	bl	8000490 <__aeabi_f2d>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	ec43 2b10 	vmov	d0, r2, r3
 8004d22:	f006 fd09 	bl	800b738 <can1_ams_cell_temperatures_t4s7_encode>
 8004d26:	4603      	mov	r3, r0
 8004d28:	461a      	mov	r2, r3
 8004d2a:	4b62      	ldr	r3, [pc, #392]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004d2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    can1_ams_cell_temperatures.t5s7 = can1_ams_cell_temperatures_t5s7_encode(
        thermistor_adc_to_c_float(rawTemps[34]));
 8004d30:	4b61      	ldr	r3, [pc, #388]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004d32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8004d36:	4618      	mov	r0, r3
 8004d38:	f001 f93c 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004d3c:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s7 = can1_ams_cell_temperatures_t5s7_encode(
 8004d40:	4618      	mov	r0, r3
 8004d42:	f7fb fba5 	bl	8000490 <__aeabi_f2d>
 8004d46:	4602      	mov	r2, r0
 8004d48:	460b      	mov	r3, r1
 8004d4a:	ec43 2b10 	vmov	d0, r2, r3
 8004d4e:	f006 fed7 	bl	800bb00 <can1_ams_cell_temperatures_t5s7_encode>
 8004d52:	4603      	mov	r3, r0
 8004d54:	461a      	mov	r2, r3
 8004d56:	4b57      	ldr	r3, [pc, #348]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004d58:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 8004d5c:	2208      	movs	r2, #8
 8004d5e:	4955      	ldr	r1, [pc, #340]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004d60:	4856      	ldr	r0, [pc, #344]	@ (8004ebc <temperatureSendCan+0x930>)
 8004d62:	f004 fd15 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 8004d66:	4b56      	ldr	r3, [pc, #344]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004d68:	2222      	movs	r2, #34	@ 0x22
 8004d6a:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8004d6c:	4b54      	ldr	r3, [pc, #336]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004d6e:	2208      	movs	r2, #8
 8004d70:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004d72:	4b53      	ldr	r3, [pc, #332]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8004d78:	4b51      	ldr	r3, [pc, #324]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004d7e:	2300      	movs	r3, #0
 8004d80:	4a4e      	ldr	r2, [pc, #312]	@ (8004ebc <temperatureSendCan+0x930>)
 8004d82:	494f      	ldr	r1, [pc, #316]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004d84:	484f      	ldr	r0, [pc, #316]	@ (8004ec4 <temperatureSendCan+0x938>)
 8004d86:	f001 fe6d 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 82e4 	beq.w	800535a <temperatureSendCan+0xdce>
      Error_Handler();
 8004d92:	f000 fe43 	bl	8005a1c <Error_Handler>
    break;
 8004d96:	e2e0      	b.n	800535a <temperatureSendCan+0xdce>

  case 7:
    can1_ams_cell_temperatures.temperature_multiplexor = 7;
 8004d98:	4b46      	ldr	r3, [pc, #280]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004d9a:	2207      	movs	r2, #7
 8004d9c:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s8 = can1_ams_cell_temperatures_t1s8_encode(
        thermistor_adc_to_c_float(rawTemps[35]));
 8004d9e:	4b46      	ldr	r3, [pc, #280]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004da0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004da4:	4618      	mov	r0, r3
 8004da6:	f001 f905 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004daa:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s8 = can1_ams_cell_temperatures_t1s8_encode(
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7fb fb6e 	bl	8000490 <__aeabi_f2d>
 8004db4:	4602      	mov	r2, r0
 8004db6:	460b      	mov	r3, r1
 8004db8:	ec43 2b10 	vmov	d0, r2, r3
 8004dbc:	f005 ff3c 	bl	800ac38 <can1_ams_cell_temperatures_t1s8_encode>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	4b3b      	ldr	r3, [pc, #236]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004dc6:	821a      	strh	r2, [r3, #16]
    can1_ams_cell_temperatures.t2s8 = can1_ams_cell_temperatures_t2s8_encode(
        thermistor_adc_to_c_float(rawTemps[36]));
 8004dc8:	4b3b      	ldr	r3, [pc, #236]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004dca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f001 f8f0 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004dd4:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s8 = can1_ams_cell_temperatures_t2s8_encode(
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7fb fb59 	bl	8000490 <__aeabi_f2d>
 8004dde:	4602      	mov	r2, r0
 8004de0:	460b      	mov	r3, r1
 8004de2:	ec43 2b10 	vmov	d0, r2, r3
 8004de6:	f006 f90b 	bl	800b000 <can1_ams_cell_temperatures_t2s8_encode>
 8004dea:	4603      	mov	r3, r0
 8004dec:	461a      	mov	r2, r3
 8004dee:	4b31      	ldr	r3, [pc, #196]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004df0:	851a      	strh	r2, [r3, #40]	@ 0x28
    can1_ams_cell_temperatures.t3s8 = can1_ams_cell_temperatures_t3s8_encode(
        thermistor_adc_to_c_float(rawTemps[37]));
 8004df2:	4b31      	ldr	r3, [pc, #196]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004df4:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f001 f8db 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004dfe:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s8 = can1_ams_cell_temperatures_t3s8_encode(
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fb fb44 	bl	8000490 <__aeabi_f2d>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	460b      	mov	r3, r1
 8004e0c:	ec43 2b10 	vmov	d0, r2, r3
 8004e10:	f006 fada 	bl	800b3c8 <can1_ams_cell_temperatures_t3s8_encode>
 8004e14:	4603      	mov	r3, r0
 8004e16:	461a      	mov	r2, r3
 8004e18:	4b26      	ldr	r3, [pc, #152]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004e1a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    can1_ams_cell_temperatures.t4s8 = can1_ams_cell_temperatures_t4s8_encode(
        thermistor_adc_to_c_float(rawTemps[38]));
 8004e1e:	4b26      	ldr	r3, [pc, #152]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004e20:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8004e24:	4618      	mov	r0, r3
 8004e26:	f001 f8c5 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004e2a:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s8 = can1_ams_cell_temperatures_t4s8_encode(
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f7fb fb2e 	bl	8000490 <__aeabi_f2d>
 8004e34:	4602      	mov	r2, r0
 8004e36:	460b      	mov	r3, r1
 8004e38:	ec43 2b10 	vmov	d0, r2, r3
 8004e3c:	f006 fca8 	bl	800b790 <can1_ams_cell_temperatures_t4s8_encode>
 8004e40:	4603      	mov	r3, r0
 8004e42:	461a      	mov	r2, r3
 8004e44:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004e46:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    can1_ams_cell_temperatures.t5s8 = can1_ams_cell_temperatures_t5s8_encode(
        thermistor_adc_to_c_float(rawTemps[39]));
 8004e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8004eb8 <temperatureSendCan+0x92c>)
 8004e4c:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8004e50:	4618      	mov	r0, r3
 8004e52:	f001 f8af 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004e56:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s8 = can1_ams_cell_temperatures_t5s8_encode(
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7fb fb18 	bl	8000490 <__aeabi_f2d>
 8004e60:	4602      	mov	r2, r0
 8004e62:	460b      	mov	r3, r1
 8004e64:	ec43 2b10 	vmov	d0, r2, r3
 8004e68:	f006 fe76 	bl	800bb58 <can1_ams_cell_temperatures_t5s8_encode>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	461a      	mov	r2, r3
 8004e70:	4b10      	ldr	r3, [pc, #64]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004e72:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 8004e76:	2208      	movs	r2, #8
 8004e78:	490e      	ldr	r1, [pc, #56]	@ (8004eb4 <temperatureSendCan+0x928>)
 8004e7a:	4810      	ldr	r0, [pc, #64]	@ (8004ebc <temperatureSendCan+0x930>)
 8004e7c:	f004 fc88 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 8004e80:	4b0f      	ldr	r3, [pc, #60]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004e82:	2222      	movs	r2, #34	@ 0x22
 8004e84:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8004e86:	4b0e      	ldr	r3, [pc, #56]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004e88:	2208      	movs	r2, #8
 8004e8a:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8004e92:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004e98:	2300      	movs	r3, #0
 8004e9a:	4a08      	ldr	r2, [pc, #32]	@ (8004ebc <temperatureSendCan+0x930>)
 8004e9c:	4908      	ldr	r1, [pc, #32]	@ (8004ec0 <temperatureSendCan+0x934>)
 8004e9e:	4809      	ldr	r0, [pc, #36]	@ (8004ec4 <temperatureSendCan+0x938>)
 8004ea0:	f001 fde0 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	f000 8259 	beq.w	800535e <temperatureSendCan+0xdd2>
      Error_Handler();
 8004eac:	f000 fdb6 	bl	8005a1c <Error_Handler>
    break;
 8004eb0:	e255      	b.n	800535e <temperatureSendCan+0xdd2>
 8004eb2:	bf00      	nop
 8004eb4:	20000390 	.word	0x20000390
 8004eb8:	2000057c 	.word	0x2000057c
 8004ebc:	20000288 	.word	0x20000288
 8004ec0:	20000254 	.word	0x20000254
 8004ec4:	2000011c 	.word	0x2000011c

  case 8:
    can1_ams_cell_temperatures.temperature_multiplexor = 8;
 8004ec8:	4b8c      	ldr	r3, [pc, #560]	@ (80050fc <temperatureSendCan+0xb70>)
 8004eca:	2208      	movs	r2, #8
 8004ecc:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s9 = can1_ams_cell_temperatures_t1s9_encode(
        thermistor_adc_to_c_float(rawTemps[40]));
 8004ece:	4b8c      	ldr	r3, [pc, #560]	@ (8005100 <temperatureSendCan+0xb74>)
 8004ed0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	f001 f86d 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004eda:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s9 = can1_ams_cell_temperatures_t1s9_encode(
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f7fb fad6 	bl	8000490 <__aeabi_f2d>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	ec43 2b10 	vmov	d0, r2, r3
 8004eec:	f005 fed0 	bl	800ac90 <can1_ams_cell_temperatures_t1s9_encode>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	461a      	mov	r2, r3
 8004ef4:	4b81      	ldr	r3, [pc, #516]	@ (80050fc <temperatureSendCan+0xb70>)
 8004ef6:	825a      	strh	r2, [r3, #18]
    can1_ams_cell_temperatures.t2s9 = can1_ams_cell_temperatures_t2s9_encode(
        thermistor_adc_to_c_float(rawTemps[41]));
 8004ef8:	4b81      	ldr	r3, [pc, #516]	@ (8005100 <temperatureSendCan+0xb74>)
 8004efa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004efe:	4618      	mov	r0, r3
 8004f00:	f001 f858 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004f04:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s9 = can1_ams_cell_temperatures_t2s9_encode(
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f7fb fac1 	bl	8000490 <__aeabi_f2d>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	460b      	mov	r3, r1
 8004f12:	ec43 2b10 	vmov	d0, r2, r3
 8004f16:	f006 f89f 	bl	800b058 <can1_ams_cell_temperatures_t2s9_encode>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4b77      	ldr	r3, [pc, #476]	@ (80050fc <temperatureSendCan+0xb70>)
 8004f20:	855a      	strh	r2, [r3, #42]	@ 0x2a
    can1_ams_cell_temperatures.t3s9 = can1_ams_cell_temperatures_t3s9_encode(
        thermistor_adc_to_c_float(rawTemps[42]));
 8004f22:	4b77      	ldr	r3, [pc, #476]	@ (8005100 <temperatureSendCan+0xb74>)
 8004f24:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f001 f843 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004f2e:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s9 = can1_ams_cell_temperatures_t3s9_encode(
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7fb faac 	bl	8000490 <__aeabi_f2d>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	ec43 2b10 	vmov	d0, r2, r3
 8004f40:	f006 fa6e 	bl	800b420 <can1_ams_cell_temperatures_t3s9_encode>
 8004f44:	4603      	mov	r3, r0
 8004f46:	461a      	mov	r2, r3
 8004f48:	4b6c      	ldr	r3, [pc, #432]	@ (80050fc <temperatureSendCan+0xb70>)
 8004f4a:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    can1_ams_cell_temperatures.t4s9 = can1_ams_cell_temperatures_t4s9_encode(
        thermistor_adc_to_c_float(rawTemps[43]));
 8004f4e:	4b6c      	ldr	r3, [pc, #432]	@ (8005100 <temperatureSendCan+0xb74>)
 8004f50:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004f54:	4618      	mov	r0, r3
 8004f56:	f001 f82d 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004f5a:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s9 = can1_ams_cell_temperatures_t4s9_encode(
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7fb fa96 	bl	8000490 <__aeabi_f2d>
 8004f64:	4602      	mov	r2, r0
 8004f66:	460b      	mov	r3, r1
 8004f68:	ec43 2b10 	vmov	d0, r2, r3
 8004f6c:	f006 fc3c 	bl	800b7e8 <can1_ams_cell_temperatures_t4s9_encode>
 8004f70:	4603      	mov	r3, r0
 8004f72:	461a      	mov	r2, r3
 8004f74:	4b61      	ldr	r3, [pc, #388]	@ (80050fc <temperatureSendCan+0xb70>)
 8004f76:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    can1_ams_cell_temperatures.t5s9 = can1_ams_cell_temperatures_t5s9_encode(
        thermistor_adc_to_c_float(rawTemps[44]));
 8004f7a:	4b61      	ldr	r3, [pc, #388]	@ (8005100 <temperatureSendCan+0xb74>)
 8004f7c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f80:	4618      	mov	r0, r3
 8004f82:	f001 f817 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004f86:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s9 = can1_ams_cell_temperatures_t5s9_encode(
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fb fa80 	bl	8000490 <__aeabi_f2d>
 8004f90:	4602      	mov	r2, r0
 8004f92:	460b      	mov	r3, r1
 8004f94:	ec43 2b10 	vmov	d0, r2, r3
 8004f98:	f006 fe0a 	bl	800bbb0 <can1_ams_cell_temperatures_t5s9_encode>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	461a      	mov	r2, r3
 8004fa0:	4b56      	ldr	r3, [pc, #344]	@ (80050fc <temperatureSendCan+0xb70>)
 8004fa2:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 8004fa6:	2208      	movs	r2, #8
 8004fa8:	4954      	ldr	r1, [pc, #336]	@ (80050fc <temperatureSendCan+0xb70>)
 8004faa:	4856      	ldr	r0, [pc, #344]	@ (8005104 <temperatureSendCan+0xb78>)
 8004fac:	f004 fbf0 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 8004fb0:	4b55      	ldr	r3, [pc, #340]	@ (8005108 <temperatureSendCan+0xb7c>)
 8004fb2:	2222      	movs	r2, #34	@ 0x22
 8004fb4:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8004fb6:	4b54      	ldr	r3, [pc, #336]	@ (8005108 <temperatureSendCan+0xb7c>)
 8004fb8:	2208      	movs	r2, #8
 8004fba:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8004fbc:	4b52      	ldr	r3, [pc, #328]	@ (8005108 <temperatureSendCan+0xb7c>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8004fc2:	4b51      	ldr	r3, [pc, #324]	@ (8005108 <temperatureSendCan+0xb7c>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8004fc8:	2300      	movs	r3, #0
 8004fca:	4a4e      	ldr	r2, [pc, #312]	@ (8005104 <temperatureSendCan+0xb78>)
 8004fcc:	494e      	ldr	r1, [pc, #312]	@ (8005108 <temperatureSendCan+0xb7c>)
 8004fce:	484f      	ldr	r0, [pc, #316]	@ (800510c <temperatureSendCan+0xb80>)
 8004fd0:	f001 fd48 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f000 81c3 	beq.w	8005362 <temperatureSendCan+0xdd6>
      Error_Handler();
 8004fdc:	f000 fd1e 	bl	8005a1c <Error_Handler>
    break;
 8004fe0:	e1bf      	b.n	8005362 <temperatureSendCan+0xdd6>

  case 9:
    can1_ams_cell_temperatures.temperature_multiplexor = 9;
 8004fe2:	4b46      	ldr	r3, [pc, #280]	@ (80050fc <temperatureSendCan+0xb70>)
 8004fe4:	2209      	movs	r2, #9
 8004fe6:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s10 = can1_ams_cell_temperatures_t1s10_encode(
        thermistor_adc_to_c_float(rawTemps[45]));
 8004fe8:	4b45      	ldr	r3, [pc, #276]	@ (8005100 <temperatureSendCan+0xb74>)
 8004fea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f000 ffe0 	bl	8005fb4 <thermistor_adc_to_c_float>
 8004ff4:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s10 = can1_ams_cell_temperatures_t1s10_encode(
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f7fb fa49 	bl	8000490 <__aeabi_f2d>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	ec43 2b10 	vmov	d0, r2, r3
 8005006:	f005 fe6f 	bl	800ace8 <can1_ams_cell_temperatures_t1s10_encode>
 800500a:	4603      	mov	r3, r0
 800500c:	461a      	mov	r2, r3
 800500e:	4b3b      	ldr	r3, [pc, #236]	@ (80050fc <temperatureSendCan+0xb70>)
 8005010:	829a      	strh	r2, [r3, #20]
    can1_ams_cell_temperatures.t2s10 = can1_ams_cell_temperatures_t2s10_encode(
        thermistor_adc_to_c_float(rawTemps[46]));
 8005012:	4b3b      	ldr	r3, [pc, #236]	@ (8005100 <temperatureSendCan+0xb74>)
 8005014:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005018:	4618      	mov	r0, r3
 800501a:	f000 ffcb 	bl	8005fb4 <thermistor_adc_to_c_float>
 800501e:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s10 = can1_ams_cell_temperatures_t2s10_encode(
 8005022:	4618      	mov	r0, r3
 8005024:	f7fb fa34 	bl	8000490 <__aeabi_f2d>
 8005028:	4602      	mov	r2, r0
 800502a:	460b      	mov	r3, r1
 800502c:	ec43 2b10 	vmov	d0, r2, r3
 8005030:	f006 f83e 	bl	800b0b0 <can1_ams_cell_temperatures_t2s10_encode>
 8005034:	4603      	mov	r3, r0
 8005036:	461a      	mov	r2, r3
 8005038:	4b30      	ldr	r3, [pc, #192]	@ (80050fc <temperatureSendCan+0xb70>)
 800503a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    can1_ams_cell_temperatures.t3s10 = can1_ams_cell_temperatures_t3s10_encode(
        thermistor_adc_to_c_float(rawTemps[47]));
 800503c:	4b30      	ldr	r3, [pc, #192]	@ (8005100 <temperatureSendCan+0xb74>)
 800503e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005042:	4618      	mov	r0, r3
 8005044:	f000 ffb6 	bl	8005fb4 <thermistor_adc_to_c_float>
 8005048:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s10 = can1_ams_cell_temperatures_t3s10_encode(
 800504c:	4618      	mov	r0, r3
 800504e:	f7fb fa1f 	bl	8000490 <__aeabi_f2d>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	ec43 2b10 	vmov	d0, r2, r3
 800505a:	f006 fa0d 	bl	800b478 <can1_ams_cell_temperatures_t3s10_encode>
 800505e:	4603      	mov	r3, r0
 8005060:	461a      	mov	r2, r3
 8005062:	4b26      	ldr	r3, [pc, #152]	@ (80050fc <temperatureSendCan+0xb70>)
 8005064:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    can1_ams_cell_temperatures.t4s10 = can1_ams_cell_temperatures_t4s10_encode(
        thermistor_adc_to_c_float(rawTemps[48]));
 8005068:	4b25      	ldr	r3, [pc, #148]	@ (8005100 <temperatureSendCan+0xb74>)
 800506a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800506e:	4618      	mov	r0, r3
 8005070:	f000 ffa0 	bl	8005fb4 <thermistor_adc_to_c_float>
 8005074:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s10 = can1_ams_cell_temperatures_t4s10_encode(
 8005078:	4618      	mov	r0, r3
 800507a:	f7fb fa09 	bl	8000490 <__aeabi_f2d>
 800507e:	4602      	mov	r2, r0
 8005080:	460b      	mov	r3, r1
 8005082:	ec43 2b10 	vmov	d0, r2, r3
 8005086:	f006 fbdb 	bl	800b840 <can1_ams_cell_temperatures_t4s10_encode>
 800508a:	4603      	mov	r3, r0
 800508c:	461a      	mov	r2, r3
 800508e:	4b1b      	ldr	r3, [pc, #108]	@ (80050fc <temperatureSendCan+0xb70>)
 8005090:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    can1_ams_cell_temperatures.t5s10 = can1_ams_cell_temperatures_t5s10_encode(
        thermistor_adc_to_c_float(rawTemps[49]));
 8005094:	4b1a      	ldr	r3, [pc, #104]	@ (8005100 <temperatureSendCan+0xb74>)
 8005096:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800509a:	4618      	mov	r0, r3
 800509c:	f000 ff8a 	bl	8005fb4 <thermistor_adc_to_c_float>
 80050a0:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s10 = can1_ams_cell_temperatures_t5s10_encode(
 80050a4:	4618      	mov	r0, r3
 80050a6:	f7fb f9f3 	bl	8000490 <__aeabi_f2d>
 80050aa:	4602      	mov	r2, r0
 80050ac:	460b      	mov	r3, r1
 80050ae:	ec43 2b10 	vmov	d0, r2, r3
 80050b2:	f006 fda9 	bl	800bc08 <can1_ams_cell_temperatures_t5s10_encode>
 80050b6:	4603      	mov	r3, r0
 80050b8:	461a      	mov	r2, r3
 80050ba:	4b10      	ldr	r3, [pc, #64]	@ (80050fc <temperatureSendCan+0xb70>)
 80050bc:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 80050c0:	2208      	movs	r2, #8
 80050c2:	490e      	ldr	r1, [pc, #56]	@ (80050fc <temperatureSendCan+0xb70>)
 80050c4:	480f      	ldr	r0, [pc, #60]	@ (8005104 <temperatureSendCan+0xb78>)
 80050c6:	f004 fb63 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 80050ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005108 <temperatureSendCan+0xb7c>)
 80050cc:	2222      	movs	r2, #34	@ 0x22
 80050ce:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 80050d0:	4b0d      	ldr	r3, [pc, #52]	@ (8005108 <temperatureSendCan+0xb7c>)
 80050d2:	2208      	movs	r2, #8
 80050d4:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 80050d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005108 <temperatureSendCan+0xb7c>)
 80050d8:	2200      	movs	r2, #0
 80050da:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 80050dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005108 <temperatureSendCan+0xb7c>)
 80050de:	2200      	movs	r2, #0
 80050e0:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80050e2:	2300      	movs	r3, #0
 80050e4:	4a07      	ldr	r2, [pc, #28]	@ (8005104 <temperatureSendCan+0xb78>)
 80050e6:	4908      	ldr	r1, [pc, #32]	@ (8005108 <temperatureSendCan+0xb7c>)
 80050e8:	4808      	ldr	r0, [pc, #32]	@ (800510c <temperatureSendCan+0xb80>)
 80050ea:	f001 fcbb 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 8138 	beq.w	8005366 <temperatureSendCan+0xdda>
      Error_Handler();
 80050f6:	f000 fc91 	bl	8005a1c <Error_Handler>
    break;
 80050fa:	e134      	b.n	8005366 <temperatureSendCan+0xdda>
 80050fc:	20000390 	.word	0x20000390
 8005100:	2000057c 	.word	0x2000057c
 8005104:	20000288 	.word	0x20000288
 8005108:	20000254 	.word	0x20000254
 800510c:	2000011c 	.word	0x2000011c

  case 10:
    can1_ams_cell_temperatures.temperature_multiplexor = 10;
 8005110:	4b98      	ldr	r3, [pc, #608]	@ (8005374 <temperatureSendCan+0xde8>)
 8005112:	220a      	movs	r2, #10
 8005114:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s11 = can1_ams_cell_temperatures_t1s11_encode(
        thermistor_adc_to_c_float(rawTemps[50]));
 8005116:	4b98      	ldr	r3, [pc, #608]	@ (8005378 <temperatureSendCan+0xdec>)
 8005118:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800511c:	4618      	mov	r0, r3
 800511e:	f000 ff49 	bl	8005fb4 <thermistor_adc_to_c_float>
 8005122:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s11 = can1_ams_cell_temperatures_t1s11_encode(
 8005126:	4618      	mov	r0, r3
 8005128:	f7fb f9b2 	bl	8000490 <__aeabi_f2d>
 800512c:	4602      	mov	r2, r0
 800512e:	460b      	mov	r3, r1
 8005130:	ec43 2b10 	vmov	d0, r2, r3
 8005134:	f005 fe04 	bl	800ad40 <can1_ams_cell_temperatures_t1s11_encode>
 8005138:	4603      	mov	r3, r0
 800513a:	461a      	mov	r2, r3
 800513c:	4b8d      	ldr	r3, [pc, #564]	@ (8005374 <temperatureSendCan+0xde8>)
 800513e:	82da      	strh	r2, [r3, #22]
    can1_ams_cell_temperatures.t2s11 = can1_ams_cell_temperatures_t2s11_encode(
        thermistor_adc_to_c_float(rawTemps[51]));
 8005140:	4b8d      	ldr	r3, [pc, #564]	@ (8005378 <temperatureSendCan+0xdec>)
 8005142:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8005146:	4618      	mov	r0, r3
 8005148:	f000 ff34 	bl	8005fb4 <thermistor_adc_to_c_float>
 800514c:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s11 = can1_ams_cell_temperatures_t2s11_encode(
 8005150:	4618      	mov	r0, r3
 8005152:	f7fb f99d 	bl	8000490 <__aeabi_f2d>
 8005156:	4602      	mov	r2, r0
 8005158:	460b      	mov	r3, r1
 800515a:	ec43 2b10 	vmov	d0, r2, r3
 800515e:	f005 ffd3 	bl	800b108 <can1_ams_cell_temperatures_t2s11_encode>
 8005162:	4603      	mov	r3, r0
 8005164:	461a      	mov	r2, r3
 8005166:	4b83      	ldr	r3, [pc, #524]	@ (8005374 <temperatureSendCan+0xde8>)
 8005168:	85da      	strh	r2, [r3, #46]	@ 0x2e
    can1_ams_cell_temperatures.t3s11 = can1_ams_cell_temperatures_t3s11_encode(
        thermistor_adc_to_c_float(rawTemps[52]));
 800516a:	4b83      	ldr	r3, [pc, #524]	@ (8005378 <temperatureSendCan+0xdec>)
 800516c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005170:	4618      	mov	r0, r3
 8005172:	f000 ff1f 	bl	8005fb4 <thermistor_adc_to_c_float>
 8005176:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s11 = can1_ams_cell_temperatures_t3s11_encode(
 800517a:	4618      	mov	r0, r3
 800517c:	f7fb f988 	bl	8000490 <__aeabi_f2d>
 8005180:	4602      	mov	r2, r0
 8005182:	460b      	mov	r3, r1
 8005184:	ec43 2b10 	vmov	d0, r2, r3
 8005188:	f006 f9a2 	bl	800b4d0 <can1_ams_cell_temperatures_t3s11_encode>
 800518c:	4603      	mov	r3, r0
 800518e:	461a      	mov	r2, r3
 8005190:	4b78      	ldr	r3, [pc, #480]	@ (8005374 <temperatureSendCan+0xde8>)
 8005192:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    can1_ams_cell_temperatures.t4s11 = can1_ams_cell_temperatures_t4s11_encode(
        thermistor_adc_to_c_float(rawTemps[53]));
 8005196:	4b78      	ldr	r3, [pc, #480]	@ (8005378 <temperatureSendCan+0xdec>)
 8005198:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800519c:	4618      	mov	r0, r3
 800519e:	f000 ff09 	bl	8005fb4 <thermistor_adc_to_c_float>
 80051a2:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s11 = can1_ams_cell_temperatures_t4s11_encode(
 80051a6:	4618      	mov	r0, r3
 80051a8:	f7fb f972 	bl	8000490 <__aeabi_f2d>
 80051ac:	4602      	mov	r2, r0
 80051ae:	460b      	mov	r3, r1
 80051b0:	ec43 2b10 	vmov	d0, r2, r3
 80051b4:	f006 fb70 	bl	800b898 <can1_ams_cell_temperatures_t4s11_encode>
 80051b8:	4603      	mov	r3, r0
 80051ba:	461a      	mov	r2, r3
 80051bc:	4b6d      	ldr	r3, [pc, #436]	@ (8005374 <temperatureSendCan+0xde8>)
 80051be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    can1_ams_cell_temperatures.t5s11 = can1_ams_cell_temperatures_t5s11_encode(
        thermistor_adc_to_c_float(rawTemps[54]));
 80051c2:	4b6d      	ldr	r3, [pc, #436]	@ (8005378 <temperatureSendCan+0xdec>)
 80051c4:	f8b3 306c 	ldrh.w	r3, [r3, #108]	@ 0x6c
 80051c8:	4618      	mov	r0, r3
 80051ca:	f000 fef3 	bl	8005fb4 <thermistor_adc_to_c_float>
 80051ce:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s11 = can1_ams_cell_temperatures_t5s11_encode(
 80051d2:	4618      	mov	r0, r3
 80051d4:	f7fb f95c 	bl	8000490 <__aeabi_f2d>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	ec43 2b10 	vmov	d0, r2, r3
 80051e0:	f006 fd3e 	bl	800bc60 <can1_ams_cell_temperatures_t5s11_encode>
 80051e4:	4603      	mov	r3, r0
 80051e6:	461a      	mov	r2, r3
 80051e8:	4b62      	ldr	r3, [pc, #392]	@ (8005374 <temperatureSendCan+0xde8>)
 80051ea:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 80051ee:	2208      	movs	r2, #8
 80051f0:	4960      	ldr	r1, [pc, #384]	@ (8005374 <temperatureSendCan+0xde8>)
 80051f2:	4862      	ldr	r0, [pc, #392]	@ (800537c <temperatureSendCan+0xdf0>)
 80051f4:	f004 facc 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 80051f8:	4b61      	ldr	r3, [pc, #388]	@ (8005380 <temperatureSendCan+0xdf4>)
 80051fa:	2222      	movs	r2, #34	@ 0x22
 80051fc:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 80051fe:	4b60      	ldr	r3, [pc, #384]	@ (8005380 <temperatureSendCan+0xdf4>)
 8005200:	2208      	movs	r2, #8
 8005202:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 8005204:	4b5e      	ldr	r3, [pc, #376]	@ (8005380 <temperatureSendCan+0xdf4>)
 8005206:	2200      	movs	r2, #0
 8005208:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 800520a:	4b5d      	ldr	r3, [pc, #372]	@ (8005380 <temperatureSendCan+0xdf4>)
 800520c:	2200      	movs	r2, #0
 800520e:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 8005210:	2300      	movs	r3, #0
 8005212:	4a5a      	ldr	r2, [pc, #360]	@ (800537c <temperatureSendCan+0xdf0>)
 8005214:	495a      	ldr	r1, [pc, #360]	@ (8005380 <temperatureSendCan+0xdf4>)
 8005216:	485b      	ldr	r0, [pc, #364]	@ (8005384 <temperatureSendCan+0xdf8>)
 8005218:	f001 fc24 	bl	8006a64 <HAL_CAN_AddTxMessage>
 800521c:	4603      	mov	r3, r0
 800521e:	2b00      	cmp	r3, #0
 8005220:	f000 80a3 	beq.w	800536a <temperatureSendCan+0xdde>
      Error_Handler();
 8005224:	f000 fbfa 	bl	8005a1c <Error_Handler>
    break;
 8005228:	e09f      	b.n	800536a <temperatureSendCan+0xdde>

  case 11:
    can1_ams_cell_temperatures.temperature_multiplexor = 11;
 800522a:	4b52      	ldr	r3, [pc, #328]	@ (8005374 <temperatureSendCan+0xde8>)
 800522c:	220b      	movs	r2, #11
 800522e:	701a      	strb	r2, [r3, #0]
    can1_ams_cell_temperatures.t1s12 = can1_ams_cell_temperatures_t1s12_encode(
        thermistor_adc_to_c_float(rawTemps[55]));
 8005230:	4b51      	ldr	r3, [pc, #324]	@ (8005378 <temperatureSendCan+0xdec>)
 8005232:	f8b3 306e 	ldrh.w	r3, [r3, #110]	@ 0x6e
 8005236:	4618      	mov	r0, r3
 8005238:	f000 febc 	bl	8005fb4 <thermistor_adc_to_c_float>
 800523c:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t1s12 = can1_ams_cell_temperatures_t1s12_encode(
 8005240:	4618      	mov	r0, r3
 8005242:	f7fb f925 	bl	8000490 <__aeabi_f2d>
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	ec43 2b10 	vmov	d0, r2, r3
 800524e:	f005 fda3 	bl	800ad98 <can1_ams_cell_temperatures_t1s12_encode>
 8005252:	4603      	mov	r3, r0
 8005254:	461a      	mov	r2, r3
 8005256:	4b47      	ldr	r3, [pc, #284]	@ (8005374 <temperatureSendCan+0xde8>)
 8005258:	831a      	strh	r2, [r3, #24]
    can1_ams_cell_temperatures.t2s12 = can1_ams_cell_temperatures_t2s12_encode(
        thermistor_adc_to_c_float(rawTemps[56]));
 800525a:	4b47      	ldr	r3, [pc, #284]	@ (8005378 <temperatureSendCan+0xdec>)
 800525c:	f8b3 3070 	ldrh.w	r3, [r3, #112]	@ 0x70
 8005260:	4618      	mov	r0, r3
 8005262:	f000 fea7 	bl	8005fb4 <thermistor_adc_to_c_float>
 8005266:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t2s12 = can1_ams_cell_temperatures_t2s12_encode(
 800526a:	4618      	mov	r0, r3
 800526c:	f7fb f910 	bl	8000490 <__aeabi_f2d>
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	ec43 2b10 	vmov	d0, r2, r3
 8005278:	f005 ff72 	bl	800b160 <can1_ams_cell_temperatures_t2s12_encode>
 800527c:	4603      	mov	r3, r0
 800527e:	461a      	mov	r2, r3
 8005280:	4b3c      	ldr	r3, [pc, #240]	@ (8005374 <temperatureSendCan+0xde8>)
 8005282:	861a      	strh	r2, [r3, #48]	@ 0x30
    can1_ams_cell_temperatures.t3s12 = can1_ams_cell_temperatures_t3s12_encode(
        thermistor_adc_to_c_float(rawTemps[57]));
 8005284:	4b3c      	ldr	r3, [pc, #240]	@ (8005378 <temperatureSendCan+0xdec>)
 8005286:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800528a:	4618      	mov	r0, r3
 800528c:	f000 fe92 	bl	8005fb4 <thermistor_adc_to_c_float>
 8005290:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t3s12 = can1_ams_cell_temperatures_t3s12_encode(
 8005294:	4618      	mov	r0, r3
 8005296:	f7fb f8fb 	bl	8000490 <__aeabi_f2d>
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	ec43 2b10 	vmov	d0, r2, r3
 80052a2:	f006 f941 	bl	800b528 <can1_ams_cell_temperatures_t3s12_encode>
 80052a6:	4603      	mov	r3, r0
 80052a8:	461a      	mov	r2, r3
 80052aa:	4b32      	ldr	r3, [pc, #200]	@ (8005374 <temperatureSendCan+0xde8>)
 80052ac:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    can1_ams_cell_temperatures.t4s12 = can1_ams_cell_temperatures_t4s12_encode(
        thermistor_adc_to_c_float(rawTemps[58]));
 80052b0:	4b31      	ldr	r3, [pc, #196]	@ (8005378 <temperatureSendCan+0xdec>)
 80052b2:	f8b3 3074 	ldrh.w	r3, [r3, #116]	@ 0x74
 80052b6:	4618      	mov	r0, r3
 80052b8:	f000 fe7c 	bl	8005fb4 <thermistor_adc_to_c_float>
 80052bc:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t4s12 = can1_ams_cell_temperatures_t4s12_encode(
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7fb f8e5 	bl	8000490 <__aeabi_f2d>
 80052c6:	4602      	mov	r2, r0
 80052c8:	460b      	mov	r3, r1
 80052ca:	ec43 2b10 	vmov	d0, r2, r3
 80052ce:	f006 fb0f 	bl	800b8f0 <can1_ams_cell_temperatures_t4s12_encode>
 80052d2:	4603      	mov	r3, r0
 80052d4:	461a      	mov	r2, r3
 80052d6:	4b27      	ldr	r3, [pc, #156]	@ (8005374 <temperatureSendCan+0xde8>)
 80052d8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    can1_ams_cell_temperatures.t5s12 = can1_ams_cell_temperatures_t5s12_encode(
        thermistor_adc_to_c_float(rawTemps[59]));
 80052dc:	4b26      	ldr	r3, [pc, #152]	@ (8005378 <temperatureSendCan+0xdec>)
 80052de:	f8b3 3076 	ldrh.w	r3, [r3, #118]	@ 0x76
 80052e2:	4618      	mov	r0, r3
 80052e4:	f000 fe66 	bl	8005fb4 <thermistor_adc_to_c_float>
 80052e8:	ee10 3a10 	vmov	r3, s0
    can1_ams_cell_temperatures.t5s12 = can1_ams_cell_temperatures_t5s12_encode(
 80052ec:	4618      	mov	r0, r3
 80052ee:	f7fb f8cf 	bl	8000490 <__aeabi_f2d>
 80052f2:	4602      	mov	r2, r0
 80052f4:	460b      	mov	r3, r1
 80052f6:	ec43 2b10 	vmov	d0, r2, r3
 80052fa:	f006 fcdd 	bl	800bcb8 <can1_ams_cell_temperatures_t5s12_encode>
 80052fe:	4603      	mov	r3, r0
 8005300:	461a      	mov	r2, r3
 8005302:	4b1c      	ldr	r3, [pc, #112]	@ (8005374 <temperatureSendCan+0xde8>)
 8005304:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78

    can1_ams_cell_temperatures_pack(txData, &can1_ams_cell_temperatures, CAN1_AMS_CELL_TEMPERATURES_LENGTH);
 8005308:	2208      	movs	r2, #8
 800530a:	491a      	ldr	r1, [pc, #104]	@ (8005374 <temperatureSendCan+0xde8>)
 800530c:	481b      	ldr	r0, [pc, #108]	@ (800537c <temperatureSendCan+0xdf0>)
 800530e:	f004 fa3f 	bl	8009790 <can1_ams_cell_temperatures_pack>
    txHeader.StdId = CAN1_AMS_CELL_TEMPERATURES_FRAME_ID;
 8005312:	4b1b      	ldr	r3, [pc, #108]	@ (8005380 <temperatureSendCan+0xdf4>)
 8005314:	2222      	movs	r2, #34	@ 0x22
 8005316:	601a      	str	r2, [r3, #0]
    txHeader.DLC = CAN1_AMS_CELL_TEMPERATURES_LENGTH;
 8005318:	4b19      	ldr	r3, [pc, #100]	@ (8005380 <temperatureSendCan+0xdf4>)
 800531a:	2208      	movs	r2, #8
 800531c:	611a      	str	r2, [r3, #16]
    txHeader.IDE = CAN_ID_STD;
 800531e:	4b18      	ldr	r3, [pc, #96]	@ (8005380 <temperatureSendCan+0xdf4>)
 8005320:	2200      	movs	r2, #0
 8005322:	609a      	str	r2, [r3, #8]
    txHeader.RTR = CAN_RTR_DATA;
 8005324:	4b16      	ldr	r3, [pc, #88]	@ (8005380 <temperatureSendCan+0xdf4>)
 8005326:	2200      	movs	r2, #0
 8005328:	60da      	str	r2, [r3, #12]
    if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 800532a:	2300      	movs	r3, #0
 800532c:	4a13      	ldr	r2, [pc, #76]	@ (800537c <temperatureSendCan+0xdf0>)
 800532e:	4914      	ldr	r1, [pc, #80]	@ (8005380 <temperatureSendCan+0xdf4>)
 8005330:	4814      	ldr	r0, [pc, #80]	@ (8005384 <temperatureSendCan+0xdf8>)
 8005332:	f001 fb97 	bl	8006a64 <HAL_CAN_AddTxMessage>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d018      	beq.n	800536e <temperatureSendCan+0xde2>
      Error_Handler();
 800533c:	f000 fb6e 	bl	8005a1c <Error_Handler>
    break;
 8005340:	e015      	b.n	800536e <temperatureSendCan+0xde2>
    break;
 8005342:	bf00      	nop
 8005344:	e014      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 8005346:	bf00      	nop
 8005348:	e012      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 800534a:	bf00      	nop
 800534c:	e010      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 800534e:	bf00      	nop
 8005350:	e00e      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 8005352:	bf00      	nop
 8005354:	e00c      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 8005356:	bf00      	nop
 8005358:	e00a      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 800535a:	bf00      	nop
 800535c:	e008      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 800535e:	bf00      	nop
 8005360:	e006      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 8005362:	bf00      	nop
 8005364:	e004      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 8005366:	bf00      	nop
 8005368:	e002      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 800536a:	bf00      	nop
 800536c:	e000      	b.n	8005370 <temperatureSendCan+0xde4>
    break;
 800536e:	bf00      	nop
  }
}
 8005370:	bf00      	nop
 8005372:	bd80      	pop	{r7, pc}
 8005374:	20000390 	.word	0x20000390
 8005378:	2000057c 	.word	0x2000057c
 800537c:	20000288 	.word	0x20000288
 8005380:	20000254 	.word	0x20000254
 8005384:	2000011c 	.word	0x2000011c

08005388 <readCanMessages>:

static void readCanMessages(void)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	af00      	add	r7, sp, #0
  while (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 800538c:	e02a      	b.n	80053e4 <readCanMessages+0x5c>
  {
    if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)
 800538e:	4b49      	ldr	r3, [pc, #292]	@ (80054b4 <readCanMessages+0x12c>)
 8005390:	4a49      	ldr	r2, [pc, #292]	@ (80054b8 <readCanMessages+0x130>)
 8005392:	2100      	movs	r1, #0
 8005394:	4849      	ldr	r0, [pc, #292]	@ (80054bc <readCanMessages+0x134>)
 8005396:	f001 fc35 	bl	8006c04 <HAL_CAN_GetRxMessage>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <readCanMessages+0x1c>
    {
      Error_Handler();
 80053a0:	f000 fb3c 	bl	8005a1c <Error_Handler>
    }

    // Process the received message based on its ID
    switch (rxHeader.StdId)
 80053a4:	4b44      	ldr	r3, [pc, #272]	@ (80054b8 <readCanMessages+0x130>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f5b3 7fc9 	cmp.w	r3, #402	@ 0x192
 80053ac:	d013      	beq.n	80053d6 <readCanMessages+0x4e>
 80053ae:	f5b3 7fc9 	cmp.w	r3, #402	@ 0x192
 80053b2:	d816      	bhi.n	80053e2 <readCanMessages+0x5a>
 80053b4:	2b40      	cmp	r3, #64	@ 0x40
 80053b6:	d002      	beq.n	80053be <readCanMessages+0x36>
 80053b8:	2b48      	cmp	r3, #72	@ 0x48
 80053ba:	d006      	beq.n	80053ca <readCanMessages+0x42>
    case CAN1_AMS_PARAMETERS_SET_FRAME_ID:
      can1_ams_parameters_set_unpack(&can1_ams_parameters_set, rxData, CAN1_AMS_PARAMETERS_SET_LENGTH);
      break;
    default:
      // Unknown ID, handle if necessary
      break;
 80053bc:	e011      	b.n	80053e2 <readCanMessages+0x5a>
      can1_dbu_status_1_unpack(&can1_dbu_status_1, rxData, CAN1_DBU_STATUS_1_LENGTH);
 80053be:	2208      	movs	r2, #8
 80053c0:	493c      	ldr	r1, [pc, #240]	@ (80054b4 <readCanMessages+0x12c>)
 80053c2:	483f      	ldr	r0, [pc, #252]	@ (80054c0 <readCanMessages+0x138>)
 80053c4:	f004 f98c 	bl	80096e0 <can1_dbu_status_1_unpack>
      break;
 80053c8:	e00c      	b.n	80053e4 <readCanMessages+0x5c>
      can1_ecu_status_unpack(&can1_ecu_status, rxData, CAN1_ECU_STATUS_LENGTH);
 80053ca:	2201      	movs	r2, #1
 80053cc:	4939      	ldr	r1, [pc, #228]	@ (80054b4 <readCanMessages+0x12c>)
 80053ce:	483d      	ldr	r0, [pc, #244]	@ (80054c4 <readCanMessages+0x13c>)
 80053d0:	f006 fc9c 	bl	800bd0c <can1_ecu_status_unpack>
      break;
 80053d4:	e006      	b.n	80053e4 <readCanMessages+0x5c>
      can1_ams_parameters_set_unpack(&can1_ams_parameters_set, rxData, CAN1_AMS_PARAMETERS_SET_LENGTH);
 80053d6:	2208      	movs	r2, #8
 80053d8:	4936      	ldr	r1, [pc, #216]	@ (80054b4 <readCanMessages+0x12c>)
 80053da:	483b      	ldr	r0, [pc, #236]	@ (80054c8 <readCanMessages+0x140>)
 80053dc:	f00a fcfe 	bl	800fddc <can1_ams_parameters_set_unpack>
      break;
 80053e0:	e000      	b.n	80053e4 <readCanMessages+0x5c>
      break;
 80053e2:	bf00      	nop
  while (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0)
 80053e4:	2100      	movs	r1, #0
 80053e6:	4835      	ldr	r0, [pc, #212]	@ (80054bc <readCanMessages+0x134>)
 80053e8:	f001 fd2e 	bl	8006e48 <HAL_CAN_GetRxFifoFillLevel>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d1cd      	bne.n	800538e <readCanMessages+0x6>
    }
  }

  // Read CAN2
  while (HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 80053f2:	e054      	b.n	800549e <readCanMessages+0x116>
  {
    if (HAL_CAN_GetRxMessage(&hcan2, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)
 80053f4:	4b2f      	ldr	r3, [pc, #188]	@ (80054b4 <readCanMessages+0x12c>)
 80053f6:	4a30      	ldr	r2, [pc, #192]	@ (80054b8 <readCanMessages+0x130>)
 80053f8:	2100      	movs	r1, #0
 80053fa:	4834      	ldr	r0, [pc, #208]	@ (80054cc <readCanMessages+0x144>)
 80053fc:	f001 fc02 	bl	8006c04 <HAL_CAN_GetRxMessage>
 8005400:	4603      	mov	r3, r0
 8005402:	2b00      	cmp	r3, #0
 8005404:	d001      	beq.n	800540a <readCanMessages+0x82>
    {
      Error_Handler();
 8005406:	f000 fb09 	bl	8005a1c <Error_Handler>
    }

    // Process the received message based on its ID
    switch (rxHeader.StdId)
 800540a:	4b2b      	ldr	r3, [pc, #172]	@ (80054b8 <readCanMessages+0x130>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f2a3 5321 	subw	r3, r3, #1313	@ 0x521
 8005412:	2b07      	cmp	r3, #7
 8005414:	d842      	bhi.n	800549c <readCanMessages+0x114>
 8005416:	a201      	add	r2, pc, #4	@ (adr r2, 800541c <readCanMessages+0x94>)
 8005418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541c:	08005479 	.word	0x08005479
 8005420:	08005449 	.word	0x08005449
 8005424:	0800543d 	.word	0x0800543d
 8005428:	08005485 	.word	0x08005485
 800542c:	08005455 	.word	0x08005455
 8005430:	08005461 	.word	0x08005461
 8005434:	08005491 	.word	0x08005491
 8005438:	0800546d 	.word	0x0800546d
    {
    case CAN2_IVT_MSG_RESULT_U2_FRAME_ID:
      can2_ivt_msg_result_u2_unpack(&can2_ivt_msg_result_u2, rxData, CAN2_IVT_MSG_RESULT_U2_LENGTH);
 800543c:	2206      	movs	r2, #6
 800543e:	491d      	ldr	r1, [pc, #116]	@ (80054b4 <readCanMessages+0x12c>)
 8005440:	4823      	ldr	r0, [pc, #140]	@ (80054d0 <readCanMessages+0x148>)
 8005442:	f00b f829 	bl	8010498 <can2_ivt_msg_result_u2_unpack>
      break;
 8005446:	e02a      	b.n	800549e <readCanMessages+0x116>
    case CAN2_IVT_MSG_RESULT_U1_FRAME_ID:
      can2_ivt_msg_result_u1_unpack(&can2_ivt_msg_result_u1, rxData, CAN2_IVT_MSG_RESULT_U1_LENGTH);
 8005448:	2206      	movs	r2, #6
 800544a:	491a      	ldr	r1, [pc, #104]	@ (80054b4 <readCanMessages+0x12c>)
 800544c:	4821      	ldr	r0, [pc, #132]	@ (80054d4 <readCanMessages+0x14c>)
 800544e:	f00b f8bd 	bl	80105cc <can2_ivt_msg_result_u1_unpack>
      break;
 8005452:	e024      	b.n	800549e <readCanMessages+0x116>
    case CAN2_IVT_MSG_RESULT_T_FRAME_ID:
      can2_ivt_msg_result_t_unpack(&can2_ivt_msg_result_t, rxData, CAN2_IVT_MSG_RESULT_T_LENGTH);
 8005454:	2206      	movs	r2, #6
 8005456:	4917      	ldr	r1, [pc, #92]	@ (80054b4 <readCanMessages+0x12c>)
 8005458:	481f      	ldr	r0, [pc, #124]	@ (80054d8 <readCanMessages+0x150>)
 800545a:	f00a ff0d 	bl	8010278 <can2_ivt_msg_result_t_unpack>
      break;
 800545e:	e01e      	b.n	800549e <readCanMessages+0x116>
    case CAN2_IVT_MSG_RESULT_W_FRAME_ID:
      can2_ivt_msg_result_w_unpack(&can2_ivt_msg_result_w, rxData, CAN2_IVT_MSG_RESULT_W_LENGTH);
 8005460:	2206      	movs	r2, #6
 8005462:	4914      	ldr	r1, [pc, #80]	@ (80054b4 <readCanMessages+0x12c>)
 8005464:	481d      	ldr	r0, [pc, #116]	@ (80054dc <readCanMessages+0x154>)
 8005466:	f00a fe7f 	bl	8010168 <can2_ivt_msg_result_w_unpack>
      break;
 800546a:	e018      	b.n	800549e <readCanMessages+0x116>
    case CAN2_IVT_MSG_RESULT_WH_FRAME_ID:
      can2_ivt_msg_result_wh_unpack(&can2_ivt_msg_result_wh, rxData, CAN2_IVT_MSG_RESULT_WH_LENGTH);
 800546c:	2206      	movs	r2, #6
 800546e:	4911      	ldr	r1, [pc, #68]	@ (80054b4 <readCanMessages+0x12c>)
 8005470:	481b      	ldr	r0, [pc, #108]	@ (80054e0 <readCanMessages+0x158>)
 8005472:	f00a fd69 	bl	800ff48 <can2_ivt_msg_result_wh_unpack>
      break;
 8005476:	e012      	b.n	800549e <readCanMessages+0x116>
    case CAN2_IVT_MSG_RESULT_I_FRAME_ID:
      can2_ivt_msg_result_i_unpack(&can2_ivt_msg_result_i, rxData, CAN2_IVT_MSG_RESULT_I_LENGTH);
 8005478:	2206      	movs	r2, #6
 800547a:	490e      	ldr	r1, [pc, #56]	@ (80054b4 <readCanMessages+0x12c>)
 800547c:	4819      	ldr	r0, [pc, #100]	@ (80054e4 <readCanMessages+0x15c>)
 800547e:	f00b f93f 	bl	8010700 <can2_ivt_msg_result_i_unpack>
      break;
 8005482:	e00c      	b.n	800549e <readCanMessages+0x116>
    case CAN2_IVT_MSG_RESULT_U3_FRAME_ID:
      can2_ivt_msg_result_u3_unpack(&can2_ivt_msg_result_u3, rxData, CAN2_IVT_MSG_RESULT_U3_LENGTH);
 8005484:	2206      	movs	r2, #6
 8005486:	490b      	ldr	r1, [pc, #44]	@ (80054b4 <readCanMessages+0x12c>)
 8005488:	4817      	ldr	r0, [pc, #92]	@ (80054e8 <readCanMessages+0x160>)
 800548a:	f00a ff7d 	bl	8010388 <can2_ivt_msg_result_u3_unpack>
      break;
 800548e:	e006      	b.n	800549e <readCanMessages+0x116>
    case CAN2_IVT_MSG_RESULT_AS_FRAME_ID:
      can2_ivt_msg_result_as_unpack(&can2_ivt_msg_result_as, rxData, CAN2_IVT_MSG_RESULT_AS_LENGTH);
 8005490:	2206      	movs	r2, #6
 8005492:	4908      	ldr	r1, [pc, #32]	@ (80054b4 <readCanMessages+0x12c>)
 8005494:	4815      	ldr	r0, [pc, #84]	@ (80054ec <readCanMessages+0x164>)
 8005496:	f00a fddf 	bl	8010058 <can2_ivt_msg_result_as_unpack>
      break;
 800549a:	e000      	b.n	800549e <readCanMessages+0x116>
    default:
      // Unknown ID, handle if necessary
      break;
 800549c:	bf00      	nop
  while (HAL_CAN_GetRxFifoFillLevel(&hcan2, CAN_RX_FIFO0) > 0)
 800549e:	2100      	movs	r1, #0
 80054a0:	480a      	ldr	r0, [pc, #40]	@ (80054cc <readCanMessages+0x144>)
 80054a2:	f001 fcd1 	bl	8006e48 <HAL_CAN_GetRxFifoFillLevel>
 80054a6:	4603      	mov	r3, r0
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1a3      	bne.n	80053f4 <readCanMessages+0x6c>
    }
  }
}
 80054ac:	bf00      	nop
 80054ae:	bf00      	nop
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	20000290 	.word	0x20000290
 80054b8:	2000026c 	.word	0x2000026c
 80054bc:	2000011c 	.word	0x2000011c
 80054c0:	2000040c 	.word	0x2000040c
 80054c4:	20000414 	.word	0x20000414
 80054c8:	20000418 	.word	0x20000418
 80054cc:	20000144 	.word	0x20000144
 80054d0:	20000420 	.word	0x20000420
 80054d4:	2000042c 	.word	0x2000042c
 80054d8:	20000438 	.word	0x20000438
 80054dc:	20000444 	.word	0x20000444
 80054e0:	20000450 	.word	0x20000450
 80054e4:	2000045c 	.word	0x2000045c
 80054e8:	20000468 	.word	0x20000468
 80054ec:	20000474 	.word	0x20000474

080054f0 <sendStatus>:

static void sendStatus(void)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
  uint16_t maxVoltage = 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	81fb      	strh	r3, [r7, #14]
  uint16_t minVoltage = 0xFFFF;
 80054fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80054fe:	81bb      	strh	r3, [r7, #12]
  uint16_t maxTemperature = 0;
 8005500:	2300      	movs	r3, #0
 8005502:	817b      	strh	r3, [r7, #10]
  uint16_t minTemperature = 0xFFFF;
 8005504:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005508:	813b      	strh	r3, [r7, #8]
  for (int i = 0; i < 126; i++)
 800550a:	2300      	movs	r3, #0
 800550c:	607b      	str	r3, [r7, #4]
 800550e:	e01a      	b.n	8005546 <sendStatus+0x56>
  {
    if (rawVoltages[i] > maxVoltage)
 8005510:	4a71      	ldr	r2, [pc, #452]	@ (80056d8 <sendStatus+0x1e8>)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005518:	89fa      	ldrh	r2, [r7, #14]
 800551a:	429a      	cmp	r2, r3
 800551c:	d204      	bcs.n	8005528 <sendStatus+0x38>
      maxVoltage = rawVoltages[i];
 800551e:	4a6e      	ldr	r2, [pc, #440]	@ (80056d8 <sendStatus+0x1e8>)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005526:	81fb      	strh	r3, [r7, #14]
    if (rawVoltages[i] < minVoltage)
 8005528:	4a6b      	ldr	r2, [pc, #428]	@ (80056d8 <sendStatus+0x1e8>)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005530:	89ba      	ldrh	r2, [r7, #12]
 8005532:	429a      	cmp	r2, r3
 8005534:	d904      	bls.n	8005540 <sendStatus+0x50>
      minVoltage = rawVoltages[i];
 8005536:	4a68      	ldr	r2, [pc, #416]	@ (80056d8 <sendStatus+0x1e8>)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800553e:	81bb      	strh	r3, [r7, #12]
  for (int i = 0; i < 126; i++)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3301      	adds	r3, #1
 8005544:	607b      	str	r3, [r7, #4]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2b7d      	cmp	r3, #125	@ 0x7d
 800554a:	dde1      	ble.n	8005510 <sendStatus+0x20>
  }
  for (int i = 0; i < 12; i++)
 800554c:	2300      	movs	r3, #0
 800554e:	603b      	str	r3, [r7, #0]
 8005550:	e01a      	b.n	8005588 <sendStatus+0x98>
  {
    if (rawTemps[i] > maxTemperature)
 8005552:	4a62      	ldr	r2, [pc, #392]	@ (80056dc <sendStatus+0x1ec>)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800555a:	897a      	ldrh	r2, [r7, #10]
 800555c:	429a      	cmp	r2, r3
 800555e:	d204      	bcs.n	800556a <sendStatus+0x7a>
      maxTemperature = rawTemps[i];
 8005560:	4a5e      	ldr	r2, [pc, #376]	@ (80056dc <sendStatus+0x1ec>)
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005568:	817b      	strh	r3, [r7, #10]
    if (rawTemps[i] < minTemperature)
 800556a:	4a5c      	ldr	r2, [pc, #368]	@ (80056dc <sendStatus+0x1ec>)
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005572:	893a      	ldrh	r2, [r7, #8]
 8005574:	429a      	cmp	r2, r3
 8005576:	d904      	bls.n	8005582 <sendStatus+0x92>
      minTemperature = rawTemps[i];
 8005578:	4a58      	ldr	r2, [pc, #352]	@ (80056dc <sendStatus+0x1ec>)
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005580:	813b      	strh	r3, [r7, #8]
  for (int i = 0; i < 12; i++)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	3301      	adds	r3, #1
 8005586:	603b      	str	r3, [r7, #0]
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	2b0b      	cmp	r3, #11
 800558c:	dde1      	ble.n	8005552 <sendStatus+0x62>
  }
  can1_ams_status_1.max_cell_voltage = can1_ams_status_1_max_cell_voltage_encode((float) maxVoltage / 10000.0);
 800558e:	89fb      	ldrh	r3, [r7, #14]
 8005590:	ee07 3a90 	vmov	s15, r3
 8005594:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005598:	ee17 0a90 	vmov	r0, s15
 800559c:	f7fa ff78 	bl	8000490 <__aeabi_f2d>
 80055a0:	a34b      	add	r3, pc, #300	@ (adr r3, 80056d0 <sendStatus+0x1e0>)
 80055a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a6:	f7fb f8f5 	bl	8000794 <__aeabi_ddiv>
 80055aa:	4602      	mov	r2, r0
 80055ac:	460b      	mov	r3, r1
 80055ae:	ec43 2b17 	vmov	d7, r2, r3
 80055b2:	eeb0 0a47 	vmov.f32	s0, s14
 80055b6:	eef0 0a67 	vmov.f32	s1, s15
 80055ba:	f004 f801 	bl	80095c0 <can1_ams_status_1_max_cell_voltage_encode>
 80055be:	eeb0 7a40 	vmov.f32	s14, s0
 80055c2:	eef0 7a60 	vmov.f32	s15, s1
 80055c6:	4b46      	ldr	r3, [pc, #280]	@ (80056e0 <sendStatus+0x1f0>)
 80055c8:	ed83 7b06 	vstr	d7, [r3, #24]
  can1_ams_status_1.min_cell_voltage = can1_ams_status_1_min_cell_voltage_encode((float) minVoltage / 10000.0);
 80055cc:	89bb      	ldrh	r3, [r7, #12]
 80055ce:	ee07 3a90 	vmov	s15, r3
 80055d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055d6:	ee17 0a90 	vmov	r0, s15
 80055da:	f7fa ff59 	bl	8000490 <__aeabi_f2d>
 80055de:	a33c      	add	r3, pc, #240	@ (adr r3, 80056d0 <sendStatus+0x1e0>)
 80055e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e4:	f7fb f8d6 	bl	8000794 <__aeabi_ddiv>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	ec43 2b17 	vmov	d7, r2, r3
 80055f0:	eeb0 0a47 	vmov.f32	s0, s14
 80055f4:	eef0 0a67 	vmov.f32	s1, s15
 80055f8:	f003 ffba 	bl	8009570 <can1_ams_status_1_min_cell_voltage_encode>
 80055fc:	eeb0 7a40 	vmov.f32	s14, s0
 8005600:	eef0 7a60 	vmov.f32	s15, s1
 8005604:	4b36      	ldr	r3, [pc, #216]	@ (80056e0 <sendStatus+0x1f0>)
 8005606:	ed83 7b04 	vstr	d7, [r3, #16]
  can1_ams_status_1.max_cell_temperature = can1_ams_status_1_max_cell_temperature_encode(
      thermistor_adc_to_c_float(maxTemperature));
 800560a:	897b      	ldrh	r3, [r7, #10]
 800560c:	4618      	mov	r0, r3
 800560e:	f000 fcd1 	bl	8005fb4 <thermistor_adc_to_c_float>
 8005612:	ee10 3a10 	vmov	r3, s0
  can1_ams_status_1.max_cell_temperature = can1_ams_status_1_max_cell_temperature_encode(
 8005616:	4618      	mov	r0, r3
 8005618:	f7fa ff3a 	bl	8000490 <__aeabi_f2d>
 800561c:	4602      	mov	r2, r0
 800561e:	460b      	mov	r3, r1
 8005620:	ec43 2b10 	vmov	d0, r2, r3
 8005624:	f004 f81c 	bl	8009660 <can1_ams_status_1_max_cell_temperature_encode>
 8005628:	eeb0 7a40 	vmov.f32	s14, s0
 800562c:	eef0 7a60 	vmov.f32	s15, s1
 8005630:	4b2b      	ldr	r3, [pc, #172]	@ (80056e0 <sendStatus+0x1f0>)
 8005632:	ed83 7b0a 	vstr	d7, [r3, #40]	@ 0x28
  can1_ams_status_1.min_cell_temperature = can1_ams_status_1_min_cell_temperature_encode(
      thermistor_adc_to_c_float(minTemperature));
 8005636:	893b      	ldrh	r3, [r7, #8]
 8005638:	4618      	mov	r0, r3
 800563a:	f000 fcbb 	bl	8005fb4 <thermistor_adc_to_c_float>
 800563e:	ee10 3a10 	vmov	r3, s0
  can1_ams_status_1.min_cell_temperature = can1_ams_status_1_min_cell_temperature_encode(
 8005642:	4618      	mov	r0, r3
 8005644:	f7fa ff24 	bl	8000490 <__aeabi_f2d>
 8005648:	4602      	mov	r2, r0
 800564a:	460b      	mov	r3, r1
 800564c:	ec43 2b10 	vmov	d0, r2, r3
 8005650:	f003 ffde 	bl	8009610 <can1_ams_status_1_min_cell_temperature_encode>
 8005654:	eeb0 7a40 	vmov.f32	s14, s0
 8005658:	eef0 7a60 	vmov.f32	s15, s1
 800565c:	4b20      	ldr	r3, [pc, #128]	@ (80056e0 <sendStatus+0x1f0>)
 800565e:	ed83 7b08 	vstr	d7, [r3, #32]
  can1_ams_status_1.fsm_state = fsmState;
 8005662:	4b20      	ldr	r3, [pc, #128]	@ (80056e4 <sendStatus+0x1f4>)
 8005664:	781a      	ldrb	r2, [r3, #0]
 8005666:	4b1e      	ldr	r3, [pc, #120]	@ (80056e0 <sendStatus+0x1f0>)
 8005668:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  can1_ams_status_1.ticks = can1_ams_status_1_ticks_encode(deltaTick);
 800566c:	4b1e      	ldr	r3, [pc, #120]	@ (80056e8 <sendStatus+0x1f8>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f7fa feeb 	bl	800044c <__aeabi_ui2d>
 8005676:	4602      	mov	r2, r0
 8005678:	460b      	mov	r3, r1
 800567a:	ec43 2b10 	vmov	d0, r2, r3
 800567e:	f004 f815 	bl	80096ac <can1_ams_status_1_ticks_encode>
 8005682:	4603      	mov	r3, r0
 8005684:	461a      	mov	r2, r3
 8005686:	4b16      	ldr	r3, [pc, #88]	@ (80056e0 <sendStatus+0x1f0>)
 8005688:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  can1_ams_status_1_pack(txData, &can1_ams_status_1, CAN1_AMS_STATUS_1_LENGTH);
 800568c:	2208      	movs	r2, #8
 800568e:	4914      	ldr	r1, [pc, #80]	@ (80056e0 <sendStatus+0x1f0>)
 8005690:	4816      	ldr	r0, [pc, #88]	@ (80056ec <sendStatus+0x1fc>)
 8005692:	f003 fe33 	bl	80092fc <can1_ams_status_1_pack>
  txHeader.StdId = CAN1_AMS_STATUS_1_FRAME_ID;
 8005696:	4b16      	ldr	r3, [pc, #88]	@ (80056f0 <sendStatus+0x200>)
 8005698:	2220      	movs	r2, #32
 800569a:	601a      	str	r2, [r3, #0]
  txHeader.DLC = CAN1_AMS_STATUS_1_LENGTH;
 800569c:	4b14      	ldr	r3, [pc, #80]	@ (80056f0 <sendStatus+0x200>)
 800569e:	2208      	movs	r2, #8
 80056a0:	611a      	str	r2, [r3, #16]
  txHeader.IDE = CAN_ID_STD;
 80056a2:	4b13      	ldr	r3, [pc, #76]	@ (80056f0 <sendStatus+0x200>)
 80056a4:	2200      	movs	r2, #0
 80056a6:	609a      	str	r2, [r3, #8]
  txHeader.RTR = CAN_RTR_DATA;
 80056a8:	4b11      	ldr	r3, [pc, #68]	@ (80056f0 <sendStatus+0x200>)
 80056aa:	2200      	movs	r2, #0
 80056ac:	60da      	str	r2, [r3, #12]
  if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, txData, NULL) != HAL_OK)
 80056ae:	2300      	movs	r3, #0
 80056b0:	4a0e      	ldr	r2, [pc, #56]	@ (80056ec <sendStatus+0x1fc>)
 80056b2:	490f      	ldr	r1, [pc, #60]	@ (80056f0 <sendStatus+0x200>)
 80056b4:	480f      	ldr	r0, [pc, #60]	@ (80056f4 <sendStatus+0x204>)
 80056b6:	f001 f9d5 	bl	8006a64 <HAL_CAN_AddTxMessage>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d001      	beq.n	80056c4 <sendStatus+0x1d4>
    Error_Handler();
 80056c0:	f000 f9ac 	bl	8005a1c <Error_Handler>
}
 80056c4:	bf00      	nop
 80056c6:	3710      	adds	r7, #16
 80056c8:	46bd      	mov	sp, r7
 80056ca:	bd80      	pop	{r7, pc}
 80056cc:	f3af 8000 	nop.w
 80056d0:	00000000 	.word	0x00000000
 80056d4:	40c38800 	.word	0x40c38800
 80056d8:	20000480 	.word	0x20000480
 80056dc:	2000057c 	.word	0x2000057c
 80056e0:	20000298 	.word	0x20000298
 80056e4:	20000828 	.word	0x20000828
 80056e8:	20000824 	.word	0x20000824
 80056ec:	20000288 	.word	0x20000288
 80056f0:	20000254 	.word	0x20000254
 80056f4:	2000011c 	.word	0x2000011c

080056f8 <stepStateMachine>:

static void stepStateMachine(void)
{
 80056f8:	b5b0      	push	{r4, r5, r7, lr}
 80056fa:	af00      	add	r7, sp, #0
  switch (fsmState)
 80056fc:	4ba6      	ldr	r3, [pc, #664]	@ (8005998 <stepStateMachine+0x2a0>)
 80056fe:	781b      	ldrb	r3, [r3, #0]
 8005700:	2b04      	cmp	r3, #4
 8005702:	f200 8184 	bhi.w	8005a0e <stepStateMachine+0x316>
 8005706:	a201      	add	r2, pc, #4	@ (adr r2, 800570c <stepStateMachine+0x14>)
 8005708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800570c:	08005721 	.word	0x08005721
 8005710:	080057a3 	.word	0x080057a3
 8005714:	08005825 	.word	0x08005825
 8005718:	08005915 	.word	0x08005915
 800571c:	080059d1 	.word	0x080059d1
  {
  case STATE_IDLE:
    HAL_GPIO_WritePin(AIR_N_ENABLE_GPIO_Port, AIR_N_ENABLE_Pin, GPIO_PIN_RESET);
 8005720:	2200      	movs	r2, #0
 8005722:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005726:	489d      	ldr	r0, [pc, #628]	@ (800599c <stepStateMachine+0x2a4>)
 8005728:	f001 fe50 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIR_P_ENABLE_GPIO_Port, AIR_P_ENABLE_Pin, GPIO_PIN_RESET);
 800572c:	2200      	movs	r2, #0
 800572e:	2180      	movs	r1, #128	@ 0x80
 8005730:	489a      	ldr	r0, [pc, #616]	@ (800599c <stepStateMachine+0x2a4>)
 8005732:	f001 fe4b 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PRECHARGE_ENABLE_GPIO_Port, PRECHARGE_ENABLE_Pin, GPIO_PIN_RESET);
 8005736:	2200      	movs	r2, #0
 8005738:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800573c:	4897      	ldr	r0, [pc, #604]	@ (800599c <stepStateMachine+0x2a4>)
 800573e:	f001 fe45 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MCU_AMS_ERROR_N_GPIO_Port, MCU_AMS_ERROR_N_Pin, GPIO_PIN_SET);
 8005742:	2201      	movs	r2, #1
 8005744:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005748:	4895      	ldr	r0, [pc, #596]	@ (80059a0 <stepStateMachine+0x2a8>)
 800574a:	f001 fe3f 	bl	80073cc <HAL_GPIO_WritePin>
    if (ovpError || uvpError || otpError || utpError || spiError)
 800574e:	4b95      	ldr	r3, [pc, #596]	@ (80059a4 <stepStateMachine+0x2ac>)
 8005750:	781b      	ldrb	r3, [r3, #0]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d10f      	bne.n	8005776 <stepStateMachine+0x7e>
 8005756:	4b94      	ldr	r3, [pc, #592]	@ (80059a8 <stepStateMachine+0x2b0>)
 8005758:	781b      	ldrb	r3, [r3, #0]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d10b      	bne.n	8005776 <stepStateMachine+0x7e>
 800575e:	4b93      	ldr	r3, [pc, #588]	@ (80059ac <stepStateMachine+0x2b4>)
 8005760:	781b      	ldrb	r3, [r3, #0]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d107      	bne.n	8005776 <stepStateMachine+0x7e>
 8005766:	4b92      	ldr	r3, [pc, #584]	@ (80059b0 <stepStateMachine+0x2b8>)
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d103      	bne.n	8005776 <stepStateMachine+0x7e>
 800576e:	4b91      	ldr	r3, [pc, #580]	@ (80059b4 <stepStateMachine+0x2bc>)
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d003      	beq.n	800577e <stepStateMachine+0x86>
    {
      fsmState = STATE_ERROR;
 8005776:	4b88      	ldr	r3, [pc, #544]	@ (8005998 <stepStateMachine+0x2a0>)
 8005778:	2204      	movs	r2, #4
 800577a:	701a      	strb	r2, [r3, #0]
    else if (   (HAL_GPIO_ReadPin(SC_PROBE_GPIO_Port, SC_PROBE_Pin) == GPIO_PIN_SET)
             && can1_dbu_status_1.activate_ts_button)
    {
      fsmState = STATE_PRECHARGE1;
    }
    break;
 800577c:	e140      	b.n	8005a00 <stepStateMachine+0x308>
    else if (   (HAL_GPIO_ReadPin(SC_PROBE_GPIO_Port, SC_PROBE_Pin) == GPIO_PIN_SET)
 800577e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005782:	488d      	ldr	r0, [pc, #564]	@ (80059b8 <stepStateMachine+0x2c0>)
 8005784:	f001 fe0a 	bl	800739c <HAL_GPIO_ReadPin>
 8005788:	4603      	mov	r3, r0
 800578a:	2b01      	cmp	r3, #1
 800578c:	f040 8138 	bne.w	8005a00 <stepStateMachine+0x308>
             && can1_dbu_status_1.activate_ts_button)
 8005790:	4b8a      	ldr	r3, [pc, #552]	@ (80059bc <stepStateMachine+0x2c4>)
 8005792:	781b      	ldrb	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 8133 	beq.w	8005a00 <stepStateMachine+0x308>
      fsmState = STATE_PRECHARGE1;
 800579a:	4b7f      	ldr	r3, [pc, #508]	@ (8005998 <stepStateMachine+0x2a0>)
 800579c:	2201      	movs	r2, #1
 800579e:	701a      	strb	r2, [r3, #0]
    break;
 80057a0:	e12e      	b.n	8005a00 <stepStateMachine+0x308>

  case STATE_PRECHARGE1:
    HAL_GPIO_WritePin(AIR_N_ENABLE_GPIO_Port, AIR_N_ENABLE_Pin, GPIO_PIN_RESET);
 80057a2:	2200      	movs	r2, #0
 80057a4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80057a8:	487c      	ldr	r0, [pc, #496]	@ (800599c <stepStateMachine+0x2a4>)
 80057aa:	f001 fe0f 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIR_P_ENABLE_GPIO_Port, AIR_P_ENABLE_Pin, GPIO_PIN_RESET);
 80057ae:	2200      	movs	r2, #0
 80057b0:	2180      	movs	r1, #128	@ 0x80
 80057b2:	487a      	ldr	r0, [pc, #488]	@ (800599c <stepStateMachine+0x2a4>)
 80057b4:	f001 fe0a 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PRECHARGE_ENABLE_GPIO_Port, PRECHARGE_ENABLE_Pin, GPIO_PIN_SET);
 80057b8:	2201      	movs	r2, #1
 80057ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057be:	4877      	ldr	r0, [pc, #476]	@ (800599c <stepStateMachine+0x2a4>)
 80057c0:	f001 fe04 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MCU_AMS_ERROR_N_GPIO_Port, MCU_AMS_ERROR_N_Pin, GPIO_PIN_SET);
 80057c4:	2201      	movs	r2, #1
 80057c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80057ca:	4875      	ldr	r0, [pc, #468]	@ (80059a0 <stepStateMachine+0x2a8>)
 80057cc:	f001 fdfe 	bl	80073cc <HAL_GPIO_WritePin>
    if (ovpError || uvpError || otpError || utpError || spiError)
 80057d0:	4b74      	ldr	r3, [pc, #464]	@ (80059a4 <stepStateMachine+0x2ac>)
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d10f      	bne.n	80057f8 <stepStateMachine+0x100>
 80057d8:	4b73      	ldr	r3, [pc, #460]	@ (80059a8 <stepStateMachine+0x2b0>)
 80057da:	781b      	ldrb	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10b      	bne.n	80057f8 <stepStateMachine+0x100>
 80057e0:	4b72      	ldr	r3, [pc, #456]	@ (80059ac <stepStateMachine+0x2b4>)
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d107      	bne.n	80057f8 <stepStateMachine+0x100>
 80057e8:	4b71      	ldr	r3, [pc, #452]	@ (80059b0 <stepStateMachine+0x2b8>)
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d103      	bne.n	80057f8 <stepStateMachine+0x100>
 80057f0:	4b70      	ldr	r3, [pc, #448]	@ (80059b4 <stepStateMachine+0x2bc>)
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d003      	beq.n	8005800 <stepStateMachine+0x108>
    {
      fsmState = STATE_ERROR;
 80057f8:	4b67      	ldr	r3, [pc, #412]	@ (8005998 <stepStateMachine+0x2a0>)
 80057fa:	2204      	movs	r2, #4
 80057fc:	701a      	strb	r2, [r3, #0]
    else if (HAL_GPIO_ReadPin(PRECHARGE_CLOSED_SIGNAL_GPIO_Port, PRECHARGE_CLOSED_SIGNAL_Pin) == GPIO_PIN_SET)
    {
      fsmState = STATE_PRECHARGE2;
      prechargeStartTime = HAL_GetTick();
    }
    break;
 80057fe:	e101      	b.n	8005a04 <stepStateMachine+0x30c>
    else if (HAL_GPIO_ReadPin(PRECHARGE_CLOSED_SIGNAL_GPIO_Port, PRECHARGE_CLOSED_SIGNAL_Pin) == GPIO_PIN_SET)
 8005800:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005804:	4866      	ldr	r0, [pc, #408]	@ (80059a0 <stepStateMachine+0x2a8>)
 8005806:	f001 fdc9 	bl	800739c <HAL_GPIO_ReadPin>
 800580a:	4603      	mov	r3, r0
 800580c:	2b01      	cmp	r3, #1
 800580e:	f040 80f9 	bne.w	8005a04 <stepStateMachine+0x30c>
      fsmState = STATE_PRECHARGE2;
 8005812:	4b61      	ldr	r3, [pc, #388]	@ (8005998 <stepStateMachine+0x2a0>)
 8005814:	2202      	movs	r2, #2
 8005816:	701a      	strb	r2, [r3, #0]
      prechargeStartTime = HAL_GetTick();
 8005818:	f000 fcb8 	bl	800618c <HAL_GetTick>
 800581c:	4603      	mov	r3, r0
 800581e:	4a68      	ldr	r2, [pc, #416]	@ (80059c0 <stepStateMachine+0x2c8>)
 8005820:	6013      	str	r3, [r2, #0]
    break;
 8005822:	e0ef      	b.n	8005a04 <stepStateMachine+0x30c>

  case STATE_PRECHARGE2:
    HAL_GPIO_WritePin(AIR_N_ENABLE_GPIO_Port, AIR_N_ENABLE_Pin, GPIO_PIN_SET);
 8005824:	2201      	movs	r2, #1
 8005826:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800582a:	485c      	ldr	r0, [pc, #368]	@ (800599c <stepStateMachine+0x2a4>)
 800582c:	f001 fdce 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIR_P_ENABLE_GPIO_Port, AIR_P_ENABLE_Pin, GPIO_PIN_RESET);
 8005830:	2200      	movs	r2, #0
 8005832:	2180      	movs	r1, #128	@ 0x80
 8005834:	4859      	ldr	r0, [pc, #356]	@ (800599c <stepStateMachine+0x2a4>)
 8005836:	f001 fdc9 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PRECHARGE_ENABLE_GPIO_Port, PRECHARGE_ENABLE_Pin, GPIO_PIN_SET);
 800583a:	2201      	movs	r2, #1
 800583c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005840:	4856      	ldr	r0, [pc, #344]	@ (800599c <stepStateMachine+0x2a4>)
 8005842:	f001 fdc3 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MCU_AMS_ERROR_N_GPIO_Port, MCU_AMS_ERROR_N_Pin, GPIO_PIN_SET);
 8005846:	2201      	movs	r2, #1
 8005848:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800584c:	4854      	ldr	r0, [pc, #336]	@ (80059a0 <stepStateMachine+0x2a8>)
 800584e:	f001 fdbd 	bl	80073cc <HAL_GPIO_WritePin>
    prechargeTimer = HAL_GetTick() - prechargeStartTime;
 8005852:	f000 fc9b 	bl	800618c <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	4b59      	ldr	r3, [pc, #356]	@ (80059c0 <stepStateMachine+0x2c8>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	4a59      	ldr	r2, [pc, #356]	@ (80059c4 <stepStateMachine+0x2cc>)
 8005860:	6013      	str	r3, [r2, #0]
    if (ovpError || uvpError || otpError || utpError || spiError)
 8005862:	4b50      	ldr	r3, [pc, #320]	@ (80059a4 <stepStateMachine+0x2ac>)
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d10f      	bne.n	800588a <stepStateMachine+0x192>
 800586a:	4b4f      	ldr	r3, [pc, #316]	@ (80059a8 <stepStateMachine+0x2b0>)
 800586c:	781b      	ldrb	r3, [r3, #0]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10b      	bne.n	800588a <stepStateMachine+0x192>
 8005872:	4b4e      	ldr	r3, [pc, #312]	@ (80059ac <stepStateMachine+0x2b4>)
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d107      	bne.n	800588a <stepStateMachine+0x192>
 800587a:	4b4d      	ldr	r3, [pc, #308]	@ (80059b0 <stepStateMachine+0x2b8>)
 800587c:	781b      	ldrb	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d103      	bne.n	800588a <stepStateMachine+0x192>
 8005882:	4b4c      	ldr	r3, [pc, #304]	@ (80059b4 <stepStateMachine+0x2bc>)
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d003      	beq.n	8005892 <stepStateMachine+0x19a>
    {
      fsmState = STATE_ERROR;
 800588a:	4b43      	ldr	r3, [pc, #268]	@ (8005998 <stepStateMachine+0x2a0>)
 800588c:	2204      	movs	r2, #4
 800588e:	701a      	strb	r2, [r3, #0]
 8005890:	e03f      	b.n	8005912 <stepStateMachine+0x21a>
    }
    else if (   (HAL_GPIO_ReadPin(PRECHARGE_CLOSED_SIGNAL_GPIO_Port, PRECHARGE_CLOSED_SIGNAL_Pin) == GPIO_PIN_SET)
 8005892:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005896:	4842      	ldr	r0, [pc, #264]	@ (80059a0 <stepStateMachine+0x2a8>)
 8005898:	f001 fd80 	bl	800739c <HAL_GPIO_ReadPin>
 800589c:	4603      	mov	r3, r0
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d12d      	bne.n	80058fe <stepStateMachine+0x206>
             && (HAL_GPIO_ReadPin(AIR_N_CLOSED_GPIO_Port, AIR_N_CLOSED_Pin) == GPIO_PIN_SET)
 80058a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80058a6:	483d      	ldr	r0, [pc, #244]	@ (800599c <stepStateMachine+0x2a4>)
 80058a8:	f001 fd78 	bl	800739c <HAL_GPIO_ReadPin>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d125      	bne.n	80058fe <stepStateMachine+0x206>
             && (can2_ivt_msg_result_u1_ivt_result_u1_decode(can2_ivt_msg_result_u1.ivt_result_u1) >
 80058b2:	4b45      	ldr	r3, [pc, #276]	@ (80059c8 <stepStateMachine+0x2d0>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	4618      	mov	r0, r3
 80058b8:	f00a ff10 	bl	80106dc <can2_ivt_msg_result_u1_ivt_result_u1_decode>
 80058bc:	ec55 4b10 	vmov	r4, r5, d0
                 0.95 * can2_ivt_msg_result_u2_ivt_result_u2_decode(can2_ivt_msg_result_u2.ivt_result_u2))
 80058c0:	4b42      	ldr	r3, [pc, #264]	@ (80059cc <stepStateMachine+0x2d4>)
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f00a fe6f 	bl	80105a8 <can2_ivt_msg_result_u2_ivt_result_u2_decode>
 80058ca:	ec51 0b10 	vmov	r0, r1, d0
 80058ce:	a330      	add	r3, pc, #192	@ (adr r3, 8005990 <stepStateMachine+0x298>)
 80058d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058d4:	f7fa fe34 	bl	8000540 <__aeabi_dmul>
 80058d8:	4602      	mov	r2, r0
 80058da:	460b      	mov	r3, r1
             && (can2_ivt_msg_result_u1_ivt_result_u1_decode(can2_ivt_msg_result_u1.ivt_result_u1) >
 80058dc:	4620      	mov	r0, r4
 80058de:	4629      	mov	r1, r5
 80058e0:	f7fb f8be 	bl	8000a60 <__aeabi_dcmpgt>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d009      	beq.n	80058fe <stepStateMachine+0x206>
             && (prechargeTimer > MIN_PRECHARGE_TIME))
 80058ea:	4b36      	ldr	r3, [pc, #216]	@ (80059c4 <stepStateMachine+0x2cc>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d903      	bls.n	80058fe <stepStateMachine+0x206>
    {
      fsmState = STATE_TS_ON;
 80058f6:	4b28      	ldr	r3, [pc, #160]	@ (8005998 <stepStateMachine+0x2a0>)
 80058f8:	2203      	movs	r2, #3
 80058fa:	701a      	strb	r2, [r3, #0]
 80058fc:	e009      	b.n	8005912 <stepStateMachine+0x21a>
    }
    else if (prechargeTimer > PRECHARGE_TIMEOUT)
 80058fe:	4b31      	ldr	r3, [pc, #196]	@ (80059c4 <stepStateMachine+0x2cc>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005906:	4293      	cmp	r3, r2
 8005908:	d97e      	bls.n	8005a08 <stepStateMachine+0x310>
    {
      fsmState = STATE_IDLE;
 800590a:	4b23      	ldr	r3, [pc, #140]	@ (8005998 <stepStateMachine+0x2a0>)
 800590c:	2200      	movs	r2, #0
 800590e:	701a      	strb	r2, [r3, #0]
    }
    break;
 8005910:	e07a      	b.n	8005a08 <stepStateMachine+0x310>
 8005912:	e079      	b.n	8005a08 <stepStateMachine+0x310>

  case STATE_TS_ON:
    HAL_GPIO_WritePin(AIR_N_ENABLE_GPIO_Port, AIR_N_ENABLE_Pin, GPIO_PIN_SET);
 8005914:	2201      	movs	r2, #1
 8005916:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800591a:	4820      	ldr	r0, [pc, #128]	@ (800599c <stepStateMachine+0x2a4>)
 800591c:	f001 fd56 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIR_P_ENABLE_GPIO_Port, AIR_P_ENABLE_Pin, GPIO_PIN_SET);
 8005920:	2201      	movs	r2, #1
 8005922:	2180      	movs	r1, #128	@ 0x80
 8005924:	481d      	ldr	r0, [pc, #116]	@ (800599c <stepStateMachine+0x2a4>)
 8005926:	f001 fd51 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PRECHARGE_ENABLE_GPIO_Port, PRECHARGE_ENABLE_Pin, GPIO_PIN_RESET);
 800592a:	2200      	movs	r2, #0
 800592c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8005930:	481a      	ldr	r0, [pc, #104]	@ (800599c <stepStateMachine+0x2a4>)
 8005932:	f001 fd4b 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MCU_AMS_ERROR_N_GPIO_Port, MCU_AMS_ERROR_N_Pin, GPIO_PIN_SET);
 8005936:	2201      	movs	r2, #1
 8005938:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800593c:	4818      	ldr	r0, [pc, #96]	@ (80059a0 <stepStateMachine+0x2a8>)
 800593e:	f001 fd45 	bl	80073cc <HAL_GPIO_WritePin>
    if (ovpError || uvpError || otpError || utpError || spiError)
 8005942:	4b18      	ldr	r3, [pc, #96]	@ (80059a4 <stepStateMachine+0x2ac>)
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d10f      	bne.n	800596a <stepStateMachine+0x272>
 800594a:	4b17      	ldr	r3, [pc, #92]	@ (80059a8 <stepStateMachine+0x2b0>)
 800594c:	781b      	ldrb	r3, [r3, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10b      	bne.n	800596a <stepStateMachine+0x272>
 8005952:	4b16      	ldr	r3, [pc, #88]	@ (80059ac <stepStateMachine+0x2b4>)
 8005954:	781b      	ldrb	r3, [r3, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d107      	bne.n	800596a <stepStateMachine+0x272>
 800595a:	4b15      	ldr	r3, [pc, #84]	@ (80059b0 <stepStateMachine+0x2b8>)
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d103      	bne.n	800596a <stepStateMachine+0x272>
 8005962:	4b14      	ldr	r3, [pc, #80]	@ (80059b4 <stepStateMachine+0x2bc>)
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d003      	beq.n	8005972 <stepStateMachine+0x27a>
    {
      fsmState = STATE_ERROR;
 800596a:	4b0b      	ldr	r3, [pc, #44]	@ (8005998 <stepStateMachine+0x2a0>)
 800596c:	2204      	movs	r2, #4
 800596e:	701a      	strb	r2, [r3, #0]
    }
    else if (HAL_GPIO_ReadPin(SC_PROBE_GPIO_Port, SC_PROBE_Pin) == GPIO_PIN_RESET)
    {
      fsmState = STATE_IDLE;
    }
    break;
 8005970:	e04c      	b.n	8005a0c <stepStateMachine+0x314>
    else if (HAL_GPIO_ReadPin(SC_PROBE_GPIO_Port, SC_PROBE_Pin) == GPIO_PIN_RESET)
 8005972:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005976:	4810      	ldr	r0, [pc, #64]	@ (80059b8 <stepStateMachine+0x2c0>)
 8005978:	f001 fd10 	bl	800739c <HAL_GPIO_ReadPin>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d144      	bne.n	8005a0c <stepStateMachine+0x314>
      fsmState = STATE_IDLE;
 8005982:	4b05      	ldr	r3, [pc, #20]	@ (8005998 <stepStateMachine+0x2a0>)
 8005984:	2200      	movs	r2, #0
 8005986:	701a      	strb	r2, [r3, #0]
    break;
 8005988:	e040      	b.n	8005a0c <stepStateMachine+0x314>
 800598a:	bf00      	nop
 800598c:	f3af 8000 	nop.w
 8005990:	66666666 	.word	0x66666666
 8005994:	3fee6666 	.word	0x3fee6666
 8005998:	20000828 	.word	0x20000828
 800599c:	40021000 	.word	0x40021000
 80059a0:	40020c00 	.word	0x40020c00
 80059a4:	20000672 	.word	0x20000672
 80059a8:	200006f2 	.word	0x200006f2
 80059ac:	20000772 	.word	0x20000772
 80059b0:	200007f2 	.word	0x200007f2
 80059b4:	20000800 	.word	0x20000800
 80059b8:	40020800 	.word	0x40020800
 80059bc:	2000040c 	.word	0x2000040c
 80059c0:	20000830 	.word	0x20000830
 80059c4:	2000082c 	.word	0x2000082c
 80059c8:	2000042c 	.word	0x2000042c
 80059cc:	20000420 	.word	0x20000420

  case STATE_ERROR:
    HAL_GPIO_WritePin(AIR_N_ENABLE_GPIO_Port, AIR_N_ENABLE_Pin, GPIO_PIN_RESET);
 80059d0:	2200      	movs	r2, #0
 80059d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80059d6:	480f      	ldr	r0, [pc, #60]	@ (8005a14 <stepStateMachine+0x31c>)
 80059d8:	f001 fcf8 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(AIR_P_ENABLE_GPIO_Port, AIR_P_ENABLE_Pin, GPIO_PIN_RESET);
 80059dc:	2200      	movs	r2, #0
 80059de:	2180      	movs	r1, #128	@ 0x80
 80059e0:	480c      	ldr	r0, [pc, #48]	@ (8005a14 <stepStateMachine+0x31c>)
 80059e2:	f001 fcf3 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PRECHARGE_ENABLE_GPIO_Port, PRECHARGE_ENABLE_Pin, GPIO_PIN_RESET);
 80059e6:	2200      	movs	r2, #0
 80059e8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80059ec:	4809      	ldr	r0, [pc, #36]	@ (8005a14 <stepStateMachine+0x31c>)
 80059ee:	f001 fced 	bl	80073cc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MCU_AMS_ERROR_N_GPIO_Port, MCU_AMS_ERROR_N_Pin, GPIO_PIN_RESET);
 80059f2:	2200      	movs	r2, #0
 80059f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80059f8:	4807      	ldr	r0, [pc, #28]	@ (8005a18 <stepStateMachine+0x320>)
 80059fa:	f001 fce7 	bl	80073cc <HAL_GPIO_WritePin>
    break;
 80059fe:	e006      	b.n	8005a0e <stepStateMachine+0x316>
    break;
 8005a00:	bf00      	nop
 8005a02:	e004      	b.n	8005a0e <stepStateMachine+0x316>
    break;
 8005a04:	bf00      	nop
 8005a06:	e002      	b.n	8005a0e <stepStateMachine+0x316>
    break;
 8005a08:	bf00      	nop
 8005a0a:	e000      	b.n	8005a0e <stepStateMachine+0x316>
    break;
 8005a0c:	bf00      	nop
  }
}
 8005a0e:	bf00      	nop
 8005a10:	bdb0      	pop	{r4, r5, r7, pc}
 8005a12:	bf00      	nop
 8005a14:	40021000 	.word	0x40021000
 8005a18:	40020c00 	.word	0x40020c00

08005a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005a20:	b672      	cpsid	i
}
 8005a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005a24:	bf00      	nop
 8005a26:	e7fd      	b.n	8005a24 <Error_Handler+0x8>

08005a28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b083      	sub	sp, #12
 8005a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a2e:	2300      	movs	r3, #0
 8005a30:	607b      	str	r3, [r7, #4]
 8005a32:	4b10      	ldr	r3, [pc, #64]	@ (8005a74 <HAL_MspInit+0x4c>)
 8005a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a36:	4a0f      	ldr	r2, [pc, #60]	@ (8005a74 <HAL_MspInit+0x4c>)
 8005a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a74 <HAL_MspInit+0x4c>)
 8005a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a46:	607b      	str	r3, [r7, #4]
 8005a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	603b      	str	r3, [r7, #0]
 8005a4e:	4b09      	ldr	r3, [pc, #36]	@ (8005a74 <HAL_MspInit+0x4c>)
 8005a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a52:	4a08      	ldr	r2, [pc, #32]	@ (8005a74 <HAL_MspInit+0x4c>)
 8005a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a5a:	4b06      	ldr	r3, [pc, #24]	@ (8005a74 <HAL_MspInit+0x4c>)
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a62:	603b      	str	r3, [r7, #0]
 8005a64:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005a66:	bf00      	nop
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	40023800 	.word	0x40023800

08005a78 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08e      	sub	sp, #56	@ 0x38
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a84:	2200      	movs	r2, #0
 8005a86:	601a      	str	r2, [r3, #0]
 8005a88:	605a      	str	r2, [r3, #4]
 8005a8a:	609a      	str	r2, [r3, #8]
 8005a8c:	60da      	str	r2, [r3, #12]
 8005a8e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a45      	ldr	r2, [pc, #276]	@ (8005bac <HAL_ADC_MspInit+0x134>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d128      	bne.n	8005aec <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	623b      	str	r3, [r7, #32]
 8005a9e:	4b44      	ldr	r3, [pc, #272]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005aa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aa2:	4a43      	ldr	r2, [pc, #268]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aa8:	6453      	str	r3, [r2, #68]	@ 0x44
 8005aaa:	4b41      	ldr	r3, [pc, #260]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ab2:	623b      	str	r3, [r7, #32]
 8005ab4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	61fb      	str	r3, [r7, #28]
 8005aba:	4b3d      	ldr	r3, [pc, #244]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005abe:	4a3c      	ldr	r2, [pc, #240]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005ac0:	f043 0304 	orr.w	r3, r3, #4
 8005ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ac6:	4b3a      	ldr	r3, [pc, #232]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aca:	f003 0304 	and.w	r3, r3, #4
 8005ace:	61fb      	str	r3, [r7, #28]
 8005ad0:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = HV_FUSE_TEMPERATURE_Pin;
 8005ad2:	2301      	movs	r3, #1
 8005ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ada:	2300      	movs	r3, #0
 8005adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(HV_FUSE_TEMPERATURE_GPIO_Port, &GPIO_InitStruct);
 8005ade:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ae2:	4619      	mov	r1, r3
 8005ae4:	4833      	ldr	r0, [pc, #204]	@ (8005bb4 <HAL_ADC_MspInit+0x13c>)
 8005ae6:	f001 fabd 	bl	8007064 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 8005aea:	e05a      	b.n	8005ba2 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a31      	ldr	r2, [pc, #196]	@ (8005bb8 <HAL_ADC_MspInit+0x140>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d128      	bne.n	8005b48 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005af6:	2300      	movs	r3, #0
 8005af8:	61bb      	str	r3, [r7, #24]
 8005afa:	4b2d      	ldr	r3, [pc, #180]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afe:	4a2c      	ldr	r2, [pc, #176]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b00:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b06:	4b2a      	ldr	r3, [pc, #168]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b0e:	61bb      	str	r3, [r7, #24]
 8005b10:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b12:	2300      	movs	r3, #0
 8005b14:	617b      	str	r3, [r7, #20]
 8005b16:	4b26      	ldr	r3, [pc, #152]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b1a:	4a25      	ldr	r2, [pc, #148]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b1c:	f043 0304 	orr.w	r3, r3, #4
 8005b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b22:	4b23      	ldr	r3, [pc, #140]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b26:	f003 0304 	and.w	r3, r3, #4
 8005b2a:	617b      	str	r3, [r7, #20]
 8005b2c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = PRECHARGE_TEMPEREATURE_Pin;
 8005b2e:	2302      	movs	r3, #2
 8005b30:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b32:	2303      	movs	r3, #3
 8005b34:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b36:	2300      	movs	r3, #0
 8005b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PRECHARGE_TEMPEREATURE_GPIO_Port, &GPIO_InitStruct);
 8005b3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b3e:	4619      	mov	r1, r3
 8005b40:	481c      	ldr	r0, [pc, #112]	@ (8005bb4 <HAL_ADC_MspInit+0x13c>)
 8005b42:	f001 fa8f 	bl	8007064 <HAL_GPIO_Init>
}
 8005b46:	e02c      	b.n	8005ba2 <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005bbc <HAL_ADC_MspInit+0x144>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d127      	bne.n	8005ba2 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8005b52:	2300      	movs	r3, #0
 8005b54:	613b      	str	r3, [r7, #16]
 8005b56:	4b16      	ldr	r3, [pc, #88]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b5a:	4a15      	ldr	r2, [pc, #84]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b5c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b62:	4b13      	ldr	r3, [pc, #76]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b6a:	613b      	str	r3, [r7, #16]
 8005b6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005b6e:	2300      	movs	r3, #0
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	4b0f      	ldr	r3, [pc, #60]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b76:	4a0e      	ldr	r2, [pc, #56]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b78:	f043 0304 	orr.w	r3, r3, #4
 8005b7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb0 <HAL_ADC_MspInit+0x138>)
 8005b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b82:	f003 0304 	and.w	r3, r3, #4
 8005b86:	60fb      	str	r3, [r7, #12]
 8005b88:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AUX_TEMPERATURE1_Pin;
 8005b8a:	2308      	movs	r3, #8
 8005b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b92:	2300      	movs	r3, #0
 8005b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(AUX_TEMPERATURE1_GPIO_Port, &GPIO_InitStruct);
 8005b96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4805      	ldr	r0, [pc, #20]	@ (8005bb4 <HAL_ADC_MspInit+0x13c>)
 8005b9e:	f001 fa61 	bl	8007064 <HAL_GPIO_Init>
}
 8005ba2:	bf00      	nop
 8005ba4:	3738      	adds	r7, #56	@ 0x38
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	bd80      	pop	{r7, pc}
 8005baa:	bf00      	nop
 8005bac:	40012000 	.word	0x40012000
 8005bb0:	40023800 	.word	0x40023800
 8005bb4:	40020800 	.word	0x40020800
 8005bb8:	40012100 	.word	0x40012100
 8005bbc:	40012200 	.word	0x40012200

08005bc0 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b08c      	sub	sp, #48	@ 0x30
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bc8:	f107 031c 	add.w	r3, r7, #28
 8005bcc:	2200      	movs	r2, #0
 8005bce:	601a      	str	r2, [r3, #0]
 8005bd0:	605a      	str	r2, [r3, #4]
 8005bd2:	609a      	str	r2, [r3, #8]
 8005bd4:	60da      	str	r2, [r3, #12]
 8005bd6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a43      	ldr	r2, [pc, #268]	@ (8005cec <HAL_CAN_MspInit+0x12c>)
 8005bde:	4293      	cmp	r3, r2
 8005be0:	d136      	bne.n	8005c50 <HAL_CAN_MspInit+0x90>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8005be2:	4b43      	ldr	r3, [pc, #268]	@ (8005cf0 <HAL_CAN_MspInit+0x130>)
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	3301      	adds	r3, #1
 8005be8:	4a41      	ldr	r2, [pc, #260]	@ (8005cf0 <HAL_CAN_MspInit+0x130>)
 8005bea:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8005bec:	4b40      	ldr	r3, [pc, #256]	@ (8005cf0 <HAL_CAN_MspInit+0x130>)
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d10d      	bne.n	8005c10 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	61bb      	str	r3, [r7, #24]
 8005bf8:	4b3e      	ldr	r3, [pc, #248]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bfc:	4a3d      	ldr	r2, [pc, #244]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005bfe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c04:	4b3b      	ldr	r3, [pc, #236]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c0c:	61bb      	str	r3, [r7, #24]
 8005c0e:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c10:	2300      	movs	r3, #0
 8005c12:	617b      	str	r3, [r7, #20]
 8005c14:	4b37      	ldr	r3, [pc, #220]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c18:	4a36      	ldr	r2, [pc, #216]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c1a:	f043 0301 	orr.w	r3, r3, #1
 8005c1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c20:	4b34      	ldr	r3, [pc, #208]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	617b      	str	r3, [r7, #20]
 8005c2a:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005c2c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8005c30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c32:	2302      	movs	r3, #2
 8005c34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c36:	2300      	movs	r3, #0
 8005c38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8005c3e:	2309      	movs	r3, #9
 8005c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c42:	f107 031c 	add.w	r3, r7, #28
 8005c46:	4619      	mov	r1, r3
 8005c48:	482b      	ldr	r0, [pc, #172]	@ (8005cf8 <HAL_CAN_MspInit+0x138>)
 8005c4a:	f001 fa0b 	bl	8007064 <HAL_GPIO_Init>
    /* USER CODE BEGIN CAN2_MspInit 1 */

    /* USER CODE END CAN2_MspInit 1 */
  }

}
 8005c4e:	e048      	b.n	8005ce2 <HAL_CAN_MspInit+0x122>
  else if(hcan->Instance==CAN2)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a29      	ldr	r2, [pc, #164]	@ (8005cfc <HAL_CAN_MspInit+0x13c>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d143      	bne.n	8005ce2 <HAL_CAN_MspInit+0x122>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	613b      	str	r3, [r7, #16]
 8005c5e:	4b25      	ldr	r3, [pc, #148]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c62:	4a24      	ldr	r2, [pc, #144]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c64:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005c68:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c6a:	4b22      	ldr	r3, [pc, #136]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c72:	613b      	str	r3, [r7, #16]
 8005c74:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8005c76:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf0 <HAL_CAN_MspInit+0x130>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	4a1c      	ldr	r2, [pc, #112]	@ (8005cf0 <HAL_CAN_MspInit+0x130>)
 8005c7e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8005c80:	4b1b      	ldr	r3, [pc, #108]	@ (8005cf0 <HAL_CAN_MspInit+0x130>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d10d      	bne.n	8005ca4 <HAL_CAN_MspInit+0xe4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8005c88:	2300      	movs	r3, #0
 8005c8a:	60fb      	str	r3, [r7, #12]
 8005c8c:	4b19      	ldr	r3, [pc, #100]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c90:	4a18      	ldr	r2, [pc, #96]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c92:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c96:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c98:	4b16      	ldr	r3, [pc, #88]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ca0:	60fb      	str	r3, [r7, #12]
 8005ca2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	60bb      	str	r3, [r7, #8]
 8005ca8:	4b12      	ldr	r3, [pc, #72]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cac:	4a11      	ldr	r2, [pc, #68]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005cae:	f043 0302 	orr.w	r3, r3, #2
 8005cb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8005cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8005cf4 <HAL_CAN_MspInit+0x134>)
 8005cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb8:	f003 0302 	and.w	r3, r3, #2
 8005cbc:	60bb      	str	r3, [r7, #8]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8005cc0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8005cc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8005cd2:	2309      	movs	r3, #9
 8005cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005cd6:	f107 031c 	add.w	r3, r7, #28
 8005cda:	4619      	mov	r1, r3
 8005cdc:	4808      	ldr	r0, [pc, #32]	@ (8005d00 <HAL_CAN_MspInit+0x140>)
 8005cde:	f001 f9c1 	bl	8007064 <HAL_GPIO_Init>
}
 8005ce2:	bf00      	nop
 8005ce4:	3730      	adds	r7, #48	@ 0x30
 8005ce6:	46bd      	mov	sp, r7
 8005ce8:	bd80      	pop	{r7, pc}
 8005cea:	bf00      	nop
 8005cec:	40006400 	.word	0x40006400
 8005cf0:	20000834 	.word	0x20000834
 8005cf4:	40023800 	.word	0x40023800
 8005cf8:	40020000 	.word	0x40020000
 8005cfc:	40006800 	.word	0x40006800
 8005d00:	40020400 	.word	0x40020400

08005d04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b08a      	sub	sp, #40	@ 0x28
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d0c:	f107 0314 	add.w	r3, r7, #20
 8005d10:	2200      	movs	r2, #0
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	605a      	str	r2, [r3, #4]
 8005d16:	609a      	str	r2, [r3, #8]
 8005d18:	60da      	str	r2, [r3, #12]
 8005d1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a19      	ldr	r2, [pc, #100]	@ (8005d88 <HAL_SPI_MspInit+0x84>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d12b      	bne.n	8005d7e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005d26:	2300      	movs	r3, #0
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	4b18      	ldr	r3, [pc, #96]	@ (8005d8c <HAL_SPI_MspInit+0x88>)
 8005d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d2e:	4a17      	ldr	r2, [pc, #92]	@ (8005d8c <HAL_SPI_MspInit+0x88>)
 8005d30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005d34:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d36:	4b15      	ldr	r3, [pc, #84]	@ (8005d8c <HAL_SPI_MspInit+0x88>)
 8005d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d3e:	613b      	str	r3, [r7, #16]
 8005d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d42:	2300      	movs	r3, #0
 8005d44:	60fb      	str	r3, [r7, #12]
 8005d46:	4b11      	ldr	r3, [pc, #68]	@ (8005d8c <HAL_SPI_MspInit+0x88>)
 8005d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d4a:	4a10      	ldr	r2, [pc, #64]	@ (8005d8c <HAL_SPI_MspInit+0x88>)
 8005d4c:	f043 0301 	orr.w	r3, r3, #1
 8005d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8005d52:	4b0e      	ldr	r3, [pc, #56]	@ (8005d8c <HAL_SPI_MspInit+0x88>)
 8005d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	60fb      	str	r3, [r7, #12]
 8005d5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005d5e:	23e0      	movs	r3, #224	@ 0xe0
 8005d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d62:	2302      	movs	r3, #2
 8005d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d66:	2300      	movs	r3, #0
 8005d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005d6e:	2305      	movs	r3, #5
 8005d70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d72:	f107 0314 	add.w	r3, r7, #20
 8005d76:	4619      	mov	r1, r3
 8005d78:	4805      	ldr	r0, [pc, #20]	@ (8005d90 <HAL_SPI_MspInit+0x8c>)
 8005d7a:	f001 f973 	bl	8007064 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8005d7e:	bf00      	nop
 8005d80:	3728      	adds	r7, #40	@ 0x28
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}
 8005d86:	bf00      	nop
 8005d88:	40013000 	.word	0x40013000
 8005d8c:	40023800 	.word	0x40023800
 8005d90:	40020000 	.word	0x40020000

08005d94 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a0b      	ldr	r2, [pc, #44]	@ (8005dd0 <HAL_TIM_PWM_MspInit+0x3c>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d10d      	bne.n	8005dc2 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005da6:	2300      	movs	r3, #0
 8005da8:	60fb      	str	r3, [r7, #12]
 8005daa:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd4 <HAL_TIM_PWM_MspInit+0x40>)
 8005dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dae:	4a09      	ldr	r2, [pc, #36]	@ (8005dd4 <HAL_TIM_PWM_MspInit+0x40>)
 8005db0:	f043 0301 	orr.w	r3, r3, #1
 8005db4:	6453      	str	r3, [r2, #68]	@ 0x44
 8005db6:	4b07      	ldr	r3, [pc, #28]	@ (8005dd4 <HAL_TIM_PWM_MspInit+0x40>)
 8005db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	60fb      	str	r3, [r7, #12]
 8005dc0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8005dc2:	bf00      	nop
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	40010000 	.word	0x40010000
 8005dd4:	40023800 	.word	0x40023800

08005dd8 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b08a      	sub	sp, #40	@ 0x28
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005de0:	f107 0314 	add.w	r3, r7, #20
 8005de4:	2200      	movs	r2, #0
 8005de6:	601a      	str	r2, [r3, #0]
 8005de8:	605a      	str	r2, [r3, #4]
 8005dea:	609a      	str	r2, [r3, #8]
 8005dec:	60da      	str	r2, [r3, #12]
 8005dee:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005df8:	d12c      	bne.n	8005e54 <HAL_TIM_IC_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	613b      	str	r3, [r7, #16]
 8005dfe:	4b17      	ldr	r3, [pc, #92]	@ (8005e5c <HAL_TIM_IC_MspInit+0x84>)
 8005e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e02:	4a16      	ldr	r2, [pc, #88]	@ (8005e5c <HAL_TIM_IC_MspInit+0x84>)
 8005e04:	f043 0301 	orr.w	r3, r3, #1
 8005e08:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e0a:	4b14      	ldr	r3, [pc, #80]	@ (8005e5c <HAL_TIM_IC_MspInit+0x84>)
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0e:	f003 0301 	and.w	r3, r3, #1
 8005e12:	613b      	str	r3, [r7, #16]
 8005e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e16:	2300      	movs	r3, #0
 8005e18:	60fb      	str	r3, [r7, #12]
 8005e1a:	4b10      	ldr	r3, [pc, #64]	@ (8005e5c <HAL_TIM_IC_MspInit+0x84>)
 8005e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e1e:	4a0f      	ldr	r2, [pc, #60]	@ (8005e5c <HAL_TIM_IC_MspInit+0x84>)
 8005e20:	f043 0301 	orr.w	r3, r3, #1
 8005e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e26:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <HAL_TIM_IC_MspInit+0x84>)
 8005e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e2a:	f003 0301 	and.w	r3, r3, #1
 8005e2e:	60fb      	str	r3, [r7, #12]
 8005e30:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = IMD_DATA_Pin;
 8005e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e38:	2302      	movs	r3, #2
 8005e3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e40:	2300      	movs	r3, #0
 8005e42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005e44:	2301      	movs	r3, #1
 8005e46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IMD_DATA_GPIO_Port, &GPIO_InitStruct);
 8005e48:	f107 0314 	add.w	r3, r7, #20
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	4804      	ldr	r0, [pc, #16]	@ (8005e60 <HAL_TIM_IC_MspInit+0x88>)
 8005e50:	f001 f908 	bl	8007064 <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8005e54:	bf00      	nop
 8005e56:	3728      	adds	r7, #40	@ 0x28
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	40020000 	.word	0x40020000

08005e64 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b088      	sub	sp, #32
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e6c:	f107 030c 	add.w	r3, r7, #12
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
 8005e74:	605a      	str	r2, [r3, #4]
 8005e76:	609a      	str	r2, [r3, #8]
 8005e78:	60da      	str	r2, [r3, #12]
 8005e7a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a12      	ldr	r2, [pc, #72]	@ (8005ecc <HAL_TIM_MspPostInit+0x68>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d11e      	bne.n	8005ec4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005e86:	2300      	movs	r3, #0
 8005e88:	60bb      	str	r3, [r7, #8]
 8005e8a:	4b11      	ldr	r3, [pc, #68]	@ (8005ed0 <HAL_TIM_MspPostInit+0x6c>)
 8005e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e8e:	4a10      	ldr	r2, [pc, #64]	@ (8005ed0 <HAL_TIM_MspPostInit+0x6c>)
 8005e90:	f043 0310 	orr.w	r3, r3, #16
 8005e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e96:	4b0e      	ldr	r3, [pc, #56]	@ (8005ed0 <HAL_TIM_MspPostInit+0x6c>)
 8005e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9a:	f003 0310 	and.w	r3, r3, #16
 8005e9e:	60bb      	str	r3, [r7, #8]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 8005ea2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005ea6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005eac:	2300      	movs	r3, #0
 8005eae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8005eb8:	f107 030c 	add.w	r3, r7, #12
 8005ebc:	4619      	mov	r1, r3
 8005ebe:	4805      	ldr	r0, [pc, #20]	@ (8005ed4 <HAL_TIM_MspPostInit+0x70>)
 8005ec0:	f001 f8d0 	bl	8007064 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005ec4:	bf00      	nop
 8005ec6:	3720      	adds	r7, #32
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	40010000 	.word	0x40010000
 8005ed0:	40023800 	.word	0x40023800
 8005ed4:	40021000 	.word	0x40021000

08005ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005edc:	bf00      	nop
 8005ede:	e7fd      	b.n	8005edc <NMI_Handler+0x4>

08005ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005ee4:	bf00      	nop
 8005ee6:	e7fd      	b.n	8005ee4 <HardFault_Handler+0x4>

08005ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005eec:	bf00      	nop
 8005eee:	e7fd      	b.n	8005eec <MemManage_Handler+0x4>

08005ef0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005ef4:	bf00      	nop
 8005ef6:	e7fd      	b.n	8005ef4 <BusFault_Handler+0x4>

08005ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005efc:	bf00      	nop
 8005efe:	e7fd      	b.n	8005efc <UsageFault_Handler+0x4>

08005f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005f00:	b480      	push	{r7}
 8005f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005f04:	bf00      	nop
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005f12:	bf00      	nop
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005f20:	bf00      	nop
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005f2e:	f000 f919 	bl	8006164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005f32:	bf00      	nop
 8005f34:	bd80      	pop	{r7, pc}
	...

08005f38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005f3c:	4b06      	ldr	r3, [pc, #24]	@ (8005f58 <SystemInit+0x20>)
 8005f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f42:	4a05      	ldr	r2, [pc, #20]	@ (8005f58 <SystemInit+0x20>)
 8005f44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005f4c:	bf00      	nop
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	e000ed00 	.word	0xe000ed00

08005f5c <find_segment>:
    /*   86 C */  3596, /*   87 C */  3511, /*   88 C */  3428, /*   89 C */  3348,
    /*   90 C */  3270,
};

static int find_segment(uint16_t adc)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b087      	sub	sp, #28
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	4603      	mov	r3, r0
 8005f64:	80fb      	strh	r3, [r7, #6]
    // Returns index i such that adc is between [lut[i], lut[i+1]] (lut decreasing)
    int lo = 0;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]
    int hi = THERM_LUT_SIZE - 1;
 8005f6a:	2364      	movs	r3, #100	@ 0x64
 8005f6c:	613b      	str	r3, [r7, #16]
    while (hi - lo > 1) {
 8005f6e:	e012      	b.n	8005f96 <find_segment+0x3a>
        int mid = (lo + hi) / 2;
 8005f70:	697a      	ldr	r2, [r7, #20]
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	4413      	add	r3, r2
 8005f76:	0fda      	lsrs	r2, r3, #31
 8005f78:	4413      	add	r3, r2
 8005f7a:	105b      	asrs	r3, r3, #1
 8005f7c:	60fb      	str	r3, [r7, #12]
        if (therm_lut_adc[mid] > adc) {
 8005f7e:	4a0c      	ldr	r2, [pc, #48]	@ (8005fb0 <find_segment+0x54>)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f86:	88fa      	ldrh	r2, [r7, #6]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d202      	bcs.n	8005f92 <find_segment+0x36>
            lo = mid;    // move toward higher temperature (lower ADC)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	617b      	str	r3, [r7, #20]
 8005f90:	e001      	b.n	8005f96 <find_segment+0x3a>
        } else {
            hi = mid;    // move toward lower temperature (higher ADC)
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	613b      	str	r3, [r7, #16]
    while (hi - lo > 1) {
 8005f96:	693a      	ldr	r2, [r7, #16]
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	1ad3      	subs	r3, r2, r3
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	dce7      	bgt.n	8005f70 <find_segment+0x14>
        }
    }
    return lo;
 8005fa0:	697b      	ldr	r3, [r7, #20]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	371c      	adds	r7, #28
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	08010a90 	.word	0x08010a90

08005fb4 <thermistor_adc_to_c_float>:

float thermistor_adc_to_c_float(uint16_t adc)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b088      	sub	sp, #32
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	4603      	mov	r3, r0
 8005fbc:	80fb      	strh	r3, [r7, #6]
    // Clamp outside table range
    if (adc >= therm_lut_adc[0])                return (float)THERM_LUT_MIN_C;
 8005fbe:	f246 02dc 	movw	r2, #24796	@ 0x60dc
 8005fc2:	88fb      	ldrh	r3, [r7, #6]
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d302      	bcc.n	8005fce <thermistor_adc_to_c_float+0x1a>
 8005fc8:	eefa 7a04 	vmov.f32	s15, #164	@ 0xc1200000 -10.0
 8005fcc:	e045      	b.n	800605a <thermistor_adc_to_c_float+0xa6>
    if (adc <= therm_lut_adc[THERM_LUT_SIZE-1]) return (float)THERM_LUT_MAX_C;
 8005fce:	f640 42c6 	movw	r2, #3270	@ 0xcc6
 8005fd2:	88fb      	ldrh	r3, [r7, #6]
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d802      	bhi.n	8005fde <thermistor_adc_to_c_float+0x2a>
 8005fd8:	eddf 7a22 	vldr	s15, [pc, #136]	@ 8006064 <thermistor_adc_to_c_float+0xb0>
 8005fdc:	e03d      	b.n	800605a <thermistor_adc_to_c_float+0xa6>

    int i = find_segment(adc);
 8005fde:	88fb      	ldrh	r3, [r7, #6]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7ff ffbb 	bl	8005f5c <find_segment>
 8005fe6:	61f8      	str	r0, [r7, #28]
    uint16_t a_hi = therm_lut_adc[i];       // at T = T_lo
 8005fe8:	4a1f      	ldr	r2, [pc, #124]	@ (8006068 <thermistor_adc_to_c_float+0xb4>)
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ff0:	837b      	strh	r3, [r7, #26]
    uint16_t a_lo = therm_lut_adc[i + 1];   // at T = T_lo + 1
 8005ff2:	69fb      	ldr	r3, [r7, #28]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	4a1c      	ldr	r2, [pc, #112]	@ (8006068 <thermistor_adc_to_c_float+0xb4>)
 8005ff8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ffc:	833b      	strh	r3, [r7, #24]
    float dA = (float)a_hi - (float)a_lo;   // > 0
 8005ffe:	8b7b      	ldrh	r3, [r7, #26]
 8006000:	ee07 3a90 	vmov	s15, r3
 8006004:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006008:	8b3b      	ldrh	r3, [r7, #24]
 800600a:	ee07 3a90 	vmov	s15, r3
 800600e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006012:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006016:	edc7 7a05 	vstr	s15, [r7, #20]
    float frac = ((float)a_hi - (float)adc) / dA; // 0..1 within the 1 C span
 800601a:	8b7b      	ldrh	r3, [r7, #26]
 800601c:	ee07 3a90 	vmov	s15, r3
 8006020:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006024:	88fb      	ldrh	r3, [r7, #6]
 8006026:	ee07 3a90 	vmov	s15, r3
 800602a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800602e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006032:	ed97 7a05 	vldr	s14, [r7, #20]
 8006036:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800603a:	edc7 7a04 	vstr	s15, [r7, #16]
    float t_lo = (float)(THERM_LUT_MIN_C + i);
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	3b0a      	subs	r3, #10
 8006042:	ee07 3a90 	vmov	s15, r3
 8006046:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800604a:	edc7 7a03 	vstr	s15, [r7, #12]
    return t_lo + frac; // linear interpolation
 800604e:	ed97 7a03 	vldr	s14, [r7, #12]
 8006052:	edd7 7a04 	vldr	s15, [r7, #16]
 8006056:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800605a:	eeb0 0a67 	vmov.f32	s0, s15
 800605e:	3720      	adds	r7, #32
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	42b40000 	.word	0x42b40000
 8006068:	08010a90 	.word	0x08010a90

0800606c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800606c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80060a4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8006070:	f7ff ff62 	bl	8005f38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006074:	480c      	ldr	r0, [pc, #48]	@ (80060a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006076:	490d      	ldr	r1, [pc, #52]	@ (80060ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006078:	4a0d      	ldr	r2, [pc, #52]	@ (80060b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800607a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800607c:	e002      	b.n	8006084 <LoopCopyDataInit>

0800607e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800607e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006082:	3304      	adds	r3, #4

08006084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006088:	d3f9      	bcc.n	800607e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800608a:	4a0a      	ldr	r2, [pc, #40]	@ (80060b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800608c:	4c0a      	ldr	r4, [pc, #40]	@ (80060b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800608e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006090:	e001      	b.n	8006096 <LoopFillZerobss>

08006092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006094:	3204      	adds	r2, #4

08006096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006098:	d3fb      	bcc.n	8006092 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800609a:	f00a fbc1 	bl	8010820 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800609e:	f7fa fefb 	bl	8000e98 <main>
  bx  lr    
 80060a2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80060a4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80060a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80060ac:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80060b0:	08010b6c 	.word	0x08010b6c
  ldr r2, =_sbss
 80060b4:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 80060b8:	2000083c 	.word	0x2000083c

080060bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80060bc:	e7fe      	b.n	80060bc <ADC_IRQHandler>
	...

080060c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80060c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006100 <HAL_Init+0x40>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a0d      	ldr	r2, [pc, #52]	@ (8006100 <HAL_Init+0x40>)
 80060ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80060ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80060d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006100 <HAL_Init+0x40>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a0a      	ldr	r2, [pc, #40]	@ (8006100 <HAL_Init+0x40>)
 80060d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80060dc:	4b08      	ldr	r3, [pc, #32]	@ (8006100 <HAL_Init+0x40>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a07      	ldr	r2, [pc, #28]	@ (8006100 <HAL_Init+0x40>)
 80060e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80060e8:	2003      	movs	r0, #3
 80060ea:	f000 ff87 	bl	8006ffc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80060ee:	200f      	movs	r0, #15
 80060f0:	f000 f808 	bl	8006104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80060f4:	f7ff fc98 	bl	8005a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	bd80      	pop	{r7, pc}
 80060fe:	bf00      	nop
 8006100:	40023c00 	.word	0x40023c00

08006104 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800610c:	4b12      	ldr	r3, [pc, #72]	@ (8006158 <HAL_InitTick+0x54>)
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	4b12      	ldr	r3, [pc, #72]	@ (800615c <HAL_InitTick+0x58>)
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	4619      	mov	r1, r3
 8006116:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800611a:	fbb3 f3f1 	udiv	r3, r3, r1
 800611e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006122:	4618      	mov	r0, r3
 8006124:	f000 ff91 	bl	800704a <HAL_SYSTICK_Config>
 8006128:	4603      	mov	r3, r0
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e00e      	b.n	8006150 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2b0f      	cmp	r3, #15
 8006136:	d80a      	bhi.n	800614e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006138:	2200      	movs	r2, #0
 800613a:	6879      	ldr	r1, [r7, #4]
 800613c:	f04f 30ff 	mov.w	r0, #4294967295
 8006140:	f000 ff67 	bl	8007012 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006144:	4a06      	ldr	r2, [pc, #24]	@ (8006160 <HAL_InitTick+0x5c>)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
 800614c:	e000      	b.n	8006150 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
}
 8006150:	4618      	mov	r0, r3
 8006152:	3708      	adds	r7, #8
 8006154:	46bd      	mov	sp, r7
 8006156:	bd80      	pop	{r7, pc}
 8006158:	20000018 	.word	0x20000018
 800615c:	20000020 	.word	0x20000020
 8006160:	2000001c 	.word	0x2000001c

08006164 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006164:	b480      	push	{r7}
 8006166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006168:	4b06      	ldr	r3, [pc, #24]	@ (8006184 <HAL_IncTick+0x20>)
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	461a      	mov	r2, r3
 800616e:	4b06      	ldr	r3, [pc, #24]	@ (8006188 <HAL_IncTick+0x24>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4413      	add	r3, r2
 8006174:	4a04      	ldr	r2, [pc, #16]	@ (8006188 <HAL_IncTick+0x24>)
 8006176:	6013      	str	r3, [r2, #0]
}
 8006178:	bf00      	nop
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
 8006182:	bf00      	nop
 8006184:	20000020 	.word	0x20000020
 8006188:	20000838 	.word	0x20000838

0800618c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
  return uwTick;
 8006190:	4b03      	ldr	r3, [pc, #12]	@ (80061a0 <HAL_GetTick+0x14>)
 8006192:	681b      	ldr	r3, [r3, #0]
}
 8006194:	4618      	mov	r0, r3
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	20000838 	.word	0x20000838

080061a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80061ac:	f7ff ffee 	bl	800618c <HAL_GetTick>
 80061b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061bc:	d005      	beq.n	80061ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80061be:	4b0a      	ldr	r3, [pc, #40]	@ (80061e8 <HAL_Delay+0x44>)
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	461a      	mov	r2, r3
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	4413      	add	r3, r2
 80061c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80061ca:	bf00      	nop
 80061cc:	f7ff ffde 	bl	800618c <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	68bb      	ldr	r3, [r7, #8]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	68fa      	ldr	r2, [r7, #12]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d8f7      	bhi.n	80061cc <HAL_Delay+0x28>
  {
  }
}
 80061dc:	bf00      	nop
 80061de:	bf00      	nop
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	20000020 	.word	0x20000020

080061ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80061f4:	2300      	movs	r3, #0
 80061f6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d101      	bne.n	8006202 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e033      	b.n	800626a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006206:	2b00      	cmp	r3, #0
 8006208:	d109      	bne.n	800621e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f7ff fc34 	bl	8005a78 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006222:	f003 0310 	and.w	r3, r3, #16
 8006226:	2b00      	cmp	r3, #0
 8006228:	d118      	bne.n	800625c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006232:	f023 0302 	bic.w	r3, r3, #2
 8006236:	f043 0202 	orr.w	r2, r3, #2
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f93a 	bl	80064b8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2200      	movs	r2, #0
 8006248:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800624e:	f023 0303 	bic.w	r3, r3, #3
 8006252:	f043 0201 	orr.w	r2, r3, #1
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	641a      	str	r2, [r3, #64]	@ 0x40
 800625a:	e001      	b.n	8006260 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2200      	movs	r2, #0
 8006264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006268:	7bfb      	ldrb	r3, [r7, #15]
}
 800626a:	4618      	mov	r0, r3
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
	...

08006274 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006274:	b480      	push	{r7}
 8006276:	b085      	sub	sp, #20
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800627e:	2300      	movs	r3, #0
 8006280:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006288:	2b01      	cmp	r3, #1
 800628a:	d101      	bne.n	8006290 <HAL_ADC_ConfigChannel+0x1c>
 800628c:	2302      	movs	r3, #2
 800628e:	e105      	b.n	800649c <HAL_ADC_ConfigChannel+0x228>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2201      	movs	r2, #1
 8006294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	2b09      	cmp	r3, #9
 800629e:	d925      	bls.n	80062ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68d9      	ldr	r1, [r3, #12]
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	461a      	mov	r2, r3
 80062ae:	4613      	mov	r3, r2
 80062b0:	005b      	lsls	r3, r3, #1
 80062b2:	4413      	add	r3, r2
 80062b4:	3b1e      	subs	r3, #30
 80062b6:	2207      	movs	r2, #7
 80062b8:	fa02 f303 	lsl.w	r3, r2, r3
 80062bc:	43da      	mvns	r2, r3
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	400a      	ands	r2, r1
 80062c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68d9      	ldr	r1, [r3, #12]
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	4618      	mov	r0, r3
 80062d8:	4603      	mov	r3, r0
 80062da:	005b      	lsls	r3, r3, #1
 80062dc:	4403      	add	r3, r0
 80062de:	3b1e      	subs	r3, #30
 80062e0:	409a      	lsls	r2, r3
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	60da      	str	r2, [r3, #12]
 80062ea:	e022      	b.n	8006332 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	6919      	ldr	r1, [r3, #16]
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	461a      	mov	r2, r3
 80062fa:	4613      	mov	r3, r2
 80062fc:	005b      	lsls	r3, r3, #1
 80062fe:	4413      	add	r3, r2
 8006300:	2207      	movs	r2, #7
 8006302:	fa02 f303 	lsl.w	r3, r2, r3
 8006306:	43da      	mvns	r2, r3
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	400a      	ands	r2, r1
 800630e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6919      	ldr	r1, [r3, #16]
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	689a      	ldr	r2, [r3, #8]
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	b29b      	uxth	r3, r3
 8006320:	4618      	mov	r0, r3
 8006322:	4603      	mov	r3, r0
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	4403      	add	r3, r0
 8006328:	409a      	lsls	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	430a      	orrs	r2, r1
 8006330:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	2b06      	cmp	r3, #6
 8006338:	d824      	bhi.n	8006384 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	3b05      	subs	r3, #5
 800634c:	221f      	movs	r2, #31
 800634e:	fa02 f303 	lsl.w	r3, r2, r3
 8006352:	43da      	mvns	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	400a      	ands	r2, r1
 800635a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	b29b      	uxth	r3, r3
 8006368:	4618      	mov	r0, r3
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	4613      	mov	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	4413      	add	r3, r2
 8006374:	3b05      	subs	r3, #5
 8006376:	fa00 f203 	lsl.w	r2, r0, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	430a      	orrs	r2, r1
 8006380:	635a      	str	r2, [r3, #52]	@ 0x34
 8006382:	e04c      	b.n	800641e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	685b      	ldr	r3, [r3, #4]
 8006388:	2b0c      	cmp	r3, #12
 800638a:	d824      	bhi.n	80063d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	4613      	mov	r3, r2
 8006398:	009b      	lsls	r3, r3, #2
 800639a:	4413      	add	r3, r2
 800639c:	3b23      	subs	r3, #35	@ 0x23
 800639e:	221f      	movs	r2, #31
 80063a0:	fa02 f303 	lsl.w	r3, r2, r3
 80063a4:	43da      	mvns	r2, r3
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	400a      	ands	r2, r1
 80063ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	4618      	mov	r0, r3
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	685a      	ldr	r2, [r3, #4]
 80063c0:	4613      	mov	r3, r2
 80063c2:	009b      	lsls	r3, r3, #2
 80063c4:	4413      	add	r3, r2
 80063c6:	3b23      	subs	r3, #35	@ 0x23
 80063c8:	fa00 f203 	lsl.w	r2, r0, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	430a      	orrs	r2, r1
 80063d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80063d4:	e023      	b.n	800641e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	685a      	ldr	r2, [r3, #4]
 80063e0:	4613      	mov	r3, r2
 80063e2:	009b      	lsls	r3, r3, #2
 80063e4:	4413      	add	r3, r2
 80063e6:	3b41      	subs	r3, #65	@ 0x41
 80063e8:	221f      	movs	r2, #31
 80063ea:	fa02 f303 	lsl.w	r3, r2, r3
 80063ee:	43da      	mvns	r2, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	400a      	ands	r2, r1
 80063f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	b29b      	uxth	r3, r3
 8006404:	4618      	mov	r0, r3
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	685a      	ldr	r2, [r3, #4]
 800640a:	4613      	mov	r3, r2
 800640c:	009b      	lsls	r3, r3, #2
 800640e:	4413      	add	r3, r2
 8006410:	3b41      	subs	r3, #65	@ 0x41
 8006412:	fa00 f203 	lsl.w	r2, r0, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	430a      	orrs	r2, r1
 800641c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800641e:	4b22      	ldr	r3, [pc, #136]	@ (80064a8 <HAL_ADC_ConfigChannel+0x234>)
 8006420:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a21      	ldr	r2, [pc, #132]	@ (80064ac <HAL_ADC_ConfigChannel+0x238>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d109      	bne.n	8006440 <HAL_ADC_ConfigChannel+0x1cc>
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	2b12      	cmp	r3, #18
 8006432:	d105      	bne.n	8006440 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a19      	ldr	r2, [pc, #100]	@ (80064ac <HAL_ADC_ConfigChannel+0x238>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d123      	bne.n	8006492 <HAL_ADC_ConfigChannel+0x21e>
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b10      	cmp	r3, #16
 8006450:	d003      	beq.n	800645a <HAL_ADC_ConfigChannel+0x1e6>
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	2b11      	cmp	r3, #17
 8006458:	d11b      	bne.n	8006492 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	2b10      	cmp	r3, #16
 800646c:	d111      	bne.n	8006492 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800646e:	4b10      	ldr	r3, [pc, #64]	@ (80064b0 <HAL_ADC_ConfigChannel+0x23c>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a10      	ldr	r2, [pc, #64]	@ (80064b4 <HAL_ADC_ConfigChannel+0x240>)
 8006474:	fba2 2303 	umull	r2, r3, r2, r3
 8006478:	0c9a      	lsrs	r2, r3, #18
 800647a:	4613      	mov	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	4413      	add	r3, r2
 8006480:	005b      	lsls	r3, r3, #1
 8006482:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006484:	e002      	b.n	800648c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	3b01      	subs	r3, #1
 800648a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d1f9      	bne.n	8006486 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800649a:	2300      	movs	r3, #0
}
 800649c:	4618      	mov	r0, r3
 800649e:	3714      	adds	r7, #20
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	40012300 	.word	0x40012300
 80064ac:	40012000 	.word	0x40012000
 80064b0:	20000018 	.word	0x20000018
 80064b4:	431bde83 	.word	0x431bde83

080064b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80064c0:	4b79      	ldr	r3, [pc, #484]	@ (80066a8 <ADC_Init+0x1f0>)
 80064c2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	685a      	ldr	r2, [r3, #4]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	431a      	orrs	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80064ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6859      	ldr	r1, [r3, #4]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	691b      	ldr	r3, [r3, #16]
 80064f8:	021a      	lsls	r2, r3, #8
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	430a      	orrs	r2, r1
 8006500:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	685a      	ldr	r2, [r3, #4]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006510:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	6859      	ldr	r1, [r3, #4]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	689a      	ldr	r2, [r3, #8]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	430a      	orrs	r2, r1
 8006522:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006532:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	6899      	ldr	r1, [r3, #8]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	430a      	orrs	r2, r1
 8006544:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654a:	4a58      	ldr	r2, [pc, #352]	@ (80066ac <ADC_Init+0x1f4>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d022      	beq.n	8006596 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689a      	ldr	r2, [r3, #8]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800655e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6899      	ldr	r1, [r3, #8]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	430a      	orrs	r2, r1
 8006570:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689a      	ldr	r2, [r3, #8]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006580:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	6899      	ldr	r1, [r3, #8]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	430a      	orrs	r2, r1
 8006592:	609a      	str	r2, [r3, #8]
 8006594:	e00f      	b.n	80065b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	689a      	ldr	r2, [r3, #8]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80065a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	689a      	ldr	r2, [r3, #8]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80065b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689a      	ldr	r2, [r3, #8]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f022 0202 	bic.w	r2, r2, #2
 80065c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	6899      	ldr	r1, [r3, #8]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	7e1b      	ldrb	r3, [r3, #24]
 80065d0:	005a      	lsls	r2, r3, #1
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d01b      	beq.n	800661c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685a      	ldr	r2, [r3, #4]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685a      	ldr	r2, [r3, #4]
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006602:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6859      	ldr	r1, [r3, #4]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800660e:	3b01      	subs	r3, #1
 8006610:	035a      	lsls	r2, r3, #13
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	605a      	str	r2, [r3, #4]
 800661a:	e007      	b.n	800662c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800662a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800663a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	3b01      	subs	r3, #1
 8006648:	051a      	lsls	r2, r3, #20
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	430a      	orrs	r2, r1
 8006650:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	689a      	ldr	r2, [r3, #8]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006660:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	6899      	ldr	r1, [r3, #8]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800666e:	025a      	lsls	r2, r3, #9
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	430a      	orrs	r2, r1
 8006676:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	689a      	ldr	r2, [r3, #8]
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006686:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6899      	ldr	r1, [r3, #8]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	029a      	lsls	r2, r3, #10
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	430a      	orrs	r2, r1
 800669a:	609a      	str	r2, [r3, #8]
}
 800669c:	bf00      	nop
 800669e:	3714      	adds	r7, #20
 80066a0:	46bd      	mov	sp, r7
 80066a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a6:	4770      	bx	lr
 80066a8:	40012300 	.word	0x40012300
 80066ac:	0f000001 	.word	0x0f000001

080066b0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80066b0:	b580      	push	{r7, lr}
 80066b2:	b084      	sub	sp, #16
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d101      	bne.n	80066c2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80066be:	2301      	movs	r3, #1
 80066c0:	e0ed      	b.n	800689e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d102      	bne.n	80066d4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f7ff fa76 	bl	8005bc0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	681a      	ldr	r2, [r3, #0]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f042 0201 	orr.w	r2, r2, #1
 80066e2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80066e4:	f7ff fd52 	bl	800618c <HAL_GetTick>
 80066e8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80066ea:	e012      	b.n	8006712 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80066ec:	f7ff fd4e 	bl	800618c <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	2b0a      	cmp	r3, #10
 80066f8:	d90b      	bls.n	8006712 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066fe:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2205      	movs	r2, #5
 800670a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800670e:	2301      	movs	r3, #1
 8006710:	e0c5      	b.n	800689e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d0e5      	beq.n	80066ec <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f022 0202 	bic.w	r2, r2, #2
 800672e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006730:	f7ff fd2c 	bl	800618c <HAL_GetTick>
 8006734:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006736:	e012      	b.n	800675e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006738:	f7ff fd28 	bl	800618c <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	2b0a      	cmp	r3, #10
 8006744:	d90b      	bls.n	800675e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800674a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2205      	movs	r2, #5
 8006756:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e09f      	b.n	800689e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	f003 0302 	and.w	r3, r3, #2
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e5      	bne.n	8006738 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	7e1b      	ldrb	r3, [r3, #24]
 8006770:	2b01      	cmp	r3, #1
 8006772:	d108      	bne.n	8006786 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006782:	601a      	str	r2, [r3, #0]
 8006784:	e007      	b.n	8006796 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	681a      	ldr	r2, [r3, #0]
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006794:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	7e5b      	ldrb	r3, [r3, #25]
 800679a:	2b01      	cmp	r3, #1
 800679c:	d108      	bne.n	80067b0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067ac:	601a      	str	r2, [r3, #0]
 80067ae:	e007      	b.n	80067c0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80067be:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	7e9b      	ldrb	r3, [r3, #26]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d108      	bne.n	80067da <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	681a      	ldr	r2, [r3, #0]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f042 0220 	orr.w	r2, r2, #32
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	e007      	b.n	80067ea <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681a      	ldr	r2, [r3, #0]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f022 0220 	bic.w	r2, r2, #32
 80067e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	7edb      	ldrb	r3, [r3, #27]
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d108      	bne.n	8006804 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f022 0210 	bic.w	r2, r2, #16
 8006800:	601a      	str	r2, [r3, #0]
 8006802:	e007      	b.n	8006814 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	f042 0210 	orr.w	r2, r2, #16
 8006812:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	7f1b      	ldrb	r3, [r3, #28]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d108      	bne.n	800682e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 0208 	orr.w	r2, r2, #8
 800682a:	601a      	str	r2, [r3, #0]
 800682c:	e007      	b.n	800683e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f022 0208 	bic.w	r2, r2, #8
 800683c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	7f5b      	ldrb	r3, [r3, #29]
 8006842:	2b01      	cmp	r3, #1
 8006844:	d108      	bne.n	8006858 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f042 0204 	orr.w	r2, r2, #4
 8006854:	601a      	str	r2, [r3, #0]
 8006856:	e007      	b.n	8006868 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0204 	bic.w	r2, r2, #4
 8006866:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	68db      	ldr	r3, [r3, #12]
 8006870:	431a      	orrs	r2, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	431a      	orrs	r2, r3
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	ea42 0103 	orr.w	r1, r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	1e5a      	subs	r2, r3, #1
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	430a      	orrs	r2, r1
 800688c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
	...

080068a8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80068b8:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 80068ba:	7dfb      	ldrb	r3, [r7, #23]
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d003      	beq.n	80068c8 <HAL_CAN_ConfigFilter+0x20>
 80068c0:	7dfb      	ldrb	r3, [r7, #23]
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	f040 80be 	bne.w	8006a44 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80068c8:	4b65      	ldr	r3, [pc, #404]	@ (8006a60 <HAL_CAN_ConfigFilter+0x1b8>)
 80068ca:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80068d2:	f043 0201 	orr.w	r2, r3, #1
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80068e2:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80068ec:	693b      	ldr	r3, [r7, #16]
 80068ee:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068f6:	021b      	lsls	r3, r3, #8
 80068f8:	431a      	orrs	r2, r3
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	695b      	ldr	r3, [r3, #20]
 8006904:	f003 031f 	and.w	r3, r3, #31
 8006908:	2201      	movs	r2, #1
 800690a:	fa02 f303 	lsl.w	r3, r2, r3
 800690e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	43db      	mvns	r3, r3
 800691a:	401a      	ands	r2, r3
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d123      	bne.n	8006972 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800692a:	693b      	ldr	r3, [r7, #16]
 800692c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	43db      	mvns	r3, r3
 8006934:	401a      	ands	r2, r3
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006948:	683a      	ldr	r2, [r7, #0]
 800694a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800694c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	3248      	adds	r2, #72	@ 0x48
 8006952:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006966:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006968:	6939      	ldr	r1, [r7, #16]
 800696a:	3348      	adds	r3, #72	@ 0x48
 800696c:	00db      	lsls	r3, r3, #3
 800696e:	440b      	add	r3, r1
 8006970:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	69db      	ldr	r3, [r3, #28]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d122      	bne.n	80069c0 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	431a      	orrs	r2, r3
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006996:	683a      	ldr	r2, [r7, #0]
 8006998:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800699a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	3248      	adds	r2, #72	@ 0x48
 80069a0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80069b0:	683b      	ldr	r3, [r7, #0]
 80069b2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80069b4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80069b6:	6939      	ldr	r1, [r7, #16]
 80069b8:	3348      	adds	r3, #72	@ 0x48
 80069ba:	00db      	lsls	r3, r3, #3
 80069bc:	440b      	add	r3, r1
 80069be:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d109      	bne.n	80069dc <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80069c8:	693b      	ldr	r3, [r7, #16]
 80069ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	43db      	mvns	r3, r3
 80069d2:	401a      	ands	r2, r3
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80069da:	e007      	b.n	80069ec <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	431a      	orrs	r2, r3
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d109      	bne.n	8006a08 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	43db      	mvns	r3, r3
 80069fe:	401a      	ands	r2, r3
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8006a06:	e007      	b.n	8006a18 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	431a      	orrs	r2, r3
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	6a1b      	ldr	r3, [r3, #32]
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d107      	bne.n	8006a30 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	431a      	orrs	r2, r3
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8006a36:	f023 0201 	bic.w	r2, r3, #1
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8006a40:	2300      	movs	r3, #0
 8006a42:	e006      	b.n	8006a52 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a48:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
  }
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	371c      	adds	r7, #28
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	40006400 	.word	0x40006400

08006a64 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b089      	sub	sp, #36	@ 0x24
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
 8006a70:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a78:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8006a82:	7ffb      	ldrb	r3, [r7, #31]
 8006a84:	2b01      	cmp	r3, #1
 8006a86:	d003      	beq.n	8006a90 <HAL_CAN_AddTxMessage+0x2c>
 8006a88:	7ffb      	ldrb	r3, [r7, #31]
 8006a8a:	2b02      	cmp	r3, #2
 8006a8c:	f040 80ad 	bne.w	8006bea <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006a90:	69bb      	ldr	r3, [r7, #24]
 8006a92:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10a      	bne.n	8006ab0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006a9a:	69bb      	ldr	r3, [r7, #24]
 8006a9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d105      	bne.n	8006ab0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8006aa4:	69bb      	ldr	r3, [r7, #24]
 8006aa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 8095 	beq.w	8006bda <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8006ab0:	69bb      	ldr	r3, [r7, #24]
 8006ab2:	0e1b      	lsrs	r3, r3, #24
 8006ab4:	f003 0303 	and.w	r3, r3, #3
 8006ab8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8006aba:	2201      	movs	r2, #1
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	409a      	lsls	r2, r3
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10d      	bne.n	8006ae8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8006ad6:	68f9      	ldr	r1, [r7, #12]
 8006ad8:	6809      	ldr	r1, [r1, #0]
 8006ada:	431a      	orrs	r2, r3
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	3318      	adds	r3, #24
 8006ae0:	011b      	lsls	r3, r3, #4
 8006ae2:	440b      	add	r3, r1
 8006ae4:	601a      	str	r2, [r3, #0]
 8006ae6:	e00f      	b.n	8006b08 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006af2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006af8:	68f9      	ldr	r1, [r7, #12]
 8006afa:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8006afc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	3318      	adds	r3, #24
 8006b02:	011b      	lsls	r3, r3, #4
 8006b04:	440b      	add	r3, r1
 8006b06:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6819      	ldr	r1, [r3, #0]
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	691a      	ldr	r2, [r3, #16]
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	3318      	adds	r3, #24
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	440b      	add	r3, r1
 8006b18:	3304      	adds	r3, #4
 8006b1a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	7d1b      	ldrb	r3, [r3, #20]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d111      	bne.n	8006b48 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	3318      	adds	r3, #24
 8006b2c:	011b      	lsls	r3, r3, #4
 8006b2e:	4413      	add	r3, r2
 8006b30:	3304      	adds	r3, #4
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	6811      	ldr	r1, [r2, #0]
 8006b38:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	3318      	adds	r3, #24
 8006b40:	011b      	lsls	r3, r3, #4
 8006b42:	440b      	add	r3, r1
 8006b44:	3304      	adds	r3, #4
 8006b46:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	3307      	adds	r3, #7
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	061a      	lsls	r2, r3, #24
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	3306      	adds	r3, #6
 8006b54:	781b      	ldrb	r3, [r3, #0]
 8006b56:	041b      	lsls	r3, r3, #16
 8006b58:	431a      	orrs	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	3305      	adds	r3, #5
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	021b      	lsls	r3, r3, #8
 8006b62:	4313      	orrs	r3, r2
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	3204      	adds	r2, #4
 8006b68:	7812      	ldrb	r2, [r2, #0]
 8006b6a:	4610      	mov	r0, r2
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	6811      	ldr	r1, [r2, #0]
 8006b70:	ea43 0200 	orr.w	r2, r3, r0
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	011b      	lsls	r3, r3, #4
 8006b78:	440b      	add	r3, r1
 8006b7a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8006b7e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	3303      	adds	r3, #3
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	061a      	lsls	r2, r3, #24
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	3302      	adds	r3, #2
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	041b      	lsls	r3, r3, #16
 8006b90:	431a      	orrs	r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	3301      	adds	r3, #1
 8006b96:	781b      	ldrb	r3, [r3, #0]
 8006b98:	021b      	lsls	r3, r3, #8
 8006b9a:	4313      	orrs	r3, r2
 8006b9c:	687a      	ldr	r2, [r7, #4]
 8006b9e:	7812      	ldrb	r2, [r2, #0]
 8006ba0:	4610      	mov	r0, r2
 8006ba2:	68fa      	ldr	r2, [r7, #12]
 8006ba4:	6811      	ldr	r1, [r2, #0]
 8006ba6:	ea43 0200 	orr.w	r2, r3, r0
 8006baa:	697b      	ldr	r3, [r7, #20]
 8006bac:	011b      	lsls	r3, r3, #4
 8006bae:	440b      	add	r3, r1
 8006bb0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8006bb4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	3318      	adds	r3, #24
 8006bbe:	011b      	lsls	r3, r3, #4
 8006bc0:	4413      	add	r3, r2
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	6811      	ldr	r1, [r2, #0]
 8006bc8:	f043 0201 	orr.w	r2, r3, #1
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	3318      	adds	r3, #24
 8006bd0:	011b      	lsls	r3, r3, #4
 8006bd2:	440b      	add	r3, r1
 8006bd4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	e00e      	b.n	8006bf8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bde:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8006be6:	2301      	movs	r3, #1
 8006be8:	e006      	b.n	8006bf8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
  }
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3724      	adds	r7, #36	@ 0x24
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006c04:	b480      	push	{r7}
 8006c06:	b087      	sub	sp, #28
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
 8006c10:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c18:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006c1a:	7dfb      	ldrb	r3, [r7, #23]
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d003      	beq.n	8006c28 <HAL_CAN_GetRxMessage+0x24>
 8006c20:	7dfb      	ldrb	r3, [r7, #23]
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	f040 8103 	bne.w	8006e2e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006c28:	68bb      	ldr	r3, [r7, #8]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d10e      	bne.n	8006c4c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	f003 0303 	and.w	r3, r3, #3
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d116      	bne.n	8006c6a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c40:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e0f7      	b.n	8006e3c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	691b      	ldr	r3, [r3, #16]
 8006c52:	f003 0303 	and.w	r3, r3, #3
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d107      	bne.n	8006c6a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c5e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e0e8      	b.n	8006e3c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681a      	ldr	r2, [r3, #0]
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	331b      	adds	r3, #27
 8006c72:	011b      	lsls	r3, r3, #4
 8006c74:	4413      	add	r3, r2
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0204 	and.w	r2, r3, #4
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d10c      	bne.n	8006ca2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	331b      	adds	r3, #27
 8006c90:	011b      	lsls	r3, r3, #4
 8006c92:	4413      	add	r3, r2
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	0d5b      	lsrs	r3, r3, #21
 8006c98:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	601a      	str	r2, [r3, #0]
 8006ca0:	e00b      	b.n	8006cba <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	331b      	adds	r3, #27
 8006caa:	011b      	lsls	r3, r3, #4
 8006cac:	4413      	add	r3, r2
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	08db      	lsrs	r3, r3, #3
 8006cb2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681a      	ldr	r2, [r3, #0]
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	331b      	adds	r3, #27
 8006cc2:	011b      	lsls	r3, r3, #4
 8006cc4:	4413      	add	r3, r2
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 0202 	and.w	r2, r3, #2
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	331b      	adds	r3, #27
 8006cd8:	011b      	lsls	r3, r3, #4
 8006cda:	4413      	add	r3, r2
 8006cdc:	3304      	adds	r3, #4
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0308 	and.w	r3, r3, #8
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d003      	beq.n	8006cf0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2208      	movs	r2, #8
 8006cec:	611a      	str	r2, [r3, #16]
 8006cee:	e00b      	b.n	8006d08 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	331b      	adds	r3, #27
 8006cf8:	011b      	lsls	r3, r3, #4
 8006cfa:	4413      	add	r3, r2
 8006cfc:	3304      	adds	r3, #4
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 020f 	and.w	r2, r3, #15
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681a      	ldr	r2, [r3, #0]
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	331b      	adds	r3, #27
 8006d10:	011b      	lsls	r3, r3, #4
 8006d12:	4413      	add	r3, r2
 8006d14:	3304      	adds	r3, #4
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	0a1b      	lsrs	r3, r3, #8
 8006d1a:	b2da      	uxtb	r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	331b      	adds	r3, #27
 8006d28:	011b      	lsls	r3, r3, #4
 8006d2a:	4413      	add	r3, r2
 8006d2c:	3304      	adds	r3, #4
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	0c1b      	lsrs	r3, r3, #16
 8006d32:	b29a      	uxth	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	011b      	lsls	r3, r3, #4
 8006d40:	4413      	add	r3, r2
 8006d42:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	b2da      	uxtb	r2, r3
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681a      	ldr	r2, [r3, #0]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	011b      	lsls	r3, r3, #4
 8006d56:	4413      	add	r3, r2
 8006d58:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	0a1a      	lsrs	r2, r3, #8
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	3301      	adds	r3, #1
 8006d64:	b2d2      	uxtb	r2, r2
 8006d66:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	011b      	lsls	r3, r3, #4
 8006d70:	4413      	add	r3, r2
 8006d72:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	0c1a      	lsrs	r2, r3, #16
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	3302      	adds	r3, #2
 8006d7e:	b2d2      	uxtb	r2, r2
 8006d80:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	011b      	lsls	r3, r3, #4
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	0e1a      	lsrs	r2, r3, #24
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	3303      	adds	r3, #3
 8006d98:	b2d2      	uxtb	r2, r2
 8006d9a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	011b      	lsls	r3, r3, #4
 8006da4:	4413      	add	r3, r2
 8006da6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	3304      	adds	r3, #4
 8006db0:	b2d2      	uxtb	r2, r2
 8006db2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	011b      	lsls	r3, r3, #4
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	0a1a      	lsrs	r2, r3, #8
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	3305      	adds	r3, #5
 8006dca:	b2d2      	uxtb	r2, r2
 8006dcc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	011b      	lsls	r3, r3, #4
 8006dd6:	4413      	add	r3, r2
 8006dd8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	0c1a      	lsrs	r2, r3, #16
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	3306      	adds	r3, #6
 8006de4:	b2d2      	uxtb	r2, r2
 8006de6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	011b      	lsls	r3, r3, #4
 8006df0:	4413      	add	r3, r2
 8006df2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	0e1a      	lsrs	r2, r3, #24
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	3307      	adds	r3, #7
 8006dfe:	b2d2      	uxtb	r2, r2
 8006e00:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d108      	bne.n	8006e1a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	68da      	ldr	r2, [r3, #12]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0220 	orr.w	r2, r2, #32
 8006e16:	60da      	str	r2, [r3, #12]
 8006e18:	e007      	b.n	8006e2a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	691a      	ldr	r2, [r3, #16]
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f042 0220 	orr.w	r2, r2, #32
 8006e28:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	e006      	b.n	8006e3c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e32:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
  }
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	371c      	adds	r7, #28
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b085      	sub	sp, #20
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8006e52:	2300      	movs	r3, #0
 8006e54:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006e5c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8006e5e:	7afb      	ldrb	r3, [r7, #11]
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d002      	beq.n	8006e6a <HAL_CAN_GetRxFifoFillLevel+0x22>
 8006e64:	7afb      	ldrb	r3, [r7, #11]
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d10f      	bne.n	8006e8a <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d106      	bne.n	8006e7e <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68db      	ldr	r3, [r3, #12]
 8006e76:	f003 0303 	and.w	r3, r3, #3
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	e005      	b.n	8006e8a <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	f003 0303 	and.w	r3, r3, #3
 8006e88:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
}
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b085      	sub	sp, #20
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f003 0307 	and.w	r3, r3, #7
 8006ea6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ea8:	4b0c      	ldr	r3, [pc, #48]	@ (8006edc <__NVIC_SetPriorityGrouping+0x44>)
 8006eaa:	68db      	ldr	r3, [r3, #12]
 8006eac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006eae:	68ba      	ldr	r2, [r7, #8]
 8006eb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ec0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006ec4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ec8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006eca:	4a04      	ldr	r2, [pc, #16]	@ (8006edc <__NVIC_SetPriorityGrouping+0x44>)
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	60d3      	str	r3, [r2, #12]
}
 8006ed0:	bf00      	nop
 8006ed2:	3714      	adds	r7, #20
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr
 8006edc:	e000ed00 	.word	0xe000ed00

08006ee0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006ee4:	4b04      	ldr	r3, [pc, #16]	@ (8006ef8 <__NVIC_GetPriorityGrouping+0x18>)
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	0a1b      	lsrs	r3, r3, #8
 8006eea:	f003 0307 	and.w	r3, r3, #7
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	46bd      	mov	sp, r7
 8006ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef6:	4770      	bx	lr
 8006ef8:	e000ed00 	.word	0xe000ed00

08006efc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	4603      	mov	r3, r0
 8006f04:	6039      	str	r1, [r7, #0]
 8006f06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	db0a      	blt.n	8006f26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	b2da      	uxtb	r2, r3
 8006f14:	490c      	ldr	r1, [pc, #48]	@ (8006f48 <__NVIC_SetPriority+0x4c>)
 8006f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f1a:	0112      	lsls	r2, r2, #4
 8006f1c:	b2d2      	uxtb	r2, r2
 8006f1e:	440b      	add	r3, r1
 8006f20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f24:	e00a      	b.n	8006f3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	b2da      	uxtb	r2, r3
 8006f2a:	4908      	ldr	r1, [pc, #32]	@ (8006f4c <__NVIC_SetPriority+0x50>)
 8006f2c:	79fb      	ldrb	r3, [r7, #7]
 8006f2e:	f003 030f 	and.w	r3, r3, #15
 8006f32:	3b04      	subs	r3, #4
 8006f34:	0112      	lsls	r2, r2, #4
 8006f36:	b2d2      	uxtb	r2, r2
 8006f38:	440b      	add	r3, r1
 8006f3a:	761a      	strb	r2, [r3, #24]
}
 8006f3c:	bf00      	nop
 8006f3e:	370c      	adds	r7, #12
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr
 8006f48:	e000e100 	.word	0xe000e100
 8006f4c:	e000ed00 	.word	0xe000ed00

08006f50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f50:	b480      	push	{r7}
 8006f52:	b089      	sub	sp, #36	@ 0x24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f003 0307 	and.w	r3, r3, #7
 8006f62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f64:	69fb      	ldr	r3, [r7, #28]
 8006f66:	f1c3 0307 	rsb	r3, r3, #7
 8006f6a:	2b04      	cmp	r3, #4
 8006f6c:	bf28      	it	cs
 8006f6e:	2304      	movcs	r3, #4
 8006f70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	3304      	adds	r3, #4
 8006f76:	2b06      	cmp	r3, #6
 8006f78:	d902      	bls.n	8006f80 <NVIC_EncodePriority+0x30>
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	3b03      	subs	r3, #3
 8006f7e:	e000      	b.n	8006f82 <NVIC_EncodePriority+0x32>
 8006f80:	2300      	movs	r3, #0
 8006f82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f84:	f04f 32ff 	mov.w	r2, #4294967295
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f8e:	43da      	mvns	r2, r3
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	401a      	ands	r2, r3
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f98:	f04f 31ff 	mov.w	r1, #4294967295
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa2:	43d9      	mvns	r1, r3
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fa8:	4313      	orrs	r3, r2
         );
}
 8006faa:	4618      	mov	r0, r3
 8006fac:	3724      	adds	r7, #36	@ 0x24
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
	...

08006fb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fc8:	d301      	bcc.n	8006fce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006fca:	2301      	movs	r3, #1
 8006fcc:	e00f      	b.n	8006fee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006fce:	4a0a      	ldr	r2, [pc, #40]	@ (8006ff8 <SysTick_Config+0x40>)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006fd6:	210f      	movs	r1, #15
 8006fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fdc:	f7ff ff8e 	bl	8006efc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006fe0:	4b05      	ldr	r3, [pc, #20]	@ (8006ff8 <SysTick_Config+0x40>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fe6:	4b04      	ldr	r3, [pc, #16]	@ (8006ff8 <SysTick_Config+0x40>)
 8006fe8:	2207      	movs	r2, #7
 8006fea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006fec:	2300      	movs	r3, #0
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3708      	adds	r7, #8
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	e000e010 	.word	0xe000e010

08006ffc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f7ff ff47 	bl	8006e98 <__NVIC_SetPriorityGrouping>
}
 800700a:	bf00      	nop
 800700c:	3708      	adds	r7, #8
 800700e:	46bd      	mov	sp, r7
 8007010:	bd80      	pop	{r7, pc}

08007012 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007012:	b580      	push	{r7, lr}
 8007014:	b086      	sub	sp, #24
 8007016:	af00      	add	r7, sp, #0
 8007018:	4603      	mov	r3, r0
 800701a:	60b9      	str	r1, [r7, #8]
 800701c:	607a      	str	r2, [r7, #4]
 800701e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007020:	2300      	movs	r3, #0
 8007022:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007024:	f7ff ff5c 	bl	8006ee0 <__NVIC_GetPriorityGrouping>
 8007028:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	68b9      	ldr	r1, [r7, #8]
 800702e:	6978      	ldr	r0, [r7, #20]
 8007030:	f7ff ff8e 	bl	8006f50 <NVIC_EncodePriority>
 8007034:	4602      	mov	r2, r0
 8007036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800703a:	4611      	mov	r1, r2
 800703c:	4618      	mov	r0, r3
 800703e:	f7ff ff5d 	bl	8006efc <__NVIC_SetPriority>
}
 8007042:	bf00      	nop
 8007044:	3718      	adds	r7, #24
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800704a:	b580      	push	{r7, lr}
 800704c:	b082      	sub	sp, #8
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7ff ffb0 	bl	8006fb8 <SysTick_Config>
 8007058:	4603      	mov	r3, r0
}
 800705a:	4618      	mov	r0, r3
 800705c:	3708      	adds	r7, #8
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
	...

08007064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007064:	b480      	push	{r7}
 8007066:	b089      	sub	sp, #36	@ 0x24
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800706e:	2300      	movs	r3, #0
 8007070:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007072:	2300      	movs	r3, #0
 8007074:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007076:	2300      	movs	r3, #0
 8007078:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800707a:	2300      	movs	r3, #0
 800707c:	61fb      	str	r3, [r7, #28]
 800707e:	e16b      	b.n	8007358 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007080:	2201      	movs	r2, #1
 8007082:	69fb      	ldr	r3, [r7, #28]
 8007084:	fa02 f303 	lsl.w	r3, r2, r3
 8007088:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	697a      	ldr	r2, [r7, #20]
 8007090:	4013      	ands	r3, r2
 8007092:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007094:	693a      	ldr	r2, [r7, #16]
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	429a      	cmp	r2, r3
 800709a:	f040 815a 	bne.w	8007352 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	f003 0303 	and.w	r3, r3, #3
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d005      	beq.n	80070b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80070b2:	2b02      	cmp	r3, #2
 80070b4:	d130      	bne.n	8007118 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	005b      	lsls	r3, r3, #1
 80070c0:	2203      	movs	r2, #3
 80070c2:	fa02 f303 	lsl.w	r3, r2, r3
 80070c6:	43db      	mvns	r3, r3
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	4013      	ands	r3, r2
 80070cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	68da      	ldr	r2, [r3, #12]
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	005b      	lsls	r3, r3, #1
 80070d6:	fa02 f303 	lsl.w	r3, r2, r3
 80070da:	69ba      	ldr	r2, [r7, #24]
 80070dc:	4313      	orrs	r3, r2
 80070de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	69ba      	ldr	r2, [r7, #24]
 80070e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80070ec:	2201      	movs	r2, #1
 80070ee:	69fb      	ldr	r3, [r7, #28]
 80070f0:	fa02 f303 	lsl.w	r3, r2, r3
 80070f4:	43db      	mvns	r3, r3
 80070f6:	69ba      	ldr	r2, [r7, #24]
 80070f8:	4013      	ands	r3, r2
 80070fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	091b      	lsrs	r3, r3, #4
 8007102:	f003 0201 	and.w	r2, r3, #1
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	fa02 f303 	lsl.w	r3, r2, r3
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	4313      	orrs	r3, r2
 8007110:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	69ba      	ldr	r2, [r7, #24]
 8007116:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	f003 0303 	and.w	r3, r3, #3
 8007120:	2b03      	cmp	r3, #3
 8007122:	d017      	beq.n	8007154 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	005b      	lsls	r3, r3, #1
 800712e:	2203      	movs	r2, #3
 8007130:	fa02 f303 	lsl.w	r3, r2, r3
 8007134:	43db      	mvns	r3, r3
 8007136:	69ba      	ldr	r2, [r7, #24]
 8007138:	4013      	ands	r3, r2
 800713a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689a      	ldr	r2, [r3, #8]
 8007140:	69fb      	ldr	r3, [r7, #28]
 8007142:	005b      	lsls	r3, r3, #1
 8007144:	fa02 f303 	lsl.w	r3, r2, r3
 8007148:	69ba      	ldr	r2, [r7, #24]
 800714a:	4313      	orrs	r3, r2
 800714c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	69ba      	ldr	r2, [r7, #24]
 8007152:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	f003 0303 	and.w	r3, r3, #3
 800715c:	2b02      	cmp	r3, #2
 800715e:	d123      	bne.n	80071a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007160:	69fb      	ldr	r3, [r7, #28]
 8007162:	08da      	lsrs	r2, r3, #3
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	3208      	adds	r2, #8
 8007168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800716c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	f003 0307 	and.w	r3, r3, #7
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	220f      	movs	r2, #15
 8007178:	fa02 f303 	lsl.w	r3, r2, r3
 800717c:	43db      	mvns	r3, r3
 800717e:	69ba      	ldr	r2, [r7, #24]
 8007180:	4013      	ands	r3, r2
 8007182:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	691a      	ldr	r2, [r3, #16]
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	f003 0307 	and.w	r3, r3, #7
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	fa02 f303 	lsl.w	r3, r2, r3
 8007194:	69ba      	ldr	r2, [r7, #24]
 8007196:	4313      	orrs	r3, r2
 8007198:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800719a:	69fb      	ldr	r3, [r7, #28]
 800719c:	08da      	lsrs	r2, r3, #3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	3208      	adds	r2, #8
 80071a2:	69b9      	ldr	r1, [r7, #24]
 80071a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	005b      	lsls	r3, r3, #1
 80071b2:	2203      	movs	r2, #3
 80071b4:	fa02 f303 	lsl.w	r3, r2, r3
 80071b8:	43db      	mvns	r3, r3
 80071ba:	69ba      	ldr	r2, [r7, #24]
 80071bc:	4013      	ands	r3, r2
 80071be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f003 0203 	and.w	r2, r3, #3
 80071c8:	69fb      	ldr	r3, [r7, #28]
 80071ca:	005b      	lsls	r3, r3, #1
 80071cc:	fa02 f303 	lsl.w	r3, r2, r3
 80071d0:	69ba      	ldr	r2, [r7, #24]
 80071d2:	4313      	orrs	r3, r2
 80071d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	69ba      	ldr	r2, [r7, #24]
 80071da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	f000 80b4 	beq.w	8007352 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071ea:	2300      	movs	r3, #0
 80071ec:	60fb      	str	r3, [r7, #12]
 80071ee:	4b60      	ldr	r3, [pc, #384]	@ (8007370 <HAL_GPIO_Init+0x30c>)
 80071f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071f2:	4a5f      	ldr	r2, [pc, #380]	@ (8007370 <HAL_GPIO_Init+0x30c>)
 80071f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80071f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80071fa:	4b5d      	ldr	r3, [pc, #372]	@ (8007370 <HAL_GPIO_Init+0x30c>)
 80071fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007202:	60fb      	str	r3, [r7, #12]
 8007204:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007206:	4a5b      	ldr	r2, [pc, #364]	@ (8007374 <HAL_GPIO_Init+0x310>)
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	089b      	lsrs	r3, r3, #2
 800720c:	3302      	adds	r3, #2
 800720e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007212:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	f003 0303 	and.w	r3, r3, #3
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	220f      	movs	r2, #15
 800721e:	fa02 f303 	lsl.w	r3, r2, r3
 8007222:	43db      	mvns	r3, r3
 8007224:	69ba      	ldr	r2, [r7, #24]
 8007226:	4013      	ands	r3, r2
 8007228:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	4a52      	ldr	r2, [pc, #328]	@ (8007378 <HAL_GPIO_Init+0x314>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d02b      	beq.n	800728a <HAL_GPIO_Init+0x226>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	4a51      	ldr	r2, [pc, #324]	@ (800737c <HAL_GPIO_Init+0x318>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d025      	beq.n	8007286 <HAL_GPIO_Init+0x222>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	4a50      	ldr	r2, [pc, #320]	@ (8007380 <HAL_GPIO_Init+0x31c>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d01f      	beq.n	8007282 <HAL_GPIO_Init+0x21e>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	4a4f      	ldr	r2, [pc, #316]	@ (8007384 <HAL_GPIO_Init+0x320>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d019      	beq.n	800727e <HAL_GPIO_Init+0x21a>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a4e      	ldr	r2, [pc, #312]	@ (8007388 <HAL_GPIO_Init+0x324>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d013      	beq.n	800727a <HAL_GPIO_Init+0x216>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a4d      	ldr	r2, [pc, #308]	@ (800738c <HAL_GPIO_Init+0x328>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d00d      	beq.n	8007276 <HAL_GPIO_Init+0x212>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a4c      	ldr	r2, [pc, #304]	@ (8007390 <HAL_GPIO_Init+0x32c>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d007      	beq.n	8007272 <HAL_GPIO_Init+0x20e>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a4b      	ldr	r2, [pc, #300]	@ (8007394 <HAL_GPIO_Init+0x330>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d101      	bne.n	800726e <HAL_GPIO_Init+0x20a>
 800726a:	2307      	movs	r3, #7
 800726c:	e00e      	b.n	800728c <HAL_GPIO_Init+0x228>
 800726e:	2308      	movs	r3, #8
 8007270:	e00c      	b.n	800728c <HAL_GPIO_Init+0x228>
 8007272:	2306      	movs	r3, #6
 8007274:	e00a      	b.n	800728c <HAL_GPIO_Init+0x228>
 8007276:	2305      	movs	r3, #5
 8007278:	e008      	b.n	800728c <HAL_GPIO_Init+0x228>
 800727a:	2304      	movs	r3, #4
 800727c:	e006      	b.n	800728c <HAL_GPIO_Init+0x228>
 800727e:	2303      	movs	r3, #3
 8007280:	e004      	b.n	800728c <HAL_GPIO_Init+0x228>
 8007282:	2302      	movs	r3, #2
 8007284:	e002      	b.n	800728c <HAL_GPIO_Init+0x228>
 8007286:	2301      	movs	r3, #1
 8007288:	e000      	b.n	800728c <HAL_GPIO_Init+0x228>
 800728a:	2300      	movs	r3, #0
 800728c:	69fa      	ldr	r2, [r7, #28]
 800728e:	f002 0203 	and.w	r2, r2, #3
 8007292:	0092      	lsls	r2, r2, #2
 8007294:	4093      	lsls	r3, r2
 8007296:	69ba      	ldr	r2, [r7, #24]
 8007298:	4313      	orrs	r3, r2
 800729a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800729c:	4935      	ldr	r1, [pc, #212]	@ (8007374 <HAL_GPIO_Init+0x310>)
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	089b      	lsrs	r3, r3, #2
 80072a2:	3302      	adds	r3, #2
 80072a4:	69ba      	ldr	r2, [r7, #24]
 80072a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80072aa:	4b3b      	ldr	r3, [pc, #236]	@ (8007398 <HAL_GPIO_Init+0x334>)
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072b0:	693b      	ldr	r3, [r7, #16]
 80072b2:	43db      	mvns	r3, r3
 80072b4:	69ba      	ldr	r2, [r7, #24]
 80072b6:	4013      	ands	r3, r2
 80072b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d003      	beq.n	80072ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80072c6:	69ba      	ldr	r2, [r7, #24]
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80072ce:	4a32      	ldr	r2, [pc, #200]	@ (8007398 <HAL_GPIO_Init+0x334>)
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80072d4:	4b30      	ldr	r3, [pc, #192]	@ (8007398 <HAL_GPIO_Init+0x334>)
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	43db      	mvns	r3, r3
 80072de:	69ba      	ldr	r2, [r7, #24]
 80072e0:	4013      	ands	r3, r2
 80072e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d003      	beq.n	80072f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80072f0:	69ba      	ldr	r2, [r7, #24]
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	4313      	orrs	r3, r2
 80072f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80072f8:	4a27      	ldr	r2, [pc, #156]	@ (8007398 <HAL_GPIO_Init+0x334>)
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80072fe:	4b26      	ldr	r3, [pc, #152]	@ (8007398 <HAL_GPIO_Init+0x334>)
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	43db      	mvns	r3, r3
 8007308:	69ba      	ldr	r2, [r7, #24]
 800730a:	4013      	ands	r3, r2
 800730c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d003      	beq.n	8007322 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800731a:	69ba      	ldr	r2, [r7, #24]
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	4313      	orrs	r3, r2
 8007320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007322:	4a1d      	ldr	r2, [pc, #116]	@ (8007398 <HAL_GPIO_Init+0x334>)
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007328:	4b1b      	ldr	r3, [pc, #108]	@ (8007398 <HAL_GPIO_Init+0x334>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800732e:	693b      	ldr	r3, [r7, #16]
 8007330:	43db      	mvns	r3, r3
 8007332:	69ba      	ldr	r2, [r7, #24]
 8007334:	4013      	ands	r3, r2
 8007336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8007344:	69ba      	ldr	r2, [r7, #24]
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	4313      	orrs	r3, r2
 800734a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800734c:	4a12      	ldr	r2, [pc, #72]	@ (8007398 <HAL_GPIO_Init+0x334>)
 800734e:	69bb      	ldr	r3, [r7, #24]
 8007350:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007352:	69fb      	ldr	r3, [r7, #28]
 8007354:	3301      	adds	r3, #1
 8007356:	61fb      	str	r3, [r7, #28]
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	2b0f      	cmp	r3, #15
 800735c:	f67f ae90 	bls.w	8007080 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007360:	bf00      	nop
 8007362:	bf00      	nop
 8007364:	3724      	adds	r7, #36	@ 0x24
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr
 800736e:	bf00      	nop
 8007370:	40023800 	.word	0x40023800
 8007374:	40013800 	.word	0x40013800
 8007378:	40020000 	.word	0x40020000
 800737c:	40020400 	.word	0x40020400
 8007380:	40020800 	.word	0x40020800
 8007384:	40020c00 	.word	0x40020c00
 8007388:	40021000 	.word	0x40021000
 800738c:	40021400 	.word	0x40021400
 8007390:	40021800 	.word	0x40021800
 8007394:	40021c00 	.word	0x40021c00
 8007398:	40013c00 	.word	0x40013c00

0800739c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800739c:	b480      	push	{r7}
 800739e:	b085      	sub	sp, #20
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	460b      	mov	r3, r1
 80073a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	691a      	ldr	r2, [r3, #16]
 80073ac:	887b      	ldrh	r3, [r7, #2]
 80073ae:	4013      	ands	r3, r2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d002      	beq.n	80073ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073b4:	2301      	movs	r3, #1
 80073b6:	73fb      	strb	r3, [r7, #15]
 80073b8:	e001      	b.n	80073be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073ba:	2300      	movs	r3, #0
 80073bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80073be:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3714      	adds	r7, #20
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr

080073cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b083      	sub	sp, #12
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	460b      	mov	r3, r1
 80073d6:	807b      	strh	r3, [r7, #2]
 80073d8:	4613      	mov	r3, r2
 80073da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80073dc:	787b      	ldrb	r3, [r7, #1]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d003      	beq.n	80073ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80073e2:	887a      	ldrh	r2, [r7, #2]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80073e8:	e003      	b.n	80073f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80073ea:	887b      	ldrh	r3, [r7, #2]
 80073ec:	041a      	lsls	r2, r3, #16
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	619a      	str	r2, [r3, #24]
}
 80073f2:	bf00      	nop
 80073f4:	370c      	adds	r7, #12
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr

080073fe <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80073fe:	b480      	push	{r7}
 8007400:	b085      	sub	sp, #20
 8007402:	af00      	add	r7, sp, #0
 8007404:	6078      	str	r0, [r7, #4]
 8007406:	460b      	mov	r3, r1
 8007408:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	695b      	ldr	r3, [r3, #20]
 800740e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007410:	887a      	ldrh	r2, [r7, #2]
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	4013      	ands	r3, r2
 8007416:	041a      	lsls	r2, r3, #16
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	43d9      	mvns	r1, r3
 800741c:	887b      	ldrh	r3, [r7, #2]
 800741e:	400b      	ands	r3, r1
 8007420:	431a      	orrs	r2, r3
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	619a      	str	r2, [r3, #24]
}
 8007426:	bf00      	nop
 8007428:	3714      	adds	r7, #20
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr
	...

08007434 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b086      	sub	sp, #24
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e267      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0301 	and.w	r3, r3, #1
 800744e:	2b00      	cmp	r3, #0
 8007450:	d075      	beq.n	800753e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007452:	4b88      	ldr	r3, [pc, #544]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f003 030c 	and.w	r3, r3, #12
 800745a:	2b04      	cmp	r3, #4
 800745c:	d00c      	beq.n	8007478 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800745e:	4b85      	ldr	r3, [pc, #532]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007466:	2b08      	cmp	r3, #8
 8007468:	d112      	bne.n	8007490 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800746a:	4b82      	ldr	r3, [pc, #520]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007472:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007476:	d10b      	bne.n	8007490 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007478:	4b7e      	ldr	r3, [pc, #504]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d05b      	beq.n	800753c <HAL_RCC_OscConfig+0x108>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d157      	bne.n	800753c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800748c:	2301      	movs	r3, #1
 800748e:	e242      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007498:	d106      	bne.n	80074a8 <HAL_RCC_OscConfig+0x74>
 800749a:	4b76      	ldr	r3, [pc, #472]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a75      	ldr	r2, [pc, #468]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074a4:	6013      	str	r3, [r2, #0]
 80074a6:	e01d      	b.n	80074e4 <HAL_RCC_OscConfig+0xb0>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80074b0:	d10c      	bne.n	80074cc <HAL_RCC_OscConfig+0x98>
 80074b2:	4b70      	ldr	r3, [pc, #448]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a6f      	ldr	r2, [pc, #444]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80074bc:	6013      	str	r3, [r2, #0]
 80074be:	4b6d      	ldr	r3, [pc, #436]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a6c      	ldr	r2, [pc, #432]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80074c8:	6013      	str	r3, [r2, #0]
 80074ca:	e00b      	b.n	80074e4 <HAL_RCC_OscConfig+0xb0>
 80074cc:	4b69      	ldr	r3, [pc, #420]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a68      	ldr	r2, [pc, #416]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074d6:	6013      	str	r3, [r2, #0]
 80074d8:	4b66      	ldr	r3, [pc, #408]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a65      	ldr	r2, [pc, #404]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80074de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80074e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d013      	beq.n	8007514 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074ec:	f7fe fe4e 	bl	800618c <HAL_GetTick>
 80074f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80074f2:	e008      	b.n	8007506 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80074f4:	f7fe fe4a 	bl	800618c <HAL_GetTick>
 80074f8:	4602      	mov	r2, r0
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	2b64      	cmp	r3, #100	@ 0x64
 8007500:	d901      	bls.n	8007506 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007502:	2303      	movs	r3, #3
 8007504:	e207      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007506:	4b5b      	ldr	r3, [pc, #364]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800750e:	2b00      	cmp	r3, #0
 8007510:	d0f0      	beq.n	80074f4 <HAL_RCC_OscConfig+0xc0>
 8007512:	e014      	b.n	800753e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007514:	f7fe fe3a 	bl	800618c <HAL_GetTick>
 8007518:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800751a:	e008      	b.n	800752e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800751c:	f7fe fe36 	bl	800618c <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	2b64      	cmp	r3, #100	@ 0x64
 8007528:	d901      	bls.n	800752e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e1f3      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800752e:	4b51      	ldr	r3, [pc, #324]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1f0      	bne.n	800751c <HAL_RCC_OscConfig+0xe8>
 800753a:	e000      	b.n	800753e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800753c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 0302 	and.w	r3, r3, #2
 8007546:	2b00      	cmp	r3, #0
 8007548:	d063      	beq.n	8007612 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800754a:	4b4a      	ldr	r3, [pc, #296]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	f003 030c 	and.w	r3, r3, #12
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00b      	beq.n	800756e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007556:	4b47      	ldr	r3, [pc, #284]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007558:	689b      	ldr	r3, [r3, #8]
 800755a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800755e:	2b08      	cmp	r3, #8
 8007560:	d11c      	bne.n	800759c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007562:	4b44      	ldr	r3, [pc, #272]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007564:	685b      	ldr	r3, [r3, #4]
 8007566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800756a:	2b00      	cmp	r3, #0
 800756c:	d116      	bne.n	800759c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800756e:	4b41      	ldr	r3, [pc, #260]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0302 	and.w	r3, r3, #2
 8007576:	2b00      	cmp	r3, #0
 8007578:	d005      	beq.n	8007586 <HAL_RCC_OscConfig+0x152>
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	2b01      	cmp	r3, #1
 8007580:	d001      	beq.n	8007586 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e1c7      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007586:	4b3b      	ldr	r3, [pc, #236]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	691b      	ldr	r3, [r3, #16]
 8007592:	00db      	lsls	r3, r3, #3
 8007594:	4937      	ldr	r1, [pc, #220]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007596:	4313      	orrs	r3, r2
 8007598:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800759a:	e03a      	b.n	8007612 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	68db      	ldr	r3, [r3, #12]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d020      	beq.n	80075e6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80075a4:	4b34      	ldr	r3, [pc, #208]	@ (8007678 <HAL_RCC_OscConfig+0x244>)
 80075a6:	2201      	movs	r2, #1
 80075a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075aa:	f7fe fdef 	bl	800618c <HAL_GetTick>
 80075ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075b0:	e008      	b.n	80075c4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075b2:	f7fe fdeb 	bl	800618c <HAL_GetTick>
 80075b6:	4602      	mov	r2, r0
 80075b8:	693b      	ldr	r3, [r7, #16]
 80075ba:	1ad3      	subs	r3, r2, r3
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d901      	bls.n	80075c4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e1a8      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80075c4:	4b2b      	ldr	r3, [pc, #172]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0302 	and.w	r3, r3, #2
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d0f0      	beq.n	80075b2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075d0:	4b28      	ldr	r3, [pc, #160]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	691b      	ldr	r3, [r3, #16]
 80075dc:	00db      	lsls	r3, r3, #3
 80075de:	4925      	ldr	r1, [pc, #148]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 80075e0:	4313      	orrs	r3, r2
 80075e2:	600b      	str	r3, [r1, #0]
 80075e4:	e015      	b.n	8007612 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80075e6:	4b24      	ldr	r3, [pc, #144]	@ (8007678 <HAL_RCC_OscConfig+0x244>)
 80075e8:	2200      	movs	r2, #0
 80075ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ec:	f7fe fdce 	bl	800618c <HAL_GetTick>
 80075f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80075f2:	e008      	b.n	8007606 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80075f4:	f7fe fdca 	bl	800618c <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	2b02      	cmp	r3, #2
 8007600:	d901      	bls.n	8007606 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	e187      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007606:	4b1b      	ldr	r3, [pc, #108]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 0302 	and.w	r3, r3, #2
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1f0      	bne.n	80075f4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 0308 	and.w	r3, r3, #8
 800761a:	2b00      	cmp	r3, #0
 800761c:	d036      	beq.n	800768c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	695b      	ldr	r3, [r3, #20]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d016      	beq.n	8007654 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007626:	4b15      	ldr	r3, [pc, #84]	@ (800767c <HAL_RCC_OscConfig+0x248>)
 8007628:	2201      	movs	r2, #1
 800762a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800762c:	f7fe fdae 	bl	800618c <HAL_GetTick>
 8007630:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007632:	e008      	b.n	8007646 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007634:	f7fe fdaa 	bl	800618c <HAL_GetTick>
 8007638:	4602      	mov	r2, r0
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	1ad3      	subs	r3, r2, r3
 800763e:	2b02      	cmp	r3, #2
 8007640:	d901      	bls.n	8007646 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007642:	2303      	movs	r3, #3
 8007644:	e167      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007646:	4b0b      	ldr	r3, [pc, #44]	@ (8007674 <HAL_RCC_OscConfig+0x240>)
 8007648:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800764a:	f003 0302 	and.w	r3, r3, #2
 800764e:	2b00      	cmp	r3, #0
 8007650:	d0f0      	beq.n	8007634 <HAL_RCC_OscConfig+0x200>
 8007652:	e01b      	b.n	800768c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007654:	4b09      	ldr	r3, [pc, #36]	@ (800767c <HAL_RCC_OscConfig+0x248>)
 8007656:	2200      	movs	r2, #0
 8007658:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800765a:	f7fe fd97 	bl	800618c <HAL_GetTick>
 800765e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007660:	e00e      	b.n	8007680 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007662:	f7fe fd93 	bl	800618c <HAL_GetTick>
 8007666:	4602      	mov	r2, r0
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	1ad3      	subs	r3, r2, r3
 800766c:	2b02      	cmp	r3, #2
 800766e:	d907      	bls.n	8007680 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	e150      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
 8007674:	40023800 	.word	0x40023800
 8007678:	42470000 	.word	0x42470000
 800767c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007680:	4b88      	ldr	r3, [pc, #544]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007682:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007684:	f003 0302 	and.w	r3, r3, #2
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1ea      	bne.n	8007662 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f003 0304 	and.w	r3, r3, #4
 8007694:	2b00      	cmp	r3, #0
 8007696:	f000 8097 	beq.w	80077c8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800769a:	2300      	movs	r3, #0
 800769c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800769e:	4b81      	ldr	r3, [pc, #516]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80076a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d10f      	bne.n	80076ca <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80076aa:	2300      	movs	r3, #0
 80076ac:	60bb      	str	r3, [r7, #8]
 80076ae:	4b7d      	ldr	r3, [pc, #500]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80076b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b2:	4a7c      	ldr	r2, [pc, #496]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80076b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80076ba:	4b7a      	ldr	r3, [pc, #488]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80076bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80076c2:	60bb      	str	r3, [r7, #8]
 80076c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80076c6:	2301      	movs	r3, #1
 80076c8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076ca:	4b77      	ldr	r3, [pc, #476]	@ (80078a8 <HAL_RCC_OscConfig+0x474>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d118      	bne.n	8007708 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80076d6:	4b74      	ldr	r3, [pc, #464]	@ (80078a8 <HAL_RCC_OscConfig+0x474>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a73      	ldr	r2, [pc, #460]	@ (80078a8 <HAL_RCC_OscConfig+0x474>)
 80076dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80076e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80076e2:	f7fe fd53 	bl	800618c <HAL_GetTick>
 80076e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076e8:	e008      	b.n	80076fc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80076ea:	f7fe fd4f 	bl	800618c <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	693b      	ldr	r3, [r7, #16]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	2b02      	cmp	r3, #2
 80076f6:	d901      	bls.n	80076fc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80076f8:	2303      	movs	r3, #3
 80076fa:	e10c      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80076fc:	4b6a      	ldr	r3, [pc, #424]	@ (80078a8 <HAL_RCC_OscConfig+0x474>)
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007704:	2b00      	cmp	r3, #0
 8007706:	d0f0      	beq.n	80076ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	2b01      	cmp	r3, #1
 800770e:	d106      	bne.n	800771e <HAL_RCC_OscConfig+0x2ea>
 8007710:	4b64      	ldr	r3, [pc, #400]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007714:	4a63      	ldr	r2, [pc, #396]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007716:	f043 0301 	orr.w	r3, r3, #1
 800771a:	6713      	str	r3, [r2, #112]	@ 0x70
 800771c:	e01c      	b.n	8007758 <HAL_RCC_OscConfig+0x324>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	689b      	ldr	r3, [r3, #8]
 8007722:	2b05      	cmp	r3, #5
 8007724:	d10c      	bne.n	8007740 <HAL_RCC_OscConfig+0x30c>
 8007726:	4b5f      	ldr	r3, [pc, #380]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800772a:	4a5e      	ldr	r2, [pc, #376]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 800772c:	f043 0304 	orr.w	r3, r3, #4
 8007730:	6713      	str	r3, [r2, #112]	@ 0x70
 8007732:	4b5c      	ldr	r3, [pc, #368]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007736:	4a5b      	ldr	r2, [pc, #364]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007738:	f043 0301 	orr.w	r3, r3, #1
 800773c:	6713      	str	r3, [r2, #112]	@ 0x70
 800773e:	e00b      	b.n	8007758 <HAL_RCC_OscConfig+0x324>
 8007740:	4b58      	ldr	r3, [pc, #352]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007744:	4a57      	ldr	r2, [pc, #348]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007746:	f023 0301 	bic.w	r3, r3, #1
 800774a:	6713      	str	r3, [r2, #112]	@ 0x70
 800774c:	4b55      	ldr	r3, [pc, #340]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 800774e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007750:	4a54      	ldr	r2, [pc, #336]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007752:	f023 0304 	bic.w	r3, r3, #4
 8007756:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d015      	beq.n	800778c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007760:	f7fe fd14 	bl	800618c <HAL_GetTick>
 8007764:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007766:	e00a      	b.n	800777e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007768:	f7fe fd10 	bl	800618c <HAL_GetTick>
 800776c:	4602      	mov	r2, r0
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	1ad3      	subs	r3, r2, r3
 8007772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007776:	4293      	cmp	r3, r2
 8007778:	d901      	bls.n	800777e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e0cb      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800777e:	4b49      	ldr	r3, [pc, #292]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007780:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007782:	f003 0302 	and.w	r3, r3, #2
 8007786:	2b00      	cmp	r3, #0
 8007788:	d0ee      	beq.n	8007768 <HAL_RCC_OscConfig+0x334>
 800778a:	e014      	b.n	80077b6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800778c:	f7fe fcfe 	bl	800618c <HAL_GetTick>
 8007790:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007792:	e00a      	b.n	80077aa <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007794:	f7fe fcfa 	bl	800618c <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	1ad3      	subs	r3, r2, r3
 800779e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d901      	bls.n	80077aa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80077a6:	2303      	movs	r3, #3
 80077a8:	e0b5      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077aa:	4b3e      	ldr	r3, [pc, #248]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80077ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ae:	f003 0302 	and.w	r3, r3, #2
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1ee      	bne.n	8007794 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80077b6:	7dfb      	ldrb	r3, [r7, #23]
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d105      	bne.n	80077c8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077bc:	4b39      	ldr	r3, [pc, #228]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80077be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077c0:	4a38      	ldr	r2, [pc, #224]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80077c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	699b      	ldr	r3, [r3, #24]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 80a1 	beq.w	8007914 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80077d2:	4b34      	ldr	r3, [pc, #208]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	f003 030c 	and.w	r3, r3, #12
 80077da:	2b08      	cmp	r3, #8
 80077dc:	d05c      	beq.n	8007898 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	699b      	ldr	r3, [r3, #24]
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	d141      	bne.n	800786a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077e6:	4b31      	ldr	r3, [pc, #196]	@ (80078ac <HAL_RCC_OscConfig+0x478>)
 80077e8:	2200      	movs	r2, #0
 80077ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077ec:	f7fe fcce 	bl	800618c <HAL_GetTick>
 80077f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077f2:	e008      	b.n	8007806 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077f4:	f7fe fcca 	bl	800618c <HAL_GetTick>
 80077f8:	4602      	mov	r2, r0
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	1ad3      	subs	r3, r2, r3
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d901      	bls.n	8007806 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e087      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007806:	4b27      	ldr	r3, [pc, #156]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1f0      	bne.n	80077f4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	69da      	ldr	r2, [r3, #28]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	431a      	orrs	r2, r3
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007820:	019b      	lsls	r3, r3, #6
 8007822:	431a      	orrs	r2, r3
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007828:	085b      	lsrs	r3, r3, #1
 800782a:	3b01      	subs	r3, #1
 800782c:	041b      	lsls	r3, r3, #16
 800782e:	431a      	orrs	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007834:	061b      	lsls	r3, r3, #24
 8007836:	491b      	ldr	r1, [pc, #108]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 8007838:	4313      	orrs	r3, r2
 800783a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800783c:	4b1b      	ldr	r3, [pc, #108]	@ (80078ac <HAL_RCC_OscConfig+0x478>)
 800783e:	2201      	movs	r2, #1
 8007840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007842:	f7fe fca3 	bl	800618c <HAL_GetTick>
 8007846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007848:	e008      	b.n	800785c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800784a:	f7fe fc9f 	bl	800618c <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	2b02      	cmp	r3, #2
 8007856:	d901      	bls.n	800785c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e05c      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800785c:	4b11      	ldr	r3, [pc, #68]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0f0      	beq.n	800784a <HAL_RCC_OscConfig+0x416>
 8007868:	e054      	b.n	8007914 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800786a:	4b10      	ldr	r3, [pc, #64]	@ (80078ac <HAL_RCC_OscConfig+0x478>)
 800786c:	2200      	movs	r2, #0
 800786e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007870:	f7fe fc8c 	bl	800618c <HAL_GetTick>
 8007874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007876:	e008      	b.n	800788a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007878:	f7fe fc88 	bl	800618c <HAL_GetTick>
 800787c:	4602      	mov	r2, r0
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	1ad3      	subs	r3, r2, r3
 8007882:	2b02      	cmp	r3, #2
 8007884:	d901      	bls.n	800788a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007886:	2303      	movs	r3, #3
 8007888:	e045      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800788a:	4b06      	ldr	r3, [pc, #24]	@ (80078a4 <HAL_RCC_OscConfig+0x470>)
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1f0      	bne.n	8007878 <HAL_RCC_OscConfig+0x444>
 8007896:	e03d      	b.n	8007914 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	699b      	ldr	r3, [r3, #24]
 800789c:	2b01      	cmp	r3, #1
 800789e:	d107      	bne.n	80078b0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e038      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
 80078a4:	40023800 	.word	0x40023800
 80078a8:	40007000 	.word	0x40007000
 80078ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80078b0:	4b1b      	ldr	r3, [pc, #108]	@ (8007920 <HAL_RCC_OscConfig+0x4ec>)
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	2b01      	cmp	r3, #1
 80078bc:	d028      	beq.n	8007910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d121      	bne.n	8007910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d11a      	bne.n	8007910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80078e0:	4013      	ands	r3, r2
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80078e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d111      	bne.n	8007910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078f6:	085b      	lsrs	r3, r3, #1
 80078f8:	3b01      	subs	r3, #1
 80078fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80078fc:	429a      	cmp	r2, r3
 80078fe:	d107      	bne.n	8007910 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800790a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800790c:	429a      	cmp	r2, r3
 800790e:	d001      	beq.n	8007914 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	e000      	b.n	8007916 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3718      	adds	r7, #24
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	40023800 	.word	0x40023800

08007924 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d101      	bne.n	8007938 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007934:	2301      	movs	r3, #1
 8007936:	e0cc      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007938:	4b68      	ldr	r3, [pc, #416]	@ (8007adc <HAL_RCC_ClockConfig+0x1b8>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0307 	and.w	r3, r3, #7
 8007940:	683a      	ldr	r2, [r7, #0]
 8007942:	429a      	cmp	r2, r3
 8007944:	d90c      	bls.n	8007960 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007946:	4b65      	ldr	r3, [pc, #404]	@ (8007adc <HAL_RCC_ClockConfig+0x1b8>)
 8007948:	683a      	ldr	r2, [r7, #0]
 800794a:	b2d2      	uxtb	r2, r2
 800794c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800794e:	4b63      	ldr	r3, [pc, #396]	@ (8007adc <HAL_RCC_ClockConfig+0x1b8>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f003 0307 	and.w	r3, r3, #7
 8007956:	683a      	ldr	r2, [r7, #0]
 8007958:	429a      	cmp	r2, r3
 800795a:	d001      	beq.n	8007960 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	e0b8      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 0302 	and.w	r3, r3, #2
 8007968:	2b00      	cmp	r3, #0
 800796a:	d020      	beq.n	80079ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0304 	and.w	r3, r3, #4
 8007974:	2b00      	cmp	r3, #0
 8007976:	d005      	beq.n	8007984 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007978:	4b59      	ldr	r3, [pc, #356]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800797a:	689b      	ldr	r3, [r3, #8]
 800797c:	4a58      	ldr	r2, [pc, #352]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800797e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007982:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f003 0308 	and.w	r3, r3, #8
 800798c:	2b00      	cmp	r3, #0
 800798e:	d005      	beq.n	800799c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007990:	4b53      	ldr	r3, [pc, #332]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	4a52      	ldr	r2, [pc, #328]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007996:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800799a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800799c:	4b50      	ldr	r3, [pc, #320]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	494d      	ldr	r1, [pc, #308]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80079aa:	4313      	orrs	r3, r2
 80079ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d044      	beq.n	8007a44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d107      	bne.n	80079d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079c2:	4b47      	ldr	r3, [pc, #284]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d119      	bne.n	8007a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079ce:	2301      	movs	r3, #1
 80079d0:	e07f      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d003      	beq.n	80079e2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80079de:	2b03      	cmp	r3, #3
 80079e0:	d107      	bne.n	80079f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079e2:	4b3f      	ldr	r3, [pc, #252]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d109      	bne.n	8007a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	e06f      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079f2:	4b3b      	ldr	r3, [pc, #236]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f003 0302 	and.w	r3, r3, #2
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d101      	bne.n	8007a02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	e067      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a02:	4b37      	ldr	r3, [pc, #220]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f023 0203 	bic.w	r2, r3, #3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	4934      	ldr	r1, [pc, #208]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a10:	4313      	orrs	r3, r2
 8007a12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a14:	f7fe fbba 	bl	800618c <HAL_GetTick>
 8007a18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a1a:	e00a      	b.n	8007a32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a1c:	f7fe fbb6 	bl	800618c <HAL_GetTick>
 8007a20:	4602      	mov	r2, r0
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	1ad3      	subs	r3, r2, r3
 8007a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d901      	bls.n	8007a32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	e04f      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a32:	4b2b      	ldr	r3, [pc, #172]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f003 020c 	and.w	r2, r3, #12
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d1eb      	bne.n	8007a1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007a44:	4b25      	ldr	r3, [pc, #148]	@ (8007adc <HAL_RCC_ClockConfig+0x1b8>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f003 0307 	and.w	r3, r3, #7
 8007a4c:	683a      	ldr	r2, [r7, #0]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d20c      	bcs.n	8007a6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a52:	4b22      	ldr	r3, [pc, #136]	@ (8007adc <HAL_RCC_ClockConfig+0x1b8>)
 8007a54:	683a      	ldr	r2, [r7, #0]
 8007a56:	b2d2      	uxtb	r2, r2
 8007a58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a5a:	4b20      	ldr	r3, [pc, #128]	@ (8007adc <HAL_RCC_ClockConfig+0x1b8>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f003 0307 	and.w	r3, r3, #7
 8007a62:	683a      	ldr	r2, [r7, #0]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d001      	beq.n	8007a6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e032      	b.n	8007ad2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0304 	and.w	r3, r3, #4
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d008      	beq.n	8007a8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a78:	4b19      	ldr	r3, [pc, #100]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	68db      	ldr	r3, [r3, #12]
 8007a84:	4916      	ldr	r1, [pc, #88]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0308 	and.w	r3, r3, #8
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d009      	beq.n	8007aaa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a96:	4b12      	ldr	r3, [pc, #72]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	00db      	lsls	r3, r3, #3
 8007aa4:	490e      	ldr	r1, [pc, #56]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007aaa:	f000 f821 	bl	8007af0 <HAL_RCC_GetSysClockFreq>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ae0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	091b      	lsrs	r3, r3, #4
 8007ab6:	f003 030f 	and.w	r3, r3, #15
 8007aba:	490a      	ldr	r1, [pc, #40]	@ (8007ae4 <HAL_RCC_ClockConfig+0x1c0>)
 8007abc:	5ccb      	ldrb	r3, [r1, r3]
 8007abe:	fa22 f303 	lsr.w	r3, r2, r3
 8007ac2:	4a09      	ldr	r2, [pc, #36]	@ (8007ae8 <HAL_RCC_ClockConfig+0x1c4>)
 8007ac4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007ac6:	4b09      	ldr	r3, [pc, #36]	@ (8007aec <HAL_RCC_ClockConfig+0x1c8>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7fe fb1a 	bl	8006104 <HAL_InitTick>

  return HAL_OK;
 8007ad0:	2300      	movs	r3, #0
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3710      	adds	r7, #16
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	40023c00 	.word	0x40023c00
 8007ae0:	40023800 	.word	0x40023800
 8007ae4:	08010a80 	.word	0x08010a80
 8007ae8:	20000018 	.word	0x20000018
 8007aec:	2000001c 	.word	0x2000001c

08007af0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007af4:	b090      	sub	sp, #64	@ 0x40
 8007af6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007af8:	2300      	movs	r3, #0
 8007afa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007afc:	2300      	movs	r3, #0
 8007afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007b00:	2300      	movs	r3, #0
 8007b02:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007b04:	2300      	movs	r3, #0
 8007b06:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b08:	4b59      	ldr	r3, [pc, #356]	@ (8007c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	f003 030c 	and.w	r3, r3, #12
 8007b10:	2b08      	cmp	r3, #8
 8007b12:	d00d      	beq.n	8007b30 <HAL_RCC_GetSysClockFreq+0x40>
 8007b14:	2b08      	cmp	r3, #8
 8007b16:	f200 80a1 	bhi.w	8007c5c <HAL_RCC_GetSysClockFreq+0x16c>
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d002      	beq.n	8007b24 <HAL_RCC_GetSysClockFreq+0x34>
 8007b1e:	2b04      	cmp	r3, #4
 8007b20:	d003      	beq.n	8007b2a <HAL_RCC_GetSysClockFreq+0x3a>
 8007b22:	e09b      	b.n	8007c5c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b24:	4b53      	ldr	r3, [pc, #332]	@ (8007c74 <HAL_RCC_GetSysClockFreq+0x184>)
 8007b26:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b28:	e09b      	b.n	8007c62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b2a:	4b53      	ldr	r3, [pc, #332]	@ (8007c78 <HAL_RCC_GetSysClockFreq+0x188>)
 8007b2c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007b2e:	e098      	b.n	8007c62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b30:	4b4f      	ldr	r3, [pc, #316]	@ (8007c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007b38:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b3a:	4b4d      	ldr	r3, [pc, #308]	@ (8007c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d028      	beq.n	8007b98 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b46:	4b4a      	ldr	r3, [pc, #296]	@ (8007c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8007b48:	685b      	ldr	r3, [r3, #4]
 8007b4a:	099b      	lsrs	r3, r3, #6
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	623b      	str	r3, [r7, #32]
 8007b50:	627a      	str	r2, [r7, #36]	@ 0x24
 8007b52:	6a3b      	ldr	r3, [r7, #32]
 8007b54:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007b58:	2100      	movs	r1, #0
 8007b5a:	4b47      	ldr	r3, [pc, #284]	@ (8007c78 <HAL_RCC_GetSysClockFreq+0x188>)
 8007b5c:	fb03 f201 	mul.w	r2, r3, r1
 8007b60:	2300      	movs	r3, #0
 8007b62:	fb00 f303 	mul.w	r3, r0, r3
 8007b66:	4413      	add	r3, r2
 8007b68:	4a43      	ldr	r2, [pc, #268]	@ (8007c78 <HAL_RCC_GetSysClockFreq+0x188>)
 8007b6a:	fba0 1202 	umull	r1, r2, r0, r2
 8007b6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b70:	460a      	mov	r2, r1
 8007b72:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007b74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007b76:	4413      	add	r3, r2
 8007b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	61bb      	str	r3, [r7, #24]
 8007b80:	61fa      	str	r2, [r7, #28]
 8007b82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b86:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007b8a:	f7f8 ffbb 	bl	8000b04 <__aeabi_uldivmod>
 8007b8e:	4602      	mov	r2, r0
 8007b90:	460b      	mov	r3, r1
 8007b92:	4613      	mov	r3, r2
 8007b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b96:	e053      	b.n	8007c40 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b98:	4b35      	ldr	r3, [pc, #212]	@ (8007c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	099b      	lsrs	r3, r3, #6
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	613b      	str	r3, [r7, #16]
 8007ba2:	617a      	str	r2, [r7, #20]
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007baa:	f04f 0b00 	mov.w	fp, #0
 8007bae:	4652      	mov	r2, sl
 8007bb0:	465b      	mov	r3, fp
 8007bb2:	f04f 0000 	mov.w	r0, #0
 8007bb6:	f04f 0100 	mov.w	r1, #0
 8007bba:	0159      	lsls	r1, r3, #5
 8007bbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007bc0:	0150      	lsls	r0, r2, #5
 8007bc2:	4602      	mov	r2, r0
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	ebb2 080a 	subs.w	r8, r2, sl
 8007bca:	eb63 090b 	sbc.w	r9, r3, fp
 8007bce:	f04f 0200 	mov.w	r2, #0
 8007bd2:	f04f 0300 	mov.w	r3, #0
 8007bd6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007bda:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007bde:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007be2:	ebb2 0408 	subs.w	r4, r2, r8
 8007be6:	eb63 0509 	sbc.w	r5, r3, r9
 8007bea:	f04f 0200 	mov.w	r2, #0
 8007bee:	f04f 0300 	mov.w	r3, #0
 8007bf2:	00eb      	lsls	r3, r5, #3
 8007bf4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007bf8:	00e2      	lsls	r2, r4, #3
 8007bfa:	4614      	mov	r4, r2
 8007bfc:	461d      	mov	r5, r3
 8007bfe:	eb14 030a 	adds.w	r3, r4, sl
 8007c02:	603b      	str	r3, [r7, #0]
 8007c04:	eb45 030b 	adc.w	r3, r5, fp
 8007c08:	607b      	str	r3, [r7, #4]
 8007c0a:	f04f 0200 	mov.w	r2, #0
 8007c0e:	f04f 0300 	mov.w	r3, #0
 8007c12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007c16:	4629      	mov	r1, r5
 8007c18:	028b      	lsls	r3, r1, #10
 8007c1a:	4621      	mov	r1, r4
 8007c1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007c20:	4621      	mov	r1, r4
 8007c22:	028a      	lsls	r2, r1, #10
 8007c24:	4610      	mov	r0, r2
 8007c26:	4619      	mov	r1, r3
 8007c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	60bb      	str	r3, [r7, #8]
 8007c2e:	60fa      	str	r2, [r7, #12]
 8007c30:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c34:	f7f8 ff66 	bl	8000b04 <__aeabi_uldivmod>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007c40:	4b0b      	ldr	r3, [pc, #44]	@ (8007c70 <HAL_RCC_GetSysClockFreq+0x180>)
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	0c1b      	lsrs	r3, r3, #16
 8007c46:	f003 0303 	and.w	r3, r3, #3
 8007c4a:	3301      	adds	r3, #1
 8007c4c:	005b      	lsls	r3, r3, #1
 8007c4e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007c50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c5a:	e002      	b.n	8007c62 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c5c:	4b05      	ldr	r3, [pc, #20]	@ (8007c74 <HAL_RCC_GetSysClockFreq+0x184>)
 8007c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007c60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3740      	adds	r7, #64	@ 0x40
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c6e:	bf00      	nop
 8007c70:	40023800 	.word	0x40023800
 8007c74:	00f42400 	.word	0x00f42400
 8007c78:	017d7840 	.word	0x017d7840

08007c7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b082      	sub	sp, #8
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d101      	bne.n	8007c8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e07b      	b.n	8007d86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d108      	bne.n	8007ca8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c9e:	d009      	beq.n	8007cb4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	61da      	str	r2, [r3, #28]
 8007ca6:	e005      	b.n	8007cb4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2200      	movs	r2, #0
 8007cb2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d106      	bne.n	8007cd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cce:	6878      	ldr	r0, [r7, #4]
 8007cd0:	f7fe f818 	bl	8005d04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2202      	movs	r2, #2
 8007cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007cfc:	431a      	orrs	r2, r3
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d06:	431a      	orrs	r2, r3
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	691b      	ldr	r3, [r3, #16]
 8007d0c:	f003 0302 	and.w	r3, r3, #2
 8007d10:	431a      	orrs	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	695b      	ldr	r3, [r3, #20]
 8007d16:	f003 0301 	and.w	r3, r3, #1
 8007d1a:	431a      	orrs	r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	699b      	ldr	r3, [r3, #24]
 8007d20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d24:	431a      	orrs	r2, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	69db      	ldr	r3, [r3, #28]
 8007d2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6a1b      	ldr	r3, [r3, #32]
 8007d34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d38:	ea42 0103 	orr.w	r1, r2, r3
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	430a      	orrs	r2, r1
 8007d4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	699b      	ldr	r3, [r3, #24]
 8007d50:	0c1b      	lsrs	r3, r3, #16
 8007d52:	f003 0104 	and.w	r1, r3, #4
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d5a:	f003 0210 	and.w	r2, r3, #16
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	430a      	orrs	r2, r1
 8007d64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	69da      	ldr	r2, [r3, #28]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007d74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2201      	movs	r2, #1
 8007d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	3708      	adds	r7, #8
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}

08007d8e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d8e:	b580      	push	{r7, lr}
 8007d90:	b088      	sub	sp, #32
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	60f8      	str	r0, [r7, #12]
 8007d96:	60b9      	str	r1, [r7, #8]
 8007d98:	603b      	str	r3, [r7, #0]
 8007d9a:	4613      	mov	r3, r2
 8007d9c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d9e:	f7fe f9f5 	bl	800618c <HAL_GetTick>
 8007da2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007da4:	88fb      	ldrh	r3, [r7, #6]
 8007da6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d001      	beq.n	8007db8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007db4:	2302      	movs	r3, #2
 8007db6:	e12a      	b.n	800800e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d002      	beq.n	8007dc4 <HAL_SPI_Transmit+0x36>
 8007dbe:	88fb      	ldrh	r3, [r7, #6]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d101      	bne.n	8007dc8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e122      	b.n	800800e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d101      	bne.n	8007dd6 <HAL_SPI_Transmit+0x48>
 8007dd2:	2302      	movs	r3, #2
 8007dd4:	e11b      	b.n	800800e <HAL_SPI_Transmit+0x280>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2203      	movs	r2, #3
 8007de2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	2200      	movs	r2, #0
 8007dea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	88fa      	ldrh	r2, [r7, #6]
 8007df6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	88fa      	ldrh	r2, [r7, #6]
 8007dfc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2200      	movs	r2, #0
 8007e02:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e24:	d10f      	bne.n	8007e46 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e34:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e44:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e50:	2b40      	cmp	r3, #64	@ 0x40
 8007e52:	d007      	beq.n	8007e64 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e62:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007e6c:	d152      	bne.n	8007f14 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d002      	beq.n	8007e7c <HAL_SPI_Transmit+0xee>
 8007e76:	8b7b      	ldrh	r3, [r7, #26]
 8007e78:	2b01      	cmp	r3, #1
 8007e7a:	d145      	bne.n	8007f08 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e80:	881a      	ldrh	r2, [r3, #0]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8c:	1c9a      	adds	r2, r3, #2
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e96:	b29b      	uxth	r3, r3
 8007e98:	3b01      	subs	r3, #1
 8007e9a:	b29a      	uxth	r2, r3
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007ea0:	e032      	b.n	8007f08 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	f003 0302 	and.w	r3, r3, #2
 8007eac:	2b02      	cmp	r3, #2
 8007eae:	d112      	bne.n	8007ed6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007eb4:	881a      	ldrh	r2, [r3, #0]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec0:	1c9a      	adds	r2, r3, #2
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	3b01      	subs	r3, #1
 8007ece:	b29a      	uxth	r2, r3
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007ed4:	e018      	b.n	8007f08 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007ed6:	f7fe f959 	bl	800618c <HAL_GetTick>
 8007eda:	4602      	mov	r2, r0
 8007edc:	69fb      	ldr	r3, [r7, #28]
 8007ede:	1ad3      	subs	r3, r2, r3
 8007ee0:	683a      	ldr	r2, [r7, #0]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d803      	bhi.n	8007eee <HAL_SPI_Transmit+0x160>
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eec:	d102      	bne.n	8007ef4 <HAL_SPI_Transmit+0x166>
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d109      	bne.n	8007f08 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007f04:	2303      	movs	r3, #3
 8007f06:	e082      	b.n	800800e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1c7      	bne.n	8007ea2 <HAL_SPI_Transmit+0x114>
 8007f12:	e053      	b.n	8007fbc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d002      	beq.n	8007f22 <HAL_SPI_Transmit+0x194>
 8007f1c:	8b7b      	ldrh	r3, [r7, #26]
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d147      	bne.n	8007fb2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	330c      	adds	r3, #12
 8007f2c:	7812      	ldrb	r2, [r2, #0]
 8007f2e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f34:	1c5a      	adds	r2, r3, #1
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	3b01      	subs	r3, #1
 8007f42:	b29a      	uxth	r2, r3
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007f48:	e033      	b.n	8007fb2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f003 0302 	and.w	r3, r3, #2
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	d113      	bne.n	8007f80 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	330c      	adds	r3, #12
 8007f62:	7812      	ldrb	r2, [r2, #0]
 8007f64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	3b01      	subs	r3, #1
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007f7e:	e018      	b.n	8007fb2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f80:	f7fe f904 	bl	800618c <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	683a      	ldr	r2, [r7, #0]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d803      	bhi.n	8007f98 <HAL_SPI_Transmit+0x20a>
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f96:	d102      	bne.n	8007f9e <HAL_SPI_Transmit+0x210>
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d109      	bne.n	8007fb2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2201      	movs	r2, #1
 8007fa2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e02d      	b.n	800800e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007fb6:	b29b      	uxth	r3, r3
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1c6      	bne.n	8007f4a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007fbc:	69fa      	ldr	r2, [r7, #28]
 8007fbe:	6839      	ldr	r1, [r7, #0]
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	f000 fa59 	bl	8008478 <SPI_EndRxTxTransaction>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d002      	beq.n	8007fd2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	689b      	ldr	r3, [r3, #8]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d10a      	bne.n	8007ff0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007fda:	2300      	movs	r3, #0
 8007fdc:	617b      	str	r3, [r7, #20]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	617b      	str	r3, [r7, #20]
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	617b      	str	r3, [r7, #20]
 8007fee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	2201      	movs	r2, #1
 8007ff4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008004:	2b00      	cmp	r3, #0
 8008006:	d001      	beq.n	800800c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e000      	b.n	800800e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800800c:	2300      	movs	r3, #0
  }
}
 800800e:	4618      	mov	r0, r3
 8008010:	3720      	adds	r7, #32
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}

08008016 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	b08a      	sub	sp, #40	@ 0x28
 800801a:	af00      	add	r7, sp, #0
 800801c:	60f8      	str	r0, [r7, #12]
 800801e:	60b9      	str	r1, [r7, #8]
 8008020:	607a      	str	r2, [r7, #4]
 8008022:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008024:	2301      	movs	r3, #1
 8008026:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008028:	f7fe f8b0 	bl	800618c <HAL_GetTick>
 800802c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008034:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800803c:	887b      	ldrh	r3, [r7, #2]
 800803e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008040:	7ffb      	ldrb	r3, [r7, #31]
 8008042:	2b01      	cmp	r3, #1
 8008044:	d00c      	beq.n	8008060 <HAL_SPI_TransmitReceive+0x4a>
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800804c:	d106      	bne.n	800805c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d102      	bne.n	800805c <HAL_SPI_TransmitReceive+0x46>
 8008056:	7ffb      	ldrb	r3, [r7, #31]
 8008058:	2b04      	cmp	r3, #4
 800805a:	d001      	beq.n	8008060 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800805c:	2302      	movs	r3, #2
 800805e:	e17f      	b.n	8008360 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d005      	beq.n	8008072 <HAL_SPI_TransmitReceive+0x5c>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d002      	beq.n	8008072 <HAL_SPI_TransmitReceive+0x5c>
 800806c:	887b      	ldrh	r3, [r7, #2]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e174      	b.n	8008360 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800807c:	2b01      	cmp	r3, #1
 800807e:	d101      	bne.n	8008084 <HAL_SPI_TransmitReceive+0x6e>
 8008080:	2302      	movs	r3, #2
 8008082:	e16d      	b.n	8008360 <HAL_SPI_TransmitReceive+0x34a>
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b04      	cmp	r3, #4
 8008096:	d003      	beq.n	80080a0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2205      	movs	r2, #5
 800809c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2200      	movs	r2, #0
 80080a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	887a      	ldrh	r2, [r7, #2]
 80080b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	887a      	ldrh	r2, [r7, #2]
 80080b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	68ba      	ldr	r2, [r7, #8]
 80080bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	887a      	ldrh	r2, [r7, #2]
 80080c2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	887a      	ldrh	r2, [r7, #2]
 80080c8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2200      	movs	r2, #0
 80080ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2200      	movs	r2, #0
 80080d4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080e0:	2b40      	cmp	r3, #64	@ 0x40
 80080e2:	d007      	beq.n	80080f4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80080f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	68db      	ldr	r3, [r3, #12]
 80080f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080fc:	d17e      	bne.n	80081fc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	685b      	ldr	r3, [r3, #4]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d002      	beq.n	800810c <HAL_SPI_TransmitReceive+0xf6>
 8008106:	8afb      	ldrh	r3, [r7, #22]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d16c      	bne.n	80081e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008110:	881a      	ldrh	r2, [r3, #0]
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800811c:	1c9a      	adds	r2, r3, #2
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008126:	b29b      	uxth	r3, r3
 8008128:	3b01      	subs	r3, #1
 800812a:	b29a      	uxth	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008130:	e059      	b.n	80081e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	f003 0302 	and.w	r3, r3, #2
 800813c:	2b02      	cmp	r3, #2
 800813e:	d11b      	bne.n	8008178 <HAL_SPI_TransmitReceive+0x162>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008144:	b29b      	uxth	r3, r3
 8008146:	2b00      	cmp	r3, #0
 8008148:	d016      	beq.n	8008178 <HAL_SPI_TransmitReceive+0x162>
 800814a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814c:	2b01      	cmp	r3, #1
 800814e:	d113      	bne.n	8008178 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008154:	881a      	ldrh	r2, [r3, #0]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008160:	1c9a      	adds	r2, r3, #2
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800816a:	b29b      	uxth	r3, r3
 800816c:	3b01      	subs	r3, #1
 800816e:	b29a      	uxth	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008174:	2300      	movs	r3, #0
 8008176:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	689b      	ldr	r3, [r3, #8]
 800817e:	f003 0301 	and.w	r3, r3, #1
 8008182:	2b01      	cmp	r3, #1
 8008184:	d119      	bne.n	80081ba <HAL_SPI_TransmitReceive+0x1a4>
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800818a:	b29b      	uxth	r3, r3
 800818c:	2b00      	cmp	r3, #0
 800818e:	d014      	beq.n	80081ba <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	68da      	ldr	r2, [r3, #12]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800819a:	b292      	uxth	r2, r2
 800819c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081a2:	1c9a      	adds	r2, r3, #2
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	3b01      	subs	r3, #1
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80081b6:	2301      	movs	r3, #1
 80081b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80081ba:	f7fd ffe7 	bl	800618c <HAL_GetTick>
 80081be:	4602      	mov	r2, r0
 80081c0:	6a3b      	ldr	r3, [r7, #32]
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081c6:	429a      	cmp	r2, r3
 80081c8:	d80d      	bhi.n	80081e6 <HAL_SPI_TransmitReceive+0x1d0>
 80081ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d0:	d009      	beq.n	80081e6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80081e2:	2303      	movs	r3, #3
 80081e4:	e0bc      	b.n	8008360 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d1a0      	bne.n	8008132 <HAL_SPI_TransmitReceive+0x11c>
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d19b      	bne.n	8008132 <HAL_SPI_TransmitReceive+0x11c>
 80081fa:	e082      	b.n	8008302 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	685b      	ldr	r3, [r3, #4]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d002      	beq.n	800820a <HAL_SPI_TransmitReceive+0x1f4>
 8008204:	8afb      	ldrh	r3, [r7, #22]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d171      	bne.n	80082ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	330c      	adds	r3, #12
 8008214:	7812      	ldrb	r2, [r2, #0]
 8008216:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800821c:	1c5a      	adds	r2, r3, #1
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008226:	b29b      	uxth	r3, r3
 8008228:	3b01      	subs	r3, #1
 800822a:	b29a      	uxth	r2, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008230:	e05d      	b.n	80082ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	689b      	ldr	r3, [r3, #8]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b02      	cmp	r3, #2
 800823e:	d11c      	bne.n	800827a <HAL_SPI_TransmitReceive+0x264>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008244:	b29b      	uxth	r3, r3
 8008246:	2b00      	cmp	r3, #0
 8008248:	d017      	beq.n	800827a <HAL_SPI_TransmitReceive+0x264>
 800824a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824c:	2b01      	cmp	r3, #1
 800824e:	d114      	bne.n	800827a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	330c      	adds	r3, #12
 800825a:	7812      	ldrb	r2, [r2, #0]
 800825c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008262:	1c5a      	adds	r2, r3, #1
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800826c:	b29b      	uxth	r3, r3
 800826e:	3b01      	subs	r3, #1
 8008270:	b29a      	uxth	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008276:	2300      	movs	r3, #0
 8008278:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	f003 0301 	and.w	r3, r3, #1
 8008284:	2b01      	cmp	r3, #1
 8008286:	d119      	bne.n	80082bc <HAL_SPI_TransmitReceive+0x2a6>
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800828c:	b29b      	uxth	r3, r3
 800828e:	2b00      	cmp	r3, #0
 8008290:	d014      	beq.n	80082bc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	68da      	ldr	r2, [r3, #12]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800829c:	b2d2      	uxtb	r2, r2
 800829e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082a4:	1c5a      	adds	r2, r3, #1
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ae:	b29b      	uxth	r3, r3
 80082b0:	3b01      	subs	r3, #1
 80082b2:	b29a      	uxth	r2, r3
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082b8:	2301      	movs	r3, #1
 80082ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80082bc:	f7fd ff66 	bl	800618c <HAL_GetTick>
 80082c0:	4602      	mov	r2, r0
 80082c2:	6a3b      	ldr	r3, [r7, #32]
 80082c4:	1ad3      	subs	r3, r2, r3
 80082c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082c8:	429a      	cmp	r2, r3
 80082ca:	d803      	bhi.n	80082d4 <HAL_SPI_TransmitReceive+0x2be>
 80082cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d2:	d102      	bne.n	80082da <HAL_SPI_TransmitReceive+0x2c4>
 80082d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d109      	bne.n	80082ee <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	2201      	movs	r2, #1
 80082de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80082ea:	2303      	movs	r3, #3
 80082ec:	e038      	b.n	8008360 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d19c      	bne.n	8008232 <HAL_SPI_TransmitReceive+0x21c>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d197      	bne.n	8008232 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008302:	6a3a      	ldr	r2, [r7, #32]
 8008304:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008306:	68f8      	ldr	r0, [r7, #12]
 8008308:	f000 f8b6 	bl	8008478 <SPI_EndRxTxTransaction>
 800830c:	4603      	mov	r3, r0
 800830e:	2b00      	cmp	r3, #0
 8008310:	d008      	beq.n	8008324 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2220      	movs	r2, #32
 8008316:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2200      	movs	r2, #0
 800831c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e01d      	b.n	8008360 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d10a      	bne.n	8008342 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800832c:	2300      	movs	r3, #0
 800832e:	613b      	str	r3, [r7, #16]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	613b      	str	r3, [r7, #16]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	613b      	str	r3, [r7, #16]
 8008340:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2201      	movs	r2, #1
 8008346:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2200      	movs	r2, #0
 800834e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e000      	b.n	8008360 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800835e:	2300      	movs	r3, #0
  }
}
 8008360:	4618      	mov	r0, r3
 8008362:	3728      	adds	r7, #40	@ 0x28
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}

08008368 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b088      	sub	sp, #32
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	60b9      	str	r1, [r7, #8]
 8008372:	603b      	str	r3, [r7, #0]
 8008374:	4613      	mov	r3, r2
 8008376:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008378:	f7fd ff08 	bl	800618c <HAL_GetTick>
 800837c:	4602      	mov	r2, r0
 800837e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008380:	1a9b      	subs	r3, r3, r2
 8008382:	683a      	ldr	r2, [r7, #0]
 8008384:	4413      	add	r3, r2
 8008386:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008388:	f7fd ff00 	bl	800618c <HAL_GetTick>
 800838c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800838e:	4b39      	ldr	r3, [pc, #228]	@ (8008474 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	015b      	lsls	r3, r3, #5
 8008394:	0d1b      	lsrs	r3, r3, #20
 8008396:	69fa      	ldr	r2, [r7, #28]
 8008398:	fb02 f303 	mul.w	r3, r2, r3
 800839c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800839e:	e055      	b.n	800844c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083a6:	d051      	beq.n	800844c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80083a8:	f7fd fef0 	bl	800618c <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	69bb      	ldr	r3, [r7, #24]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	69fa      	ldr	r2, [r7, #28]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d902      	bls.n	80083be <SPI_WaitFlagStateUntilTimeout+0x56>
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d13d      	bne.n	800843a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	685a      	ldr	r2, [r3, #4]
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80083cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80083d6:	d111      	bne.n	80083fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	689b      	ldr	r3, [r3, #8]
 80083dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083e0:	d004      	beq.n	80083ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	689b      	ldr	r3, [r3, #8]
 80083e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083ea:	d107      	bne.n	80083fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008400:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008404:	d10f      	bne.n	8008426 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008414:	601a      	str	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681a      	ldr	r2, [r3, #0]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008424:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2201      	movs	r2, #1
 800842a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008436:	2303      	movs	r3, #3
 8008438:	e018      	b.n	800846c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d102      	bne.n	8008446 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008440:	2300      	movs	r3, #0
 8008442:	61fb      	str	r3, [r7, #28]
 8008444:	e002      	b.n	800844c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	3b01      	subs	r3, #1
 800844a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	689a      	ldr	r2, [r3, #8]
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	4013      	ands	r3, r2
 8008456:	68ba      	ldr	r2, [r7, #8]
 8008458:	429a      	cmp	r2, r3
 800845a:	bf0c      	ite	eq
 800845c:	2301      	moveq	r3, #1
 800845e:	2300      	movne	r3, #0
 8008460:	b2db      	uxtb	r3, r3
 8008462:	461a      	mov	r2, r3
 8008464:	79fb      	ldrb	r3, [r7, #7]
 8008466:	429a      	cmp	r2, r3
 8008468:	d19a      	bne.n	80083a0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	3720      	adds	r7, #32
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}
 8008474:	20000018 	.word	0x20000018

08008478 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b088      	sub	sp, #32
 800847c:	af02      	add	r7, sp, #8
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	9300      	str	r3, [sp, #0]
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	2201      	movs	r2, #1
 800848c:	2102      	movs	r1, #2
 800848e:	68f8      	ldr	r0, [r7, #12]
 8008490:	f7ff ff6a 	bl	8008368 <SPI_WaitFlagStateUntilTimeout>
 8008494:	4603      	mov	r3, r0
 8008496:	2b00      	cmp	r3, #0
 8008498:	d007      	beq.n	80084aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800849e:	f043 0220 	orr.w	r2, r3, #32
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80084a6:	2303      	movs	r3, #3
 80084a8:	e032      	b.n	8008510 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80084aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008518 <SPI_EndRxTxTransaction+0xa0>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a1b      	ldr	r2, [pc, #108]	@ (800851c <SPI_EndRxTxTransaction+0xa4>)
 80084b0:	fba2 2303 	umull	r2, r3, r2, r3
 80084b4:	0d5b      	lsrs	r3, r3, #21
 80084b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80084ba:	fb02 f303 	mul.w	r3, r2, r3
 80084be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084c8:	d112      	bne.n	80084f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	9300      	str	r3, [sp, #0]
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	2200      	movs	r2, #0
 80084d2:	2180      	movs	r1, #128	@ 0x80
 80084d4:	68f8      	ldr	r0, [r7, #12]
 80084d6:	f7ff ff47 	bl	8008368 <SPI_WaitFlagStateUntilTimeout>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d016      	beq.n	800850e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084e4:	f043 0220 	orr.w	r2, r3, #32
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80084ec:	2303      	movs	r3, #3
 80084ee:	e00f      	b.n	8008510 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d00a      	beq.n	800850c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	3b01      	subs	r3, #1
 80084fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008506:	2b80      	cmp	r3, #128	@ 0x80
 8008508:	d0f2      	beq.n	80084f0 <SPI_EndRxTxTransaction+0x78>
 800850a:	e000      	b.n	800850e <SPI_EndRxTxTransaction+0x96>
        break;
 800850c:	bf00      	nop
  }

  return HAL_OK;
 800850e:	2300      	movs	r3, #0
}
 8008510:	4618      	mov	r0, r3
 8008512:	3718      	adds	r7, #24
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	20000018 	.word	0x20000018
 800851c:	165e9f81 	.word	0x165e9f81

08008520 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b082      	sub	sp, #8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d101      	bne.n	8008532 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e041      	b.n	80085b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008538:	b2db      	uxtb	r3, r3
 800853a:	2b00      	cmp	r3, #0
 800853c:	d106      	bne.n	800854c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f7fd fc24 	bl	8005d94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2202      	movs	r2, #2
 8008550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	3304      	adds	r3, #4
 800855c:	4619      	mov	r1, r3
 800855e:	4610      	mov	r0, r2
 8008560:	f000 f9da 	bl	8008918 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2201      	movs	r2, #1
 8008580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2201      	movs	r2, #1
 8008598:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2201      	movs	r2, #1
 80085a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	2201      	movs	r2, #1
 80085b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80085b4:	2300      	movs	r3, #0
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b082      	sub	sp, #8
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d101      	bne.n	80085d0 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	e041      	b.n	8008654 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d106      	bne.n	80085ea <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80085e4:	6878      	ldr	r0, [r7, #4]
 80085e6:	f7fd fbf7 	bl	8005dd8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	2202      	movs	r2, #2
 80085ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	3304      	adds	r3, #4
 80085fa:	4619      	mov	r1, r3
 80085fc:	4610      	mov	r0, r2
 80085fe:	f000 f98b 	bl	8008918 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2201      	movs	r2, #1
 8008606:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2201      	movs	r2, #1
 800860e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2201      	movs	r2, #1
 8008616:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2201      	movs	r2, #1
 800861e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2201      	movs	r2, #1
 8008626:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2201      	movs	r2, #1
 800862e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2201      	movs	r2, #1
 8008636:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2201      	movs	r2, #1
 800863e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2201      	movs	r2, #1
 8008646:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2201      	movs	r2, #1
 800864e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3708      	adds	r7, #8
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b086      	sub	sp, #24
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008668:	2300      	movs	r3, #0
 800866a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008672:	2b01      	cmp	r3, #1
 8008674:	d101      	bne.n	800867a <HAL_TIM_IC_ConfigChannel+0x1e>
 8008676:	2302      	movs	r3, #2
 8008678:	e088      	b.n	800878c <HAL_TIM_IC_ConfigChannel+0x130>
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	2201      	movs	r2, #1
 800867e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d11b      	bne.n	80086c0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008698:	f000 fb94 	bl	8008dc4 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	699a      	ldr	r2, [r3, #24]
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f022 020c 	bic.w	r2, r2, #12
 80086aa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	6999      	ldr	r1, [r3, #24]
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	689a      	ldr	r2, [r3, #8]
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	430a      	orrs	r2, r1
 80086bc:	619a      	str	r2, [r3, #24]
 80086be:	e060      	b.n	8008782 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2b04      	cmp	r3, #4
 80086c4:	d11c      	bne.n	8008700 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80086ca:	68bb      	ldr	r3, [r7, #8]
 80086cc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80086d2:	68bb      	ldr	r3, [r7, #8]
 80086d4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80086d6:	f000 fbe9 	bl	8008eac <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	699a      	ldr	r2, [r3, #24]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80086e8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	6999      	ldr	r1, [r3, #24]
 80086f0:	68bb      	ldr	r3, [r7, #8]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	021a      	lsls	r2, r3, #8
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	430a      	orrs	r2, r1
 80086fc:	619a      	str	r2, [r3, #24]
 80086fe:	e040      	b.n	8008782 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	2b08      	cmp	r3, #8
 8008704:	d11b      	bne.n	800873e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008716:	f000 fc06 	bl	8008f26 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	69da      	ldr	r2, [r3, #28]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f022 020c 	bic.w	r2, r2, #12
 8008728:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	69d9      	ldr	r1, [r3, #28]
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	689a      	ldr	r2, [r3, #8]
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	430a      	orrs	r2, r1
 800873a:	61da      	str	r2, [r3, #28]
 800873c:	e021      	b.n	8008782 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	2b0c      	cmp	r3, #12
 8008742:	d11c      	bne.n	800877e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008754:	f000 fc23 	bl	8008f9e <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	69da      	ldr	r2, [r3, #28]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008766:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	69d9      	ldr	r1, [r3, #28]
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	021a      	lsls	r2, r3, #8
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	430a      	orrs	r2, r1
 800877a:	61da      	str	r2, [r3, #28]
 800877c:	e001      	b.n	8008782 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800877e:	2301      	movs	r3, #1
 8008780:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2200      	movs	r2, #0
 8008786:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800878a:	7dfb      	ldrb	r3, [r7, #23]
}
 800878c:	4618      	mov	r0, r3
 800878e:	3718      	adds	r7, #24
 8008790:	46bd      	mov	sp, r7
 8008792:	bd80      	pop	{r7, pc}

08008794 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b086      	sub	sp, #24
 8008798:	af00      	add	r7, sp, #0
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087a0:	2300      	movs	r3, #0
 80087a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d101      	bne.n	80087b2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087ae:	2302      	movs	r3, #2
 80087b0:	e0ae      	b.n	8008910 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2b0c      	cmp	r3, #12
 80087be:	f200 809f 	bhi.w	8008900 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80087c2:	a201      	add	r2, pc, #4	@ (adr r2, 80087c8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80087c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c8:	080087fd 	.word	0x080087fd
 80087cc:	08008901 	.word	0x08008901
 80087d0:	08008901 	.word	0x08008901
 80087d4:	08008901 	.word	0x08008901
 80087d8:	0800883d 	.word	0x0800883d
 80087dc:	08008901 	.word	0x08008901
 80087e0:	08008901 	.word	0x08008901
 80087e4:	08008901 	.word	0x08008901
 80087e8:	0800887f 	.word	0x0800887f
 80087ec:	08008901 	.word	0x08008901
 80087f0:	08008901 	.word	0x08008901
 80087f4:	08008901 	.word	0x08008901
 80087f8:	080088bf 	.word	0x080088bf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68b9      	ldr	r1, [r7, #8]
 8008802:	4618      	mov	r0, r3
 8008804:	f000 f92e 	bl	8008a64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	699a      	ldr	r2, [r3, #24]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f042 0208 	orr.w	r2, r2, #8
 8008816:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	699a      	ldr	r2, [r3, #24]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f022 0204 	bic.w	r2, r2, #4
 8008826:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	6999      	ldr	r1, [r3, #24]
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	691a      	ldr	r2, [r3, #16]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	430a      	orrs	r2, r1
 8008838:	619a      	str	r2, [r3, #24]
      break;
 800883a:	e064      	b.n	8008906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	68b9      	ldr	r1, [r7, #8]
 8008842:	4618      	mov	r0, r3
 8008844:	f000 f97e 	bl	8008b44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	699a      	ldr	r2, [r3, #24]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008856:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	699a      	ldr	r2, [r3, #24]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008866:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	6999      	ldr	r1, [r3, #24]
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	021a      	lsls	r2, r3, #8
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	430a      	orrs	r2, r1
 800887a:	619a      	str	r2, [r3, #24]
      break;
 800887c:	e043      	b.n	8008906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	68b9      	ldr	r1, [r7, #8]
 8008884:	4618      	mov	r0, r3
 8008886:	f000 f9d3 	bl	8008c30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	69da      	ldr	r2, [r3, #28]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f042 0208 	orr.w	r2, r2, #8
 8008898:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	69da      	ldr	r2, [r3, #28]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f022 0204 	bic.w	r2, r2, #4
 80088a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	69d9      	ldr	r1, [r3, #28]
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	691a      	ldr	r2, [r3, #16]
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	430a      	orrs	r2, r1
 80088ba:	61da      	str	r2, [r3, #28]
      break;
 80088bc:	e023      	b.n	8008906 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	68b9      	ldr	r1, [r7, #8]
 80088c4:	4618      	mov	r0, r3
 80088c6:	f000 fa27 	bl	8008d18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	69da      	ldr	r2, [r3, #28]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80088d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	69da      	ldr	r2, [r3, #28]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80088e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69d9      	ldr	r1, [r3, #28]
 80088f0:	68bb      	ldr	r3, [r7, #8]
 80088f2:	691b      	ldr	r3, [r3, #16]
 80088f4:	021a      	lsls	r2, r3, #8
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	61da      	str	r2, [r3, #28]
      break;
 80088fe:	e002      	b.n	8008906 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008900:	2301      	movs	r3, #1
 8008902:	75fb      	strb	r3, [r7, #23]
      break;
 8008904:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	2200      	movs	r2, #0
 800890a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800890e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008910:	4618      	mov	r0, r3
 8008912:	3718      	adds	r7, #24
 8008914:	46bd      	mov	sp, r7
 8008916:	bd80      	pop	{r7, pc}

08008918 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
 8008920:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	4a43      	ldr	r2, [pc, #268]	@ (8008a38 <TIM_Base_SetConfig+0x120>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d013      	beq.n	8008958 <TIM_Base_SetConfig+0x40>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008936:	d00f      	beq.n	8008958 <TIM_Base_SetConfig+0x40>
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a40      	ldr	r2, [pc, #256]	@ (8008a3c <TIM_Base_SetConfig+0x124>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d00b      	beq.n	8008958 <TIM_Base_SetConfig+0x40>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	4a3f      	ldr	r2, [pc, #252]	@ (8008a40 <TIM_Base_SetConfig+0x128>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d007      	beq.n	8008958 <TIM_Base_SetConfig+0x40>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4a3e      	ldr	r2, [pc, #248]	@ (8008a44 <TIM_Base_SetConfig+0x12c>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d003      	beq.n	8008958 <TIM_Base_SetConfig+0x40>
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	4a3d      	ldr	r2, [pc, #244]	@ (8008a48 <TIM_Base_SetConfig+0x130>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d108      	bne.n	800896a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800895e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	68fa      	ldr	r2, [r7, #12]
 8008966:	4313      	orrs	r3, r2
 8008968:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	4a32      	ldr	r2, [pc, #200]	@ (8008a38 <TIM_Base_SetConfig+0x120>)
 800896e:	4293      	cmp	r3, r2
 8008970:	d02b      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008978:	d027      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a2f      	ldr	r2, [pc, #188]	@ (8008a3c <TIM_Base_SetConfig+0x124>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d023      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4a2e      	ldr	r2, [pc, #184]	@ (8008a40 <TIM_Base_SetConfig+0x128>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d01f      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a2d      	ldr	r2, [pc, #180]	@ (8008a44 <TIM_Base_SetConfig+0x12c>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d01b      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	4a2c      	ldr	r2, [pc, #176]	@ (8008a48 <TIM_Base_SetConfig+0x130>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d017      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4a2b      	ldr	r2, [pc, #172]	@ (8008a4c <TIM_Base_SetConfig+0x134>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d013      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4a2a      	ldr	r2, [pc, #168]	@ (8008a50 <TIM_Base_SetConfig+0x138>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d00f      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4a29      	ldr	r2, [pc, #164]	@ (8008a54 <TIM_Base_SetConfig+0x13c>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d00b      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a28      	ldr	r2, [pc, #160]	@ (8008a58 <TIM_Base_SetConfig+0x140>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d007      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4a27      	ldr	r2, [pc, #156]	@ (8008a5c <TIM_Base_SetConfig+0x144>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d003      	beq.n	80089ca <TIM_Base_SetConfig+0xb2>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	4a26      	ldr	r2, [pc, #152]	@ (8008a60 <TIM_Base_SetConfig+0x148>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d108      	bne.n	80089dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	68db      	ldr	r3, [r3, #12]
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	4313      	orrs	r3, r2
 80089da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	4313      	orrs	r3, r2
 80089e8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	689a      	ldr	r2, [r3, #8]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	681a      	ldr	r2, [r3, #0]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4a0e      	ldr	r2, [pc, #56]	@ (8008a38 <TIM_Base_SetConfig+0x120>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d003      	beq.n	8008a0a <TIM_Base_SetConfig+0xf2>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a10      	ldr	r2, [pc, #64]	@ (8008a48 <TIM_Base_SetConfig+0x130>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d103      	bne.n	8008a12 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	691a      	ldr	r2, [r3, #16]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f043 0204 	orr.w	r2, r3, #4
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	2201      	movs	r2, #1
 8008a22:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	601a      	str	r2, [r3, #0]
}
 8008a2a:	bf00      	nop
 8008a2c:	3714      	adds	r7, #20
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop
 8008a38:	40010000 	.word	0x40010000
 8008a3c:	40000400 	.word	0x40000400
 8008a40:	40000800 	.word	0x40000800
 8008a44:	40000c00 	.word	0x40000c00
 8008a48:	40010400 	.word	0x40010400
 8008a4c:	40014000 	.word	0x40014000
 8008a50:	40014400 	.word	0x40014400
 8008a54:	40014800 	.word	0x40014800
 8008a58:	40001800 	.word	0x40001800
 8008a5c:	40001c00 	.word	0x40001c00
 8008a60:	40002000 	.word	0x40002000

08008a64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b087      	sub	sp, #28
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
 8008a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	6a1b      	ldr	r3, [r3, #32]
 8008a72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a1b      	ldr	r3, [r3, #32]
 8008a78:	f023 0201 	bic.w	r2, r3, #1
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	685b      	ldr	r3, [r3, #4]
 8008a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	699b      	ldr	r3, [r3, #24]
 8008a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f023 0303 	bic.w	r3, r3, #3
 8008a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	f023 0302 	bic.w	r3, r3, #2
 8008aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	697a      	ldr	r2, [r7, #20]
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	4a20      	ldr	r2, [pc, #128]	@ (8008b3c <TIM_OC1_SetConfig+0xd8>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d003      	beq.n	8008ac8 <TIM_OC1_SetConfig+0x64>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	4a1f      	ldr	r2, [pc, #124]	@ (8008b40 <TIM_OC1_SetConfig+0xdc>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d10c      	bne.n	8008ae2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	f023 0308 	bic.w	r3, r3, #8
 8008ace:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	697a      	ldr	r2, [r7, #20]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f023 0304 	bic.w	r3, r3, #4
 8008ae0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	4a15      	ldr	r2, [pc, #84]	@ (8008b3c <TIM_OC1_SetConfig+0xd8>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d003      	beq.n	8008af2 <TIM_OC1_SetConfig+0x8e>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	4a14      	ldr	r2, [pc, #80]	@ (8008b40 <TIM_OC1_SetConfig+0xdc>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d111      	bne.n	8008b16 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008af8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008afa:	693b      	ldr	r3, [r7, #16]
 8008afc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008b00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	695b      	ldr	r3, [r3, #20]
 8008b06:	693a      	ldr	r2, [r7, #16]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	699b      	ldr	r3, [r3, #24]
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	693a      	ldr	r2, [r7, #16]
 8008b1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	68fa      	ldr	r2, [r7, #12]
 8008b20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	685a      	ldr	r2, [r3, #4]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	697a      	ldr	r2, [r7, #20]
 8008b2e:	621a      	str	r2, [r3, #32]
}
 8008b30:	bf00      	nop
 8008b32:	371c      	adds	r7, #28
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr
 8008b3c:	40010000 	.word	0x40010000
 8008b40:	40010400 	.word	0x40010400

08008b44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b087      	sub	sp, #28
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6a1b      	ldr	r3, [r3, #32]
 8008b58:	f023 0210 	bic.w	r2, r3, #16
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	699b      	ldr	r3, [r3, #24]
 8008b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	021b      	lsls	r3, r3, #8
 8008b82:	68fa      	ldr	r2, [r7, #12]
 8008b84:	4313      	orrs	r3, r2
 8008b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008b88:	697b      	ldr	r3, [r7, #20]
 8008b8a:	f023 0320 	bic.w	r3, r3, #32
 8008b8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	689b      	ldr	r3, [r3, #8]
 8008b94:	011b      	lsls	r3, r3, #4
 8008b96:	697a      	ldr	r2, [r7, #20]
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	4a22      	ldr	r2, [pc, #136]	@ (8008c28 <TIM_OC2_SetConfig+0xe4>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d003      	beq.n	8008bac <TIM_OC2_SetConfig+0x68>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	4a21      	ldr	r2, [pc, #132]	@ (8008c2c <TIM_OC2_SetConfig+0xe8>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d10d      	bne.n	8008bc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	68db      	ldr	r3, [r3, #12]
 8008bb8:	011b      	lsls	r3, r3, #4
 8008bba:	697a      	ldr	r2, [r7, #20]
 8008bbc:	4313      	orrs	r3, r2
 8008bbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008bc6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a17      	ldr	r2, [pc, #92]	@ (8008c28 <TIM_OC2_SetConfig+0xe4>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d003      	beq.n	8008bd8 <TIM_OC2_SetConfig+0x94>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a16      	ldr	r2, [pc, #88]	@ (8008c2c <TIM_OC2_SetConfig+0xe8>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d113      	bne.n	8008c00 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008bde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008be6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008be8:	683b      	ldr	r3, [r7, #0]
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	009b      	lsls	r3, r3, #2
 8008bee:	693a      	ldr	r2, [r7, #16]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	699b      	ldr	r3, [r3, #24]
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	693a      	ldr	r2, [r7, #16]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	693a      	ldr	r2, [r7, #16]
 8008c04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	685a      	ldr	r2, [r3, #4]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	697a      	ldr	r2, [r7, #20]
 8008c18:	621a      	str	r2, [r3, #32]
}
 8008c1a:	bf00      	nop
 8008c1c:	371c      	adds	r7, #28
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c24:	4770      	bx	lr
 8008c26:	bf00      	nop
 8008c28:	40010000 	.word	0x40010000
 8008c2c:	40010400 	.word	0x40010400

08008c30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b087      	sub	sp, #28
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a1b      	ldr	r3, [r3, #32]
 8008c3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	6a1b      	ldr	r3, [r3, #32]
 8008c44:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	69db      	ldr	r3, [r3, #28]
 8008c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f023 0303 	bic.w	r3, r3, #3
 8008c66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008c78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	689b      	ldr	r3, [r3, #8]
 8008c7e:	021b      	lsls	r3, r3, #8
 8008c80:	697a      	ldr	r2, [r7, #20]
 8008c82:	4313      	orrs	r3, r2
 8008c84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a21      	ldr	r2, [pc, #132]	@ (8008d10 <TIM_OC3_SetConfig+0xe0>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d003      	beq.n	8008c96 <TIM_OC3_SetConfig+0x66>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	4a20      	ldr	r2, [pc, #128]	@ (8008d14 <TIM_OC3_SetConfig+0xe4>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d10d      	bne.n	8008cb2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008c9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	68db      	ldr	r3, [r3, #12]
 8008ca2:	021b      	lsls	r3, r3, #8
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008cb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a16      	ldr	r2, [pc, #88]	@ (8008d10 <TIM_OC3_SetConfig+0xe0>)
 8008cb6:	4293      	cmp	r3, r2
 8008cb8:	d003      	beq.n	8008cc2 <TIM_OC3_SetConfig+0x92>
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a15      	ldr	r2, [pc, #84]	@ (8008d14 <TIM_OC3_SetConfig+0xe4>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d113      	bne.n	8008cea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008cc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	695b      	ldr	r3, [r3, #20]
 8008cd6:	011b      	lsls	r3, r3, #4
 8008cd8:	693a      	ldr	r2, [r7, #16]
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	699b      	ldr	r3, [r3, #24]
 8008ce2:	011b      	lsls	r3, r3, #4
 8008ce4:	693a      	ldr	r2, [r7, #16]
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68fa      	ldr	r2, [r7, #12]
 8008cf4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	685a      	ldr	r2, [r3, #4]
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	697a      	ldr	r2, [r7, #20]
 8008d02:	621a      	str	r2, [r3, #32]
}
 8008d04:	bf00      	nop
 8008d06:	371c      	adds	r7, #28
 8008d08:	46bd      	mov	sp, r7
 8008d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0e:	4770      	bx	lr
 8008d10:	40010000 	.word	0x40010000
 8008d14:	40010400 	.word	0x40010400

08008d18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b087      	sub	sp, #28
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]
 8008d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6a1b      	ldr	r3, [r3, #32]
 8008d26:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6a1b      	ldr	r3, [r3, #32]
 8008d2c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	69db      	ldr	r3, [r3, #28]
 8008d3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	021b      	lsls	r3, r3, #8
 8008d56:	68fa      	ldr	r2, [r7, #12]
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008d62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008d64:	683b      	ldr	r3, [r7, #0]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	031b      	lsls	r3, r3, #12
 8008d6a:	693a      	ldr	r2, [r7, #16]
 8008d6c:	4313      	orrs	r3, r2
 8008d6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	4a12      	ldr	r2, [pc, #72]	@ (8008dbc <TIM_OC4_SetConfig+0xa4>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d003      	beq.n	8008d80 <TIM_OC4_SetConfig+0x68>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4a11      	ldr	r2, [pc, #68]	@ (8008dc0 <TIM_OC4_SetConfig+0xa8>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d109      	bne.n	8008d94 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008d86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	695b      	ldr	r3, [r3, #20]
 8008d8c:	019b      	lsls	r3, r3, #6
 8008d8e:	697a      	ldr	r2, [r7, #20]
 8008d90:	4313      	orrs	r3, r2
 8008d92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	697a      	ldr	r2, [r7, #20]
 8008d98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	68fa      	ldr	r2, [r7, #12]
 8008d9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	685a      	ldr	r2, [r3, #4]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	693a      	ldr	r2, [r7, #16]
 8008dac:	621a      	str	r2, [r3, #32]
}
 8008dae:	bf00      	nop
 8008db0:	371c      	adds	r7, #28
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	40010000 	.word	0x40010000
 8008dc0:	40010400 	.word	0x40010400

08008dc4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b087      	sub	sp, #28
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	60f8      	str	r0, [r7, #12]
 8008dcc:	60b9      	str	r1, [r7, #8]
 8008dce:	607a      	str	r2, [r7, #4]
 8008dd0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	6a1b      	ldr	r3, [r3, #32]
 8008dd6:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6a1b      	ldr	r3, [r3, #32]
 8008ddc:	f023 0201 	bic.w	r2, r3, #1
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	699b      	ldr	r3, [r3, #24]
 8008de8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	4a28      	ldr	r2, [pc, #160]	@ (8008e90 <TIM_TI1_SetConfig+0xcc>)
 8008dee:	4293      	cmp	r3, r2
 8008df0:	d01b      	beq.n	8008e2a <TIM_TI1_SetConfig+0x66>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008df8:	d017      	beq.n	8008e2a <TIM_TI1_SetConfig+0x66>
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	4a25      	ldr	r2, [pc, #148]	@ (8008e94 <TIM_TI1_SetConfig+0xd0>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d013      	beq.n	8008e2a <TIM_TI1_SetConfig+0x66>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	4a24      	ldr	r2, [pc, #144]	@ (8008e98 <TIM_TI1_SetConfig+0xd4>)
 8008e06:	4293      	cmp	r3, r2
 8008e08:	d00f      	beq.n	8008e2a <TIM_TI1_SetConfig+0x66>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	4a23      	ldr	r2, [pc, #140]	@ (8008e9c <TIM_TI1_SetConfig+0xd8>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d00b      	beq.n	8008e2a <TIM_TI1_SetConfig+0x66>
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	4a22      	ldr	r2, [pc, #136]	@ (8008ea0 <TIM_TI1_SetConfig+0xdc>)
 8008e16:	4293      	cmp	r3, r2
 8008e18:	d007      	beq.n	8008e2a <TIM_TI1_SetConfig+0x66>
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	4a21      	ldr	r2, [pc, #132]	@ (8008ea4 <TIM_TI1_SetConfig+0xe0>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d003      	beq.n	8008e2a <TIM_TI1_SetConfig+0x66>
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	4a20      	ldr	r2, [pc, #128]	@ (8008ea8 <TIM_TI1_SetConfig+0xe4>)
 8008e26:	4293      	cmp	r3, r2
 8008e28:	d101      	bne.n	8008e2e <TIM_TI1_SetConfig+0x6a>
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e000      	b.n	8008e30 <TIM_TI1_SetConfig+0x6c>
 8008e2e:	2300      	movs	r3, #0
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d008      	beq.n	8008e46 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008e34:	697b      	ldr	r3, [r7, #20]
 8008e36:	f023 0303 	bic.w	r3, r3, #3
 8008e3a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	617b      	str	r3, [r7, #20]
 8008e44:	e003      	b.n	8008e4e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	f043 0301 	orr.w	r3, r3, #1
 8008e4c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	011b      	lsls	r3, r3, #4
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	697a      	ldr	r2, [r7, #20]
 8008e5e:	4313      	orrs	r3, r2
 8008e60:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	f023 030a 	bic.w	r3, r3, #10
 8008e68:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	f003 030a 	and.w	r3, r3, #10
 8008e70:	693a      	ldr	r2, [r7, #16]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	697a      	ldr	r2, [r7, #20]
 8008e7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	693a      	ldr	r2, [r7, #16]
 8008e80:	621a      	str	r2, [r3, #32]
}
 8008e82:	bf00      	nop
 8008e84:	371c      	adds	r7, #28
 8008e86:	46bd      	mov	sp, r7
 8008e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8c:	4770      	bx	lr
 8008e8e:	bf00      	nop
 8008e90:	40010000 	.word	0x40010000
 8008e94:	40000400 	.word	0x40000400
 8008e98:	40000800 	.word	0x40000800
 8008e9c:	40000c00 	.word	0x40000c00
 8008ea0:	40010400 	.word	0x40010400
 8008ea4:	40014000 	.word	0x40014000
 8008ea8:	40001800 	.word	0x40001800

08008eac <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b087      	sub	sp, #28
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	607a      	str	r2, [r7, #4]
 8008eb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	6a1b      	ldr	r3, [r3, #32]
 8008ec4:	f023 0210 	bic.w	r2, r3, #16
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	699b      	ldr	r3, [r3, #24]
 8008ed0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ed8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	021b      	lsls	r3, r3, #8
 8008ede:	693a      	ldr	r2, [r7, #16]
 8008ee0:	4313      	orrs	r3, r2
 8008ee2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008eea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	031b      	lsls	r3, r3, #12
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	693a      	ldr	r2, [r7, #16]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008efe:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008f08:	697a      	ldr	r2, [r7, #20]
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	693a      	ldr	r2, [r7, #16]
 8008f12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	697a      	ldr	r2, [r7, #20]
 8008f18:	621a      	str	r2, [r3, #32]
}
 8008f1a:	bf00      	nop
 8008f1c:	371c      	adds	r7, #28
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f24:	4770      	bx	lr

08008f26 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008f26:	b480      	push	{r7}
 8008f28:	b087      	sub	sp, #28
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	60f8      	str	r0, [r7, #12]
 8008f2e:	60b9      	str	r1, [r7, #8]
 8008f30:	607a      	str	r2, [r7, #4]
 8008f32:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	6a1b      	ldr	r3, [r3, #32]
 8008f38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	6a1b      	ldr	r3, [r3, #32]
 8008f3e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	69db      	ldr	r3, [r3, #28]
 8008f4a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	f023 0303 	bic.w	r3, r3, #3
 8008f52:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008f54:	693a      	ldr	r2, [r7, #16]
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f62:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	011b      	lsls	r3, r3, #4
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	693a      	ldr	r2, [r7, #16]
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008f76:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	021b      	lsls	r3, r3, #8
 8008f7c:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8008f80:	697a      	ldr	r2, [r7, #20]
 8008f82:	4313      	orrs	r3, r2
 8008f84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	693a      	ldr	r2, [r7, #16]
 8008f8a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	697a      	ldr	r2, [r7, #20]
 8008f90:	621a      	str	r2, [r3, #32]
}
 8008f92:	bf00      	nop
 8008f94:	371c      	adds	r7, #28
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b087      	sub	sp, #28
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	60f8      	str	r0, [r7, #12]
 8008fa6:	60b9      	str	r1, [r7, #8]
 8008fa8:	607a      	str	r2, [r7, #4]
 8008faa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	6a1b      	ldr	r3, [r3, #32]
 8008fb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6a1b      	ldr	r3, [r3, #32]
 8008fb6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	69db      	ldr	r3, [r3, #28]
 8008fc2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fca:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	021b      	lsls	r3, r3, #8
 8008fd0:	693a      	ldr	r2, [r7, #16]
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008fdc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	031b      	lsls	r3, r3, #12
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	693a      	ldr	r2, [r7, #16]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008fea:	697b      	ldr	r3, [r7, #20]
 8008fec:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8008ff0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	031b      	lsls	r3, r3, #12
 8008ff6:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	4313      	orrs	r3, r2
 8008ffe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	693a      	ldr	r2, [r7, #16]
 8009004:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	697a      	ldr	r2, [r7, #20]
 800900a:	621a      	str	r2, [r3, #32]
}
 800900c:	bf00      	nop
 800900e:	371c      	adds	r7, #28
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009028:	2b01      	cmp	r3, #1
 800902a:	d101      	bne.n	8009030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800902c:	2302      	movs	r3, #2
 800902e:	e05a      	b.n	80090e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	2201      	movs	r2, #1
 8009034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2202      	movs	r2, #2
 800903c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	689b      	ldr	r3, [r3, #8]
 800904e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009056:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	4313      	orrs	r3, r2
 8009060:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a21      	ldr	r2, [pc, #132]	@ (80090f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d022      	beq.n	80090ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800907c:	d01d      	beq.n	80090ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	4a1d      	ldr	r2, [pc, #116]	@ (80090f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009084:	4293      	cmp	r3, r2
 8009086:	d018      	beq.n	80090ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a1b      	ldr	r2, [pc, #108]	@ (80090fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d013      	beq.n	80090ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a1a      	ldr	r2, [pc, #104]	@ (8009100 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d00e      	beq.n	80090ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4a18      	ldr	r2, [pc, #96]	@ (8009104 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d009      	beq.n	80090ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	4a17      	ldr	r2, [pc, #92]	@ (8009108 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80090ac:	4293      	cmp	r3, r2
 80090ae:	d004      	beq.n	80090ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	4a15      	ldr	r2, [pc, #84]	@ (800910c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80090b6:	4293      	cmp	r3, r2
 80090b8:	d10c      	bne.n	80090d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	68ba      	ldr	r2, [r7, #8]
 80090c8:	4313      	orrs	r3, r2
 80090ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	68ba      	ldr	r2, [r7, #8]
 80090d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2201      	movs	r2, #1
 80090d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2200      	movs	r2, #0
 80090e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3714      	adds	r7, #20
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	40010000 	.word	0x40010000
 80090f8:	40000400 	.word	0x40000400
 80090fc:	40000800 	.word	0x40000800
 8009100:	40000c00 	.word	0x40000c00
 8009104:	40010400 	.word	0x40010400
 8009108:	40014000 	.word	0x40014000
 800910c:	40001800 	.word	0x40001800

08009110 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009110:	b480      	push	{r7}
 8009112:	b085      	sub	sp, #20
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
 8009118:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800911a:	2300      	movs	r3, #0
 800911c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009124:	2b01      	cmp	r3, #1
 8009126:	d101      	bne.n	800912c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009128:	2302      	movs	r3, #2
 800912a:	e03d      	b.n	80091a8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	4313      	orrs	r3, r2
 8009140:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	689b      	ldr	r3, [r3, #8]
 800914c:	4313      	orrs	r3, r2
 800914e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	685b      	ldr	r3, [r3, #4]
 800915a:	4313      	orrs	r3, r2
 800915c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4313      	orrs	r3, r2
 800916a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	691b      	ldr	r3, [r3, #16]
 8009176:	4313      	orrs	r3, r2
 8009178:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	4313      	orrs	r3, r2
 8009186:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	69db      	ldr	r3, [r3, #28]
 8009192:	4313      	orrs	r3, r2
 8009194:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3714      	adds	r7, #20
 80091ac:	46bd      	mov	sp, r7
 80091ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b2:	4770      	bx	lr

080091b4 <pack_left_shift_u8>:

static inline uint8_t pack_left_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	4603      	mov	r3, r0
 80091bc:	71fb      	strb	r3, [r7, #7]
 80091be:	460b      	mov	r3, r1
 80091c0:	71bb      	strb	r3, [r7, #6]
 80091c2:	4613      	mov	r3, r2
 80091c4:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 80091c6:	79fa      	ldrb	r2, [r7, #7]
 80091c8:	79bb      	ldrb	r3, [r7, #6]
 80091ca:	fa02 f303 	lsl.w	r3, r2, r3
 80091ce:	b2da      	uxtb	r2, r3
 80091d0:	797b      	ldrb	r3, [r7, #5]
 80091d2:	4013      	ands	r3, r2
 80091d4:	b2db      	uxtb	r3, r3
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 80091e2:	b480      	push	{r7}
 80091e4:	b083      	sub	sp, #12
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	4603      	mov	r3, r0
 80091ea:	80fb      	strh	r3, [r7, #6]
 80091ec:	460b      	mov	r3, r1
 80091ee:	717b      	strb	r3, [r7, #5]
 80091f0:	4613      	mov	r3, r2
 80091f2:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 80091f4:	88fa      	ldrh	r2, [r7, #6]
 80091f6:	797b      	ldrb	r3, [r7, #5]
 80091f8:	fa02 f303 	lsl.w	r3, r2, r3
 80091fc:	b2da      	uxtb	r2, r3
 80091fe:	793b      	ldrb	r3, [r7, #4]
 8009200:	4013      	ands	r3, r2
 8009202:	b2db      	uxtb	r3, r3
}
 8009204:	4618      	mov	r0, r3
 8009206:	370c      	adds	r7, #12
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr

08009210 <pack_right_shift_u8>:

static inline uint8_t pack_right_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 8009210:	b480      	push	{r7}
 8009212:	b083      	sub	sp, #12
 8009214:	af00      	add	r7, sp, #0
 8009216:	4603      	mov	r3, r0
 8009218:	71fb      	strb	r3, [r7, #7]
 800921a:	460b      	mov	r3, r1
 800921c:	71bb      	strb	r3, [r7, #6]
 800921e:	4613      	mov	r3, r2
 8009220:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 8009222:	79fa      	ldrb	r2, [r7, #7]
 8009224:	79bb      	ldrb	r3, [r7, #6]
 8009226:	fa42 f303 	asr.w	r3, r2, r3
 800922a:	b2da      	uxtb	r2, r3
 800922c:	797b      	ldrb	r3, [r7, #5]
 800922e:	4013      	ands	r3, r2
 8009230:	b2db      	uxtb	r3, r3
}
 8009232:	4618      	mov	r0, r3
 8009234:	370c      	adds	r7, #12
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr

0800923e <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 800923e:	b480      	push	{r7}
 8009240:	b083      	sub	sp, #12
 8009242:	af00      	add	r7, sp, #0
 8009244:	4603      	mov	r3, r0
 8009246:	80fb      	strh	r3, [r7, #6]
 8009248:	460b      	mov	r3, r1
 800924a:	717b      	strb	r3, [r7, #5]
 800924c:	4613      	mov	r3, r2
 800924e:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 8009250:	88fa      	ldrh	r2, [r7, #6]
 8009252:	797b      	ldrb	r3, [r7, #5]
 8009254:	fa42 f303 	asr.w	r3, r2, r3
 8009258:	b2da      	uxtb	r2, r3
 800925a:	793b      	ldrb	r3, [r7, #4]
 800925c:	4013      	ands	r3, r2
 800925e:	b2db      	uxtb	r3, r3
}
 8009260:	4618      	mov	r0, r3
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <unpack_left_shift_u16>:

static inline uint16_t unpack_left_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	4603      	mov	r3, r0
 8009274:	71fb      	strb	r3, [r7, #7]
 8009276:	460b      	mov	r3, r1
 8009278:	71bb      	strb	r3, [r7, #6]
 800927a:	4613      	mov	r3, r2
 800927c:	717b      	strb	r3, [r7, #5]
    return (uint16_t)((uint16_t)(value & mask) << shift);
 800927e:	79fa      	ldrb	r2, [r7, #7]
 8009280:	797b      	ldrb	r3, [r7, #5]
 8009282:	4013      	ands	r3, r2
 8009284:	b2db      	uxtb	r3, r3
 8009286:	461a      	mov	r2, r3
 8009288:	79bb      	ldrb	r3, [r7, #6]
 800928a:	fa02 f303 	lsl.w	r3, r2, r3
 800928e:	b29b      	uxth	r3, r3
}
 8009290:	4618      	mov	r0, r3
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <unpack_right_shift_u8>:

static inline uint8_t unpack_right_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800929c:	b480      	push	{r7}
 800929e:	b083      	sub	sp, #12
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	4603      	mov	r3, r0
 80092a4:	71fb      	strb	r3, [r7, #7]
 80092a6:	460b      	mov	r3, r1
 80092a8:	71bb      	strb	r3, [r7, #6]
 80092aa:	4613      	mov	r3, r2
 80092ac:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value & mask) >> shift);
 80092ae:	79fa      	ldrb	r2, [r7, #7]
 80092b0:	797b      	ldrb	r3, [r7, #5]
 80092b2:	4013      	ands	r3, r2
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	461a      	mov	r2, r3
 80092b8:	79bb      	ldrb	r3, [r7, #6]
 80092ba:	fa42 f303 	asr.w	r3, r2, r3
 80092be:	b2db      	uxtb	r3, r3
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	370c      	adds	r7, #12
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr

080092cc <unpack_right_shift_u16>:

static inline uint16_t unpack_right_shift_u16(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b083      	sub	sp, #12
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	4603      	mov	r3, r0
 80092d4:	71fb      	strb	r3, [r7, #7]
 80092d6:	460b      	mov	r3, r1
 80092d8:	71bb      	strb	r3, [r7, #6]
 80092da:	4613      	mov	r3, r2
 80092dc:	717b      	strb	r3, [r7, #5]
    return (uint16_t)((uint16_t)(value & mask) >> shift);
 80092de:	79fa      	ldrb	r2, [r7, #7]
 80092e0:	797b      	ldrb	r3, [r7, #5]
 80092e2:	4013      	ands	r3, r2
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	461a      	mov	r2, r3
 80092e8:	79bb      	ldrb	r3, [r7, #6]
 80092ea:	fa42 f303 	asr.w	r3, r2, r3
 80092ee:	b29b      	uxth	r3, r3
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr

080092fc <can1_ams_status_1_pack>:

int can1_ams_status_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_status_1_t *src_p,
    size_t size)
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b086      	sub	sp, #24
 8009300:	af00      	add	r7, sp, #0
 8009302:	60f8      	str	r0, [r7, #12]
 8009304:	60b9      	str	r1, [r7, #8]
 8009306:	607a      	str	r2, [r7, #4]
    uint8_t max_cell_temperature;
    uint8_t max_cell_voltage;
    uint8_t min_cell_temperature;
    uint8_t min_cell_voltage;

    if (size < 8u) {
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2b07      	cmp	r3, #7
 800930c:	d802      	bhi.n	8009314 <can1_ams_status_1_pack+0x18>
        return (-EINVAL);
 800930e:	f06f 0315 	mvn.w	r3, #21
 8009312:	e128      	b.n	8009566 <can1_ams_status_1_pack+0x26a>
    }

    memset(&dst_p[0], 0, 8);
 8009314:	2208      	movs	r2, #8
 8009316:	2100      	movs	r1, #0
 8009318:	68f8      	ldr	r0, [r7, #12]
 800931a:	f007 fa79 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->charging_status, 0u, 0x03u);
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	781b      	ldrb	r3, [r3, #0]
 8009322:	2203      	movs	r2, #3
 8009324:	2100      	movs	r1, #0
 8009326:	4618      	mov	r0, r3
 8009328:	f7ff ff44 	bl	80091b4 <pack_left_shift_u8>
 800932c:	4603      	mov	r3, r0
 800932e:	461a      	mov	r2, r3
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	4313      	orrs	r3, r2
 8009336:	b2da      	uxtb	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->air1_closed, 2u, 0x04u);
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	785b      	ldrb	r3, [r3, #1]
 8009340:	2204      	movs	r2, #4
 8009342:	2102      	movs	r1, #2
 8009344:	4618      	mov	r0, r3
 8009346:	f7ff ff35 	bl	80091b4 <pack_left_shift_u8>
 800934a:	4603      	mov	r3, r0
 800934c:	461a      	mov	r2, r3
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	4313      	orrs	r3, r2
 8009354:	b2da      	uxtb	r2, r3
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->air2_closed, 3u, 0x08u);
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	789b      	ldrb	r3, [r3, #2]
 800935e:	2208      	movs	r2, #8
 8009360:	2103      	movs	r1, #3
 8009362:	4618      	mov	r0, r3
 8009364:	f7ff ff26 	bl	80091b4 <pack_left_shift_u8>
 8009368:	4603      	mov	r3, r0
 800936a:	461a      	mov	r2, r3
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	4313      	orrs	r3, r2
 8009372:	b2da      	uxtb	r2, r3
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->sc_closed, 4u, 0x10u);
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	78db      	ldrb	r3, [r3, #3]
 800937c:	2210      	movs	r2, #16
 800937e:	2104      	movs	r1, #4
 8009380:	4618      	mov	r0, r3
 8009382:	f7ff ff17 	bl	80091b4 <pack_left_shift_u8>
 8009386:	4603      	mov	r3, r0
 8009388:	461a      	mov	r2, r3
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	4313      	orrs	r3, r2
 8009390:	b2da      	uxtb	r2, r3
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->pre_charge_status, 5u, 0x20u);
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	791b      	ldrb	r3, [r3, #4]
 800939a:	2220      	movs	r2, #32
 800939c:	2105      	movs	r1, #5
 800939e:	4618      	mov	r0, r3
 80093a0:	f7ff ff08 	bl	80091b4 <pack_left_shift_u8>
 80093a4:	4603      	mov	r3, r0
 80093a6:	461a      	mov	r2, r3
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	781b      	ldrb	r3, [r3, #0]
 80093ac:	4313      	orrs	r3, r2
 80093ae:	b2da      	uxtb	r2, r3
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->ams_error, 6u, 0x40u);
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	795b      	ldrb	r3, [r3, #5]
 80093b8:	2240      	movs	r2, #64	@ 0x40
 80093ba:	2106      	movs	r1, #6
 80093bc:	4618      	mov	r0, r3
 80093be:	f7ff fef9 	bl	80091b4 <pack_left_shift_u8>
 80093c2:	4603      	mov	r3, r0
 80093c4:	461a      	mov	r2, r3
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	781b      	ldrb	r3, [r3, #0]
 80093ca:	4313      	orrs	r3, r2
 80093cc:	b2da      	uxtb	r2, r3
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	701a      	strb	r2, [r3, #0]
    dst_p[0] |= pack_left_shift_u8(src_p->imd_error, 7u, 0x80u);
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	799b      	ldrb	r3, [r3, #6]
 80093d6:	2280      	movs	r2, #128	@ 0x80
 80093d8:	2107      	movs	r1, #7
 80093da:	4618      	mov	r0, r3
 80093dc:	f7ff feea 	bl	80091b4 <pack_left_shift_u8>
 80093e0:	4603      	mov	r3, r0
 80093e2:	461a      	mov	r2, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	b2da      	uxtb	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->state_of_charge, 0u, 0x7fu);
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	79db      	ldrb	r3, [r3, #7]
 80093f4:	227f      	movs	r2, #127	@ 0x7f
 80093f6:	2100      	movs	r1, #0
 80093f8:	4618      	mov	r0, r3
 80093fa:	f7ff fedb 	bl	80091b4 <pack_left_shift_u8>
 80093fe:	4603      	mov	r3, r0
 8009400:	4619      	mov	r1, r3
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	3301      	adds	r3, #1
 8009406:	781a      	ldrb	r2, [r3, #0]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	3301      	adds	r3, #1
 800940c:	430a      	orrs	r2, r1
 800940e:	b2d2      	uxtb	r2, r2
 8009410:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->balance_status, 7u, 0x80u);
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	7a1b      	ldrb	r3, [r3, #8]
 8009416:	2280      	movs	r2, #128	@ 0x80
 8009418:	2107      	movs	r1, #7
 800941a:	4618      	mov	r0, r3
 800941c:	f7ff feca 	bl	80091b4 <pack_left_shift_u8>
 8009420:	4603      	mov	r3, r0
 8009422:	4619      	mov	r1, r3
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	3301      	adds	r3, #1
 8009428:	781a      	ldrb	r2, [r3, #0]
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	3301      	adds	r3, #1
 800942e:	430a      	orrs	r2, r1
 8009430:	b2d2      	uxtb	r2, r2
 8009432:	701a      	strb	r2, [r3, #0]
    memcpy(&min_cell_voltage, &src_p->min_cell_voltage, sizeof(min_cell_voltage));
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	3310      	adds	r3, #16
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	753b      	strb	r3, [r7, #20]
    dst_p[2] |= pack_left_shift_u8(min_cell_voltage, 0u, 0xffu);
 800943c:	7d3b      	ldrb	r3, [r7, #20]
 800943e:	22ff      	movs	r2, #255	@ 0xff
 8009440:	2100      	movs	r1, #0
 8009442:	4618      	mov	r0, r3
 8009444:	f7ff feb6 	bl	80091b4 <pack_left_shift_u8>
 8009448:	4603      	mov	r3, r0
 800944a:	4619      	mov	r1, r3
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	3302      	adds	r3, #2
 8009450:	781a      	ldrb	r2, [r3, #0]
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	3302      	adds	r3, #2
 8009456:	430a      	orrs	r2, r1
 8009458:	b2d2      	uxtb	r2, r2
 800945a:	701a      	strb	r2, [r3, #0]
    memcpy(&max_cell_voltage, &src_p->max_cell_voltage, sizeof(max_cell_voltage));
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	3318      	adds	r3, #24
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	75bb      	strb	r3, [r7, #22]
    dst_p[3] |= pack_left_shift_u8(max_cell_voltage, 0u, 0xffu);
 8009464:	7dbb      	ldrb	r3, [r7, #22]
 8009466:	22ff      	movs	r2, #255	@ 0xff
 8009468:	2100      	movs	r1, #0
 800946a:	4618      	mov	r0, r3
 800946c:	f7ff fea2 	bl	80091b4 <pack_left_shift_u8>
 8009470:	4603      	mov	r3, r0
 8009472:	4619      	mov	r1, r3
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	3303      	adds	r3, #3
 8009478:	781a      	ldrb	r2, [r3, #0]
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	3303      	adds	r3, #3
 800947e:	430a      	orrs	r2, r1
 8009480:	b2d2      	uxtb	r2, r2
 8009482:	701a      	strb	r2, [r3, #0]
    memcpy(&min_cell_temperature, &src_p->min_cell_temperature, sizeof(min_cell_temperature));
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	3320      	adds	r3, #32
 8009488:	781b      	ldrb	r3, [r3, #0]
 800948a:	757b      	strb	r3, [r7, #21]
    dst_p[4] |= pack_left_shift_u8(min_cell_temperature, 0u, 0xffu);
 800948c:	7d7b      	ldrb	r3, [r7, #21]
 800948e:	22ff      	movs	r2, #255	@ 0xff
 8009490:	2100      	movs	r1, #0
 8009492:	4618      	mov	r0, r3
 8009494:	f7ff fe8e 	bl	80091b4 <pack_left_shift_u8>
 8009498:	4603      	mov	r3, r0
 800949a:	4619      	mov	r1, r3
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	3304      	adds	r3, #4
 80094a0:	781a      	ldrb	r2, [r3, #0]
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	3304      	adds	r3, #4
 80094a6:	430a      	orrs	r2, r1
 80094a8:	b2d2      	uxtb	r2, r2
 80094aa:	701a      	strb	r2, [r3, #0]
    memcpy(&max_cell_temperature, &src_p->max_cell_temperature, sizeof(max_cell_temperature));
 80094ac:	68bb      	ldr	r3, [r7, #8]
 80094ae:	3328      	adds	r3, #40	@ 0x28
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	75fb      	strb	r3, [r7, #23]
    dst_p[5] |= pack_left_shift_u8(max_cell_temperature, 0u, 0xffu);
 80094b4:	7dfb      	ldrb	r3, [r7, #23]
 80094b6:	22ff      	movs	r2, #255	@ 0xff
 80094b8:	2100      	movs	r1, #0
 80094ba:	4618      	mov	r0, r3
 80094bc:	f7ff fe7a 	bl	80091b4 <pack_left_shift_u8>
 80094c0:	4603      	mov	r3, r0
 80094c2:	4619      	mov	r1, r3
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	3305      	adds	r3, #5
 80094c8:	781a      	ldrb	r2, [r3, #0]
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	3305      	adds	r3, #5
 80094ce:	430a      	orrs	r2, r1
 80094d0:	b2d2      	uxtb	r2, r2
 80094d2:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_left_shift_u8(src_p->fan_speed, 0u, 0x7fu);
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80094da:	227f      	movs	r2, #127	@ 0x7f
 80094dc:	2100      	movs	r1, #0
 80094de:	4618      	mov	r0, r3
 80094e0:	f7ff fe68 	bl	80091b4 <pack_left_shift_u8>
 80094e4:	4603      	mov	r3, r0
 80094e6:	4619      	mov	r1, r3
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	3306      	adds	r3, #6
 80094ec:	781a      	ldrb	r2, [r3, #0]
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	3306      	adds	r3, #6
 80094f2:	430a      	orrs	r2, r1
 80094f4:	b2d2      	uxtb	r2, r2
 80094f6:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_left_shift_u8(src_p->fsm_state, 7u, 0x80u);
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80094fe:	2280      	movs	r2, #128	@ 0x80
 8009500:	2107      	movs	r1, #7
 8009502:	4618      	mov	r0, r3
 8009504:	f7ff fe56 	bl	80091b4 <pack_left_shift_u8>
 8009508:	4603      	mov	r3, r0
 800950a:	4619      	mov	r1, r3
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	3306      	adds	r3, #6
 8009510:	781a      	ldrb	r2, [r3, #0]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	3306      	adds	r3, #6
 8009516:	430a      	orrs	r2, r1
 8009518:	b2d2      	uxtb	r2, r2
 800951a:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u8(src_p->fsm_state, 1u, 0x07u);
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8009522:	2207      	movs	r2, #7
 8009524:	2101      	movs	r1, #1
 8009526:	4618      	mov	r0, r3
 8009528:	f7ff fe72 	bl	8009210 <pack_right_shift_u8>
 800952c:	4603      	mov	r3, r0
 800952e:	4619      	mov	r1, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	3307      	adds	r3, #7
 8009534:	781a      	ldrb	r2, [r3, #0]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	3307      	adds	r3, #7
 800953a:	430a      	orrs	r2, r1
 800953c:	b2d2      	uxtb	r2, r2
 800953e:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_left_shift_u8(src_p->ticks, 3u, 0xf8u);
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8009546:	22f8      	movs	r2, #248	@ 0xf8
 8009548:	2103      	movs	r1, #3
 800954a:	4618      	mov	r0, r3
 800954c:	f7ff fe32 	bl	80091b4 <pack_left_shift_u8>
 8009550:	4603      	mov	r3, r0
 8009552:	4619      	mov	r1, r3
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	3307      	adds	r3, #7
 8009558:	781a      	ldrb	r2, [r3, #0]
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	3307      	adds	r3, #7
 800955e:	430a      	orrs	r2, r1
 8009560:	b2d2      	uxtb	r2, r2
 8009562:	701a      	strb	r2, [r3, #0]

    return (8);
 8009564:	2308      	movs	r3, #8
}
 8009566:	4618      	mov	r0, r3
 8009568:	3718      	adds	r7, #24
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
	...

08009570 <can1_ams_status_1_min_cell_voltage_encode>:
{
    return (value <= 1u);
}

double can1_ams_status_1_min_cell_voltage_encode(double value)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	ed87 0b00 	vstr	d0, [r7]
    return (double)((value - 2.0) / 0.00784);
 800957a:	f04f 0200 	mov.w	r2, #0
 800957e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009582:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009586:	f7f6 fe23 	bl	80001d0 <__aeabi_dsub>
 800958a:	4602      	mov	r2, r0
 800958c:	460b      	mov	r3, r1
 800958e:	4610      	mov	r0, r2
 8009590:	4619      	mov	r1, r3
 8009592:	a309      	add	r3, pc, #36	@ (adr r3, 80095b8 <can1_ams_status_1_min_cell_voltage_encode+0x48>)
 8009594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009598:	f7f7 f8fc 	bl	8000794 <__aeabi_ddiv>
 800959c:	4602      	mov	r2, r0
 800959e:	460b      	mov	r3, r1
 80095a0:	ec43 2b17 	vmov	d7, r2, r3
}
 80095a4:	eeb0 0a47 	vmov.f32	s0, s14
 80095a8:	eef0 0a67 	vmov.f32	s1, s15
 80095ac:	3708      	adds	r7, #8
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}
 80095b2:	bf00      	nop
 80095b4:	f3af 8000 	nop.w
 80095b8:	fcce1c58 	.word	0xfcce1c58
 80095bc:	3f800e6a 	.word	0x3f800e6a

080095c0 <can1_ams_status_1_max_cell_voltage_encode>:
{
    return ((value >= 63.775510204081634) && (value <= 318.8775510204082));
}

double can1_ams_status_1_max_cell_voltage_encode(double value)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b082      	sub	sp, #8
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	ed87 0b00 	vstr	d0, [r7]
    return (double)((value - 2.4) / 0.00784);
 80095ca:	a30d      	add	r3, pc, #52	@ (adr r3, 8009600 <can1_ams_status_1_max_cell_voltage_encode+0x40>)
 80095cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80095d4:	f7f6 fdfc 	bl	80001d0 <__aeabi_dsub>
 80095d8:	4602      	mov	r2, r0
 80095da:	460b      	mov	r3, r1
 80095dc:	4610      	mov	r0, r2
 80095de:	4619      	mov	r1, r3
 80095e0:	a309      	add	r3, pc, #36	@ (adr r3, 8009608 <can1_ams_status_1_max_cell_voltage_encode+0x48>)
 80095e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e6:	f7f7 f8d5 	bl	8000794 <__aeabi_ddiv>
 80095ea:	4602      	mov	r2, r0
 80095ec:	460b      	mov	r3, r1
 80095ee:	ec43 2b17 	vmov	d7, r2, r3
}
 80095f2:	eeb0 0a47 	vmov.f32	s0, s14
 80095f6:	eef0 0a67 	vmov.f32	s1, s15
 80095fa:	3708      	adds	r7, #8
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	33333333 	.word	0x33333333
 8009604:	40033333 	.word	0x40033333
 8009608:	fcce1c58 	.word	0xfcce1c58
 800960c:	3f800e6a 	.word	0x3f800e6a

08009610 <can1_ams_status_1_min_cell_temperature_encode>:
{
    return ((value >= 12.755102040816338) && (value <= 267.8571428571429));
}

double can1_ams_status_1_min_cell_temperature_encode(double value)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	ed87 0b00 	vstr	d0, [r7]
    return (double)((value - -10.0) / 0.4);
 800961a:	f04f 0200 	mov.w	r2, #0
 800961e:	4b0e      	ldr	r3, [pc, #56]	@ (8009658 <can1_ams_status_1_min_cell_temperature_encode+0x48>)
 8009620:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009624:	f7f6 fdd6 	bl	80001d4 <__adddf3>
 8009628:	4602      	mov	r2, r0
 800962a:	460b      	mov	r3, r1
 800962c:	4610      	mov	r0, r2
 800962e:	4619      	mov	r1, r3
 8009630:	a307      	add	r3, pc, #28	@ (adr r3, 8009650 <can1_ams_status_1_min_cell_temperature_encode+0x40>)
 8009632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009636:	f7f7 f8ad 	bl	8000794 <__aeabi_ddiv>
 800963a:	4602      	mov	r2, r0
 800963c:	460b      	mov	r3, r1
 800963e:	ec43 2b17 	vmov	d7, r2, r3
}
 8009642:	eeb0 0a47 	vmov.f32	s0, s14
 8009646:	eef0 0a67 	vmov.f32	s1, s15
 800964a:	3708      	adds	r7, #8
 800964c:	46bd      	mov	sp, r7
 800964e:	bd80      	pop	{r7, pc}
 8009650:	9999999a 	.word	0x9999999a
 8009654:	3fd99999 	.word	0x3fd99999
 8009658:	40240000 	.word	0x40240000
 800965c:	00000000 	.word	0x00000000

08009660 <can1_ams_status_1_max_cell_temperature_encode>:
{
    return ((value >= 0.0) && (value <= 250.0));
}

double can1_ams_status_1_max_cell_temperature_encode(double value)
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b082      	sub	sp, #8
 8009664:	af00      	add	r7, sp, #0
 8009666:	ed87 0b00 	vstr	d0, [r7]
    return (double)((value - -10.0) / 0.4);
 800966a:	f04f 0200 	mov.w	r2, #0
 800966e:	4b0e      	ldr	r3, [pc, #56]	@ (80096a8 <can1_ams_status_1_max_cell_temperature_encode+0x48>)
 8009670:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009674:	f7f6 fdae 	bl	80001d4 <__adddf3>
 8009678:	4602      	mov	r2, r0
 800967a:	460b      	mov	r3, r1
 800967c:	4610      	mov	r0, r2
 800967e:	4619      	mov	r1, r3
 8009680:	a307      	add	r3, pc, #28	@ (adr r3, 80096a0 <can1_ams_status_1_max_cell_temperature_encode+0x40>)
 8009682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009686:	f7f7 f885 	bl	8000794 <__aeabi_ddiv>
 800968a:	4602      	mov	r2, r0
 800968c:	460b      	mov	r3, r1
 800968e:	ec43 2b17 	vmov	d7, r2, r3
}
 8009692:	eeb0 0a47 	vmov.f32	s0, s14
 8009696:	eef0 0a67 	vmov.f32	s1, s15
 800969a:	3708      	adds	r7, #8
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	9999999a 	.word	0x9999999a
 80096a4:	3fd99999 	.word	0x3fd99999
 80096a8:	40240000 	.word	0x40240000

080096ac <can1_ams_status_1_ticks_encode>:
{
    return (value <= 15u);
}

uint8_t can1_ams_status_1_ticks_encode(double value)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)(value / 10.0);
 80096b6:	f04f 0200 	mov.w	r2, #0
 80096ba:	4b08      	ldr	r3, [pc, #32]	@ (80096dc <can1_ams_status_1_ticks_encode+0x30>)
 80096bc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80096c0:	f7f7 f868 	bl	8000794 <__aeabi_ddiv>
 80096c4:	4602      	mov	r2, r0
 80096c6:	460b      	mov	r3, r1
 80096c8:	4610      	mov	r0, r2
 80096ca:	4619      	mov	r1, r3
 80096cc:	f7f7 f9fa 	bl	8000ac4 <__aeabi_d2uiz>
 80096d0:	4603      	mov	r3, r0
 80096d2:	b2db      	uxtb	r3, r3
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3708      	adds	r7, #8
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}
 80096dc:	40240000 	.word	0x40240000

080096e0 <can1_dbu_status_1_unpack>:

int can1_dbu_status_1_unpack(
    struct can1_dbu_status_1_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b086      	sub	sp, #24
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	60f8      	str	r0, [r7, #12]
 80096e8:	60b9      	str	r1, [r7, #8]
 80096ea:	607a      	str	r2, [r7, #4]
    uint16_t dbu_temperature;

    if (size < 8u) {
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2b07      	cmp	r3, #7
 80096f0:	d802      	bhi.n	80096f8 <can1_dbu_status_1_unpack+0x18>
        return (-EINVAL);
 80096f2:	f06f 0315 	mvn.w	r3, #21
 80096f6:	e047      	b.n	8009788 <can1_dbu_status_1_unpack+0xa8>
    }

    dst_p->activate_ts_button = unpack_right_shift_u8(src_p[0], 0u, 0x01u);
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	781b      	ldrb	r3, [r3, #0]
 80096fc:	2201      	movs	r2, #1
 80096fe:	2100      	movs	r1, #0
 8009700:	4618      	mov	r0, r3
 8009702:	f7ff fdcb 	bl	800929c <unpack_right_shift_u8>
 8009706:	4603      	mov	r3, r0
 8009708:	461a      	mov	r2, r3
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	701a      	strb	r2, [r3, #0]
    dst_p->ready_to_drive_button = unpack_right_shift_u8(src_p[0], 1u, 0x02u);
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	781b      	ldrb	r3, [r3, #0]
 8009712:	2202      	movs	r2, #2
 8009714:	2101      	movs	r1, #1
 8009716:	4618      	mov	r0, r3
 8009718:	f7ff fdc0 	bl	800929c <unpack_right_shift_u8>
 800971c:	4603      	mov	r3, r0
 800971e:	461a      	mov	r2, r3
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	705a      	strb	r2, [r3, #1]
    dst_p->selected_mission = unpack_right_shift_u8(src_p[0], 2u, 0x1cu);
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	221c      	movs	r2, #28
 800972a:	2102      	movs	r1, #2
 800972c:	4618      	mov	r0, r3
 800972e:	f7ff fdb5 	bl	800929c <unpack_right_shift_u8>
 8009732:	4603      	mov	r3, r0
 8009734:	461a      	mov	r2, r3
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	709a      	strb	r2, [r3, #2]
    dbu_temperature = unpack_right_shift_u16(src_p[6], 4u, 0xf0u);
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	3306      	adds	r3, #6
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	22f0      	movs	r2, #240	@ 0xf0
 8009742:	2104      	movs	r1, #4
 8009744:	4618      	mov	r0, r3
 8009746:	f7ff fdc1 	bl	80092cc <unpack_right_shift_u16>
 800974a:	4603      	mov	r3, r0
 800974c:	82fb      	strh	r3, [r7, #22]
    dbu_temperature |= unpack_left_shift_u16(src_p[7], 4u, 0xffu);
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	3307      	adds	r3, #7
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	22ff      	movs	r2, #255	@ 0xff
 8009756:	2104      	movs	r1, #4
 8009758:	4618      	mov	r0, r3
 800975a:	f7ff fd87 	bl	800926c <unpack_left_shift_u16>
 800975e:	4603      	mov	r3, r0
 8009760:	461a      	mov	r2, r3
 8009762:	8afb      	ldrh	r3, [r7, #22]
 8009764:	4313      	orrs	r3, r2
 8009766:	82fb      	strh	r3, [r7, #22]

    if ((dbu_temperature & (1u << 11)) != 0u) {
 8009768:	8afb      	ldrh	r3, [r7, #22]
 800976a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800976e:	2b00      	cmp	r3, #0
 8009770:	d005      	beq.n	800977e <can1_dbu_status_1_unpack+0x9e>
        dbu_temperature |= 0xf000u;
 8009772:	8afb      	ldrh	r3, [r7, #22]
 8009774:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8009778:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800977c:	82fb      	strh	r3, [r7, #22]
    }

    dst_p->dbu_temperature = (int16_t)dbu_temperature;
 800977e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	809a      	strh	r2, [r3, #4]

    return (0);
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3718      	adds	r7, #24
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <can1_ams_cell_temperatures_pack>:

int can1_ams_cell_temperatures_pack(
    uint8_t *dst_p,
    const struct can1_ams_cell_temperatures_t *src_p,
    size_t size)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b0a2      	sub	sp, #136	@ 0x88
 8009794:	af00      	add	r7, sp, #0
 8009796:	60f8      	str	r0, [r7, #12]
 8009798:	60b9      	str	r1, [r7, #8]
 800979a:	607a      	str	r2, [r7, #4]
    uint16_t t5s6;
    uint16_t t5s7;
    uint16_t t5s8;
    uint16_t t5s9;

    if (size < 8u) {
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	2b07      	cmp	r3, #7
 80097a0:	d803      	bhi.n	80097aa <can1_ams_cell_temperatures_pack+0x1a>
        return (-EINVAL);
 80097a2:	f06f 0315 	mvn.w	r3, #21
 80097a6:	f001 b90d 	b.w	800a9c4 <can1_ams_cell_temperatures_pack+0x1234>
    }

    memset(&dst_p[0], 0, 8);
 80097aa:	2208      	movs	r2, #8
 80097ac:	2100      	movs	r1, #0
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f007 f82e 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->temperature_multiplexor, 0u, 0x0fu);
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	781b      	ldrb	r3, [r3, #0]
 80097b8:	220f      	movs	r2, #15
 80097ba:	2100      	movs	r1, #0
 80097bc:	4618      	mov	r0, r3
 80097be:	f7ff fcf9 	bl	80091b4 <pack_left_shift_u8>
 80097c2:	4603      	mov	r3, r0
 80097c4:	461a      	mov	r2, r3
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	4313      	orrs	r3, r2
 80097cc:	b2da      	uxtb	r2, r3
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	701a      	strb	r2, [r3, #0]

    switch (src_p->temperature_multiplexor) {
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	781b      	ldrb	r3, [r3, #0]
 80097d6:	2b0b      	cmp	r3, #11
 80097d8:	f201 80f2 	bhi.w	800a9c0 <can1_ams_cell_temperatures_pack+0x1230>
 80097dc:	a201      	add	r2, pc, #4	@ (adr r2, 80097e4 <can1_ams_cell_temperatures_pack+0x54>)
 80097de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097e2:	bf00      	nop
 80097e4:	08009815 	.word	0x08009815
 80097e8:	0800997d 	.word	0x0800997d
 80097ec:	08009ae5 	.word	0x08009ae5
 80097f0:	08009c4d 	.word	0x08009c4d
 80097f4:	08009db5 	.word	0x08009db5
 80097f8:	08009f23 	.word	0x08009f23
 80097fc:	0800a0a9 	.word	0x0800a0a9
 8009800:	0800a22d 	.word	0x0800a22d
 8009804:	0800a3b1 	.word	0x0800a3b1
 8009808:	0800a535 	.word	0x0800a535
 800980c:	0800a6b9 	.word	0x0800a6b9
 8009810:	0800a83d 	.word	0x0800a83d

    case 0:
        t1s1 = (uint16_t)src_p->t1s1;
 8009814:	68bb      	ldr	r3, [r7, #8]
 8009816:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800981a:	833b      	strh	r3, [r7, #24]
        dst_p[0] |= pack_left_shift_u16(t1s1, 4u, 0xf0u);
 800981c:	8b3b      	ldrh	r3, [r7, #24]
 800981e:	22f0      	movs	r2, #240	@ 0xf0
 8009820:	2104      	movs	r1, #4
 8009822:	4618      	mov	r0, r3
 8009824:	f7ff fcdd 	bl	80091e2 <pack_left_shift_u16>
 8009828:	4603      	mov	r3, r0
 800982a:	461a      	mov	r2, r3
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	781b      	ldrb	r3, [r3, #0]
 8009830:	4313      	orrs	r3, r2
 8009832:	b2da      	uxtb	r2, r3
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s1, 4u, 0xffu);
 8009838:	8b3b      	ldrh	r3, [r7, #24]
 800983a:	22ff      	movs	r2, #255	@ 0xff
 800983c:	2104      	movs	r1, #4
 800983e:	4618      	mov	r0, r3
 8009840:	f7ff fcfd 	bl	800923e <pack_right_shift_u16>
 8009844:	4603      	mov	r3, r0
 8009846:	4619      	mov	r1, r3
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	3301      	adds	r3, #1
 800984c:	781a      	ldrb	r2, [r3, #0]
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	3301      	adds	r3, #1
 8009852:	430a      	orrs	r2, r1
 8009854:	b2d2      	uxtb	r2, r2
 8009856:	701a      	strb	r2, [r3, #0]
        t2s1 = (uint16_t)src_p->t2s1;
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800985e:	82fb      	strh	r3, [r7, #22]
        dst_p[2] |= pack_left_shift_u16(t2s1, 0u, 0xffu);
 8009860:	8afb      	ldrh	r3, [r7, #22]
 8009862:	22ff      	movs	r2, #255	@ 0xff
 8009864:	2100      	movs	r1, #0
 8009866:	4618      	mov	r0, r3
 8009868:	f7ff fcbb 	bl	80091e2 <pack_left_shift_u16>
 800986c:	4603      	mov	r3, r0
 800986e:	4619      	mov	r1, r3
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	3302      	adds	r3, #2
 8009874:	781a      	ldrb	r2, [r3, #0]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	3302      	adds	r3, #2
 800987a:	430a      	orrs	r2, r1
 800987c:	b2d2      	uxtb	r2, r2
 800987e:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s1, 8u, 0x0fu);
 8009880:	8afb      	ldrh	r3, [r7, #22]
 8009882:	220f      	movs	r2, #15
 8009884:	2108      	movs	r1, #8
 8009886:	4618      	mov	r0, r3
 8009888:	f7ff fcd9 	bl	800923e <pack_right_shift_u16>
 800988c:	4603      	mov	r3, r0
 800988e:	4619      	mov	r1, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	3303      	adds	r3, #3
 8009894:	781a      	ldrb	r2, [r3, #0]
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	3303      	adds	r3, #3
 800989a:	430a      	orrs	r2, r1
 800989c:	b2d2      	uxtb	r2, r2
 800989e:	701a      	strb	r2, [r3, #0]
        t3s1 = (uint16_t)src_p->t3s1;
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 80098a6:	82bb      	strh	r3, [r7, #20]
        dst_p[3] |= pack_left_shift_u16(t3s1, 4u, 0xf0u);
 80098a8:	8abb      	ldrh	r3, [r7, #20]
 80098aa:	22f0      	movs	r2, #240	@ 0xf0
 80098ac:	2104      	movs	r1, #4
 80098ae:	4618      	mov	r0, r3
 80098b0:	f7ff fc97 	bl	80091e2 <pack_left_shift_u16>
 80098b4:	4603      	mov	r3, r0
 80098b6:	4619      	mov	r1, r3
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	3303      	adds	r3, #3
 80098bc:	781a      	ldrb	r2, [r3, #0]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	3303      	adds	r3, #3
 80098c2:	430a      	orrs	r2, r1
 80098c4:	b2d2      	uxtb	r2, r2
 80098c6:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s1, 4u, 0xffu);
 80098c8:	8abb      	ldrh	r3, [r7, #20]
 80098ca:	22ff      	movs	r2, #255	@ 0xff
 80098cc:	2104      	movs	r1, #4
 80098ce:	4618      	mov	r0, r3
 80098d0:	f7ff fcb5 	bl	800923e <pack_right_shift_u16>
 80098d4:	4603      	mov	r3, r0
 80098d6:	4619      	mov	r1, r3
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	3304      	adds	r3, #4
 80098dc:	781a      	ldrb	r2, [r3, #0]
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	3304      	adds	r3, #4
 80098e2:	430a      	orrs	r2, r1
 80098e4:	b2d2      	uxtb	r2, r2
 80098e6:	701a      	strb	r2, [r3, #0]
        t4s1 = (uint16_t)src_p->t4s1;
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	@ 0x4a
 80098ee:	827b      	strh	r3, [r7, #18]
        dst_p[5] |= pack_left_shift_u16(t4s1, 0u, 0xffu);
 80098f0:	8a7b      	ldrh	r3, [r7, #18]
 80098f2:	22ff      	movs	r2, #255	@ 0xff
 80098f4:	2100      	movs	r1, #0
 80098f6:	4618      	mov	r0, r3
 80098f8:	f7ff fc73 	bl	80091e2 <pack_left_shift_u16>
 80098fc:	4603      	mov	r3, r0
 80098fe:	4619      	mov	r1, r3
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	3305      	adds	r3, #5
 8009904:	781a      	ldrb	r2, [r3, #0]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	3305      	adds	r3, #5
 800990a:	430a      	orrs	r2, r1
 800990c:	b2d2      	uxtb	r2, r2
 800990e:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s1, 8u, 0x0fu);
 8009910:	8a7b      	ldrh	r3, [r7, #18]
 8009912:	220f      	movs	r2, #15
 8009914:	2108      	movs	r1, #8
 8009916:	4618      	mov	r0, r3
 8009918:	f7ff fc91 	bl	800923e <pack_right_shift_u16>
 800991c:	4603      	mov	r3, r0
 800991e:	4619      	mov	r1, r3
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	3306      	adds	r3, #6
 8009924:	781a      	ldrb	r2, [r3, #0]
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	3306      	adds	r3, #6
 800992a:	430a      	orrs	r2, r1
 800992c:	b2d2      	uxtb	r2, r2
 800992e:	701a      	strb	r2, [r3, #0]
        t5s1 = (uint16_t)src_p->t5s1;
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	f9b3 3062 	ldrsh.w	r3, [r3, #98]	@ 0x62
 8009936:	823b      	strh	r3, [r7, #16]
        dst_p[6] |= pack_left_shift_u16(t5s1, 4u, 0xf0u);
 8009938:	8a3b      	ldrh	r3, [r7, #16]
 800993a:	22f0      	movs	r2, #240	@ 0xf0
 800993c:	2104      	movs	r1, #4
 800993e:	4618      	mov	r0, r3
 8009940:	f7ff fc4f 	bl	80091e2 <pack_left_shift_u16>
 8009944:	4603      	mov	r3, r0
 8009946:	4619      	mov	r1, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	3306      	adds	r3, #6
 800994c:	781a      	ldrb	r2, [r3, #0]
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	3306      	adds	r3, #6
 8009952:	430a      	orrs	r2, r1
 8009954:	b2d2      	uxtb	r2, r2
 8009956:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s1, 4u, 0xffu);
 8009958:	8a3b      	ldrh	r3, [r7, #16]
 800995a:	22ff      	movs	r2, #255	@ 0xff
 800995c:	2104      	movs	r1, #4
 800995e:	4618      	mov	r0, r3
 8009960:	f7ff fc6d 	bl	800923e <pack_right_shift_u16>
 8009964:	4603      	mov	r3, r0
 8009966:	4619      	mov	r1, r3
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	3307      	adds	r3, #7
 800996c:	781a      	ldrb	r2, [r3, #0]
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	3307      	adds	r3, #7
 8009972:	430a      	orrs	r2, r1
 8009974:	b2d2      	uxtb	r2, r2
 8009976:	701a      	strb	r2, [r3, #0]
        break;
 8009978:	f001 b823 	b.w	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 1:
        t1s2 = (uint16_t)src_p->t1s2;
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009982:	847b      	strh	r3, [r7, #34]	@ 0x22
        dst_p[0] |= pack_left_shift_u16(t1s2, 4u, 0xf0u);
 8009984:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009986:	22f0      	movs	r2, #240	@ 0xf0
 8009988:	2104      	movs	r1, #4
 800998a:	4618      	mov	r0, r3
 800998c:	f7ff fc29 	bl	80091e2 <pack_left_shift_u16>
 8009990:	4603      	mov	r3, r0
 8009992:	461a      	mov	r2, r3
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	4313      	orrs	r3, r2
 800999a:	b2da      	uxtb	r2, r3
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s2, 4u, 0xffu);
 80099a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80099a2:	22ff      	movs	r2, #255	@ 0xff
 80099a4:	2104      	movs	r1, #4
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7ff fc49 	bl	800923e <pack_right_shift_u16>
 80099ac:	4603      	mov	r3, r0
 80099ae:	4619      	mov	r1, r3
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	3301      	adds	r3, #1
 80099b4:	781a      	ldrb	r2, [r3, #0]
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	3301      	adds	r3, #1
 80099ba:	430a      	orrs	r2, r1
 80099bc:	b2d2      	uxtb	r2, r2
 80099be:	701a      	strb	r2, [r3, #0]
        t2s2 = (uint16_t)src_p->t2s2;
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80099c6:	843b      	strh	r3, [r7, #32]
        dst_p[2] |= pack_left_shift_u16(t2s2, 0u, 0xffu);
 80099c8:	8c3b      	ldrh	r3, [r7, #32]
 80099ca:	22ff      	movs	r2, #255	@ 0xff
 80099cc:	2100      	movs	r1, #0
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7ff fc07 	bl	80091e2 <pack_left_shift_u16>
 80099d4:	4603      	mov	r3, r0
 80099d6:	4619      	mov	r1, r3
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	3302      	adds	r3, #2
 80099dc:	781a      	ldrb	r2, [r3, #0]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	3302      	adds	r3, #2
 80099e2:	430a      	orrs	r2, r1
 80099e4:	b2d2      	uxtb	r2, r2
 80099e6:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s2, 8u, 0x0fu);
 80099e8:	8c3b      	ldrh	r3, [r7, #32]
 80099ea:	220f      	movs	r2, #15
 80099ec:	2108      	movs	r1, #8
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7ff fc25 	bl	800923e <pack_right_shift_u16>
 80099f4:	4603      	mov	r3, r0
 80099f6:	4619      	mov	r1, r3
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	3303      	adds	r3, #3
 80099fc:	781a      	ldrb	r2, [r3, #0]
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	3303      	adds	r3, #3
 8009a02:	430a      	orrs	r2, r1
 8009a04:	b2d2      	uxtb	r2, r2
 8009a06:	701a      	strb	r2, [r3, #0]
        t3s2 = (uint16_t)src_p->t3s2;
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	@ 0x34
 8009a0e:	83fb      	strh	r3, [r7, #30]
        dst_p[3] |= pack_left_shift_u16(t3s2, 4u, 0xf0u);
 8009a10:	8bfb      	ldrh	r3, [r7, #30]
 8009a12:	22f0      	movs	r2, #240	@ 0xf0
 8009a14:	2104      	movs	r1, #4
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7ff fbe3 	bl	80091e2 <pack_left_shift_u16>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	4619      	mov	r1, r3
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	3303      	adds	r3, #3
 8009a24:	781a      	ldrb	r2, [r3, #0]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	3303      	adds	r3, #3
 8009a2a:	430a      	orrs	r2, r1
 8009a2c:	b2d2      	uxtb	r2, r2
 8009a2e:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s2, 4u, 0xffu);
 8009a30:	8bfb      	ldrh	r3, [r7, #30]
 8009a32:	22ff      	movs	r2, #255	@ 0xff
 8009a34:	2104      	movs	r1, #4
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7ff fc01 	bl	800923e <pack_right_shift_u16>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	4619      	mov	r1, r3
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	3304      	adds	r3, #4
 8009a44:	781a      	ldrb	r2, [r3, #0]
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	3304      	adds	r3, #4
 8009a4a:	430a      	orrs	r2, r1
 8009a4c:	b2d2      	uxtb	r2, r2
 8009a4e:	701a      	strb	r2, [r3, #0]
        t4s2 = (uint16_t)src_p->t4s2;
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	@ 0x4c
 8009a56:	83bb      	strh	r3, [r7, #28]
        dst_p[5] |= pack_left_shift_u16(t4s2, 0u, 0xffu);
 8009a58:	8bbb      	ldrh	r3, [r7, #28]
 8009a5a:	22ff      	movs	r2, #255	@ 0xff
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	4618      	mov	r0, r3
 8009a60:	f7ff fbbf 	bl	80091e2 <pack_left_shift_u16>
 8009a64:	4603      	mov	r3, r0
 8009a66:	4619      	mov	r1, r3
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	3305      	adds	r3, #5
 8009a6c:	781a      	ldrb	r2, [r3, #0]
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	3305      	adds	r3, #5
 8009a72:	430a      	orrs	r2, r1
 8009a74:	b2d2      	uxtb	r2, r2
 8009a76:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s2, 8u, 0x0fu);
 8009a78:	8bbb      	ldrh	r3, [r7, #28]
 8009a7a:	220f      	movs	r2, #15
 8009a7c:	2108      	movs	r1, #8
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f7ff fbdd 	bl	800923e <pack_right_shift_u16>
 8009a84:	4603      	mov	r3, r0
 8009a86:	4619      	mov	r1, r3
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	3306      	adds	r3, #6
 8009a8c:	781a      	ldrb	r2, [r3, #0]
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	3306      	adds	r3, #6
 8009a92:	430a      	orrs	r2, r1
 8009a94:	b2d2      	uxtb	r2, r2
 8009a96:	701a      	strb	r2, [r3, #0]
        t5s2 = (uint16_t)src_p->t5s2;
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	f9b3 3064 	ldrsh.w	r3, [r3, #100]	@ 0x64
 8009a9e:	837b      	strh	r3, [r7, #26]
        dst_p[6] |= pack_left_shift_u16(t5s2, 4u, 0xf0u);
 8009aa0:	8b7b      	ldrh	r3, [r7, #26]
 8009aa2:	22f0      	movs	r2, #240	@ 0xf0
 8009aa4:	2104      	movs	r1, #4
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f7ff fb9b 	bl	80091e2 <pack_left_shift_u16>
 8009aac:	4603      	mov	r3, r0
 8009aae:	4619      	mov	r1, r3
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	3306      	adds	r3, #6
 8009ab4:	781a      	ldrb	r2, [r3, #0]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	3306      	adds	r3, #6
 8009aba:	430a      	orrs	r2, r1
 8009abc:	b2d2      	uxtb	r2, r2
 8009abe:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s2, 4u, 0xffu);
 8009ac0:	8b7b      	ldrh	r3, [r7, #26]
 8009ac2:	22ff      	movs	r2, #255	@ 0xff
 8009ac4:	2104      	movs	r1, #4
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7ff fbb9 	bl	800923e <pack_right_shift_u16>
 8009acc:	4603      	mov	r3, r0
 8009ace:	4619      	mov	r1, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	3307      	adds	r3, #7
 8009ad4:	781a      	ldrb	r2, [r3, #0]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	3307      	adds	r3, #7
 8009ada:	430a      	orrs	r2, r1
 8009adc:	b2d2      	uxtb	r2, r2
 8009ade:	701a      	strb	r2, [r3, #0]
        break;
 8009ae0:	f000 bf6f 	b.w	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 2:
        t1s3 = (uint16_t)src_p->t1s3;
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8009aea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        dst_p[0] |= pack_left_shift_u16(t1s3, 4u, 0xf0u);
 8009aec:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8009aee:	22f0      	movs	r2, #240	@ 0xf0
 8009af0:	2104      	movs	r1, #4
 8009af2:	4618      	mov	r0, r3
 8009af4:	f7ff fb75 	bl	80091e2 <pack_left_shift_u16>
 8009af8:	4603      	mov	r3, r0
 8009afa:	461a      	mov	r2, r3
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s3, 4u, 0xffu);
 8009b08:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8009b0a:	22ff      	movs	r2, #255	@ 0xff
 8009b0c:	2104      	movs	r1, #4
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f7ff fb95 	bl	800923e <pack_right_shift_u16>
 8009b14:	4603      	mov	r3, r0
 8009b16:	4619      	mov	r1, r3
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	3301      	adds	r3, #1
 8009b1c:	781a      	ldrb	r2, [r3, #0]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	3301      	adds	r3, #1
 8009b22:	430a      	orrs	r2, r1
 8009b24:	b2d2      	uxtb	r2, r2
 8009b26:	701a      	strb	r2, [r3, #0]
        t2s3 = (uint16_t)src_p->t2s3;
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8009b2e:	857b      	strh	r3, [r7, #42]	@ 0x2a
        dst_p[2] |= pack_left_shift_u16(t2s3, 0u, 0xffu);
 8009b30:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009b32:	22ff      	movs	r2, #255	@ 0xff
 8009b34:	2100      	movs	r1, #0
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7ff fb53 	bl	80091e2 <pack_left_shift_u16>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	4619      	mov	r1, r3
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	3302      	adds	r3, #2
 8009b44:	781a      	ldrb	r2, [r3, #0]
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	3302      	adds	r3, #2
 8009b4a:	430a      	orrs	r2, r1
 8009b4c:	b2d2      	uxtb	r2, r2
 8009b4e:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s3, 8u, 0x0fu);
 8009b50:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8009b52:	220f      	movs	r2, #15
 8009b54:	2108      	movs	r1, #8
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7ff fb71 	bl	800923e <pack_right_shift_u16>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	4619      	mov	r1, r3
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	3303      	adds	r3, #3
 8009b64:	781a      	ldrb	r2, [r3, #0]
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	3303      	adds	r3, #3
 8009b6a:	430a      	orrs	r2, r1
 8009b6c:	b2d2      	uxtb	r2, r2
 8009b6e:	701a      	strb	r2, [r3, #0]
        t3s3 = (uint16_t)src_p->t3s3;
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	@ 0x36
 8009b76:	853b      	strh	r3, [r7, #40]	@ 0x28
        dst_p[3] |= pack_left_shift_u16(t3s3, 4u, 0xf0u);
 8009b78:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009b7a:	22f0      	movs	r2, #240	@ 0xf0
 8009b7c:	2104      	movs	r1, #4
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f7ff fb2f 	bl	80091e2 <pack_left_shift_u16>
 8009b84:	4603      	mov	r3, r0
 8009b86:	4619      	mov	r1, r3
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	3303      	adds	r3, #3
 8009b8c:	781a      	ldrb	r2, [r3, #0]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	3303      	adds	r3, #3
 8009b92:	430a      	orrs	r2, r1
 8009b94:	b2d2      	uxtb	r2, r2
 8009b96:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s3, 4u, 0xffu);
 8009b98:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009b9a:	22ff      	movs	r2, #255	@ 0xff
 8009b9c:	2104      	movs	r1, #4
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7ff fb4d 	bl	800923e <pack_right_shift_u16>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	3304      	adds	r3, #4
 8009bac:	781a      	ldrb	r2, [r3, #0]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	3304      	adds	r3, #4
 8009bb2:	430a      	orrs	r2, r1
 8009bb4:	b2d2      	uxtb	r2, r2
 8009bb6:	701a      	strb	r2, [r3, #0]
        t4s3 = (uint16_t)src_p->t4s3;
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	f9b3 304e 	ldrsh.w	r3, [r3, #78]	@ 0x4e
 8009bbe:	84fb      	strh	r3, [r7, #38]	@ 0x26
        dst_p[5] |= pack_left_shift_u16(t4s3, 0u, 0xffu);
 8009bc0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009bc2:	22ff      	movs	r2, #255	@ 0xff
 8009bc4:	2100      	movs	r1, #0
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7ff fb0b 	bl	80091e2 <pack_left_shift_u16>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	4619      	mov	r1, r3
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	3305      	adds	r3, #5
 8009bd4:	781a      	ldrb	r2, [r3, #0]
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	3305      	adds	r3, #5
 8009bda:	430a      	orrs	r2, r1
 8009bdc:	b2d2      	uxtb	r2, r2
 8009bde:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s3, 8u, 0x0fu);
 8009be0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009be2:	220f      	movs	r2, #15
 8009be4:	2108      	movs	r1, #8
 8009be6:	4618      	mov	r0, r3
 8009be8:	f7ff fb29 	bl	800923e <pack_right_shift_u16>
 8009bec:	4603      	mov	r3, r0
 8009bee:	4619      	mov	r1, r3
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	3306      	adds	r3, #6
 8009bf4:	781a      	ldrb	r2, [r3, #0]
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	3306      	adds	r3, #6
 8009bfa:	430a      	orrs	r2, r1
 8009bfc:	b2d2      	uxtb	r2, r2
 8009bfe:	701a      	strb	r2, [r3, #0]
        t5s3 = (uint16_t)src_p->t5s3;
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	f9b3 3066 	ldrsh.w	r3, [r3, #102]	@ 0x66
 8009c06:	84bb      	strh	r3, [r7, #36]	@ 0x24
        dst_p[6] |= pack_left_shift_u16(t5s3, 4u, 0xf0u);
 8009c08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c0a:	22f0      	movs	r2, #240	@ 0xf0
 8009c0c:	2104      	movs	r1, #4
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f7ff fae7 	bl	80091e2 <pack_left_shift_u16>
 8009c14:	4603      	mov	r3, r0
 8009c16:	4619      	mov	r1, r3
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	3306      	adds	r3, #6
 8009c1c:	781a      	ldrb	r2, [r3, #0]
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	3306      	adds	r3, #6
 8009c22:	430a      	orrs	r2, r1
 8009c24:	b2d2      	uxtb	r2, r2
 8009c26:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s3, 4u, 0xffu);
 8009c28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009c2a:	22ff      	movs	r2, #255	@ 0xff
 8009c2c:	2104      	movs	r1, #4
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f7ff fb05 	bl	800923e <pack_right_shift_u16>
 8009c34:	4603      	mov	r3, r0
 8009c36:	4619      	mov	r1, r3
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	3307      	adds	r3, #7
 8009c3c:	781a      	ldrb	r2, [r3, #0]
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	3307      	adds	r3, #7
 8009c42:	430a      	orrs	r2, r1
 8009c44:	b2d2      	uxtb	r2, r2
 8009c46:	701a      	strb	r2, [r3, #0]
        break;
 8009c48:	f000 bebb 	b.w	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 3:
        t1s4 = (uint16_t)src_p->t1s4;
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8009c52:	86fb      	strh	r3, [r7, #54]	@ 0x36
        dst_p[0] |= pack_left_shift_u16(t1s4, 4u, 0xf0u);
 8009c54:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009c56:	22f0      	movs	r2, #240	@ 0xf0
 8009c58:	2104      	movs	r1, #4
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7ff fac1 	bl	80091e2 <pack_left_shift_u16>
 8009c60:	4603      	mov	r3, r0
 8009c62:	461a      	mov	r2, r3
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	781b      	ldrb	r3, [r3, #0]
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	b2da      	uxtb	r2, r3
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s4, 4u, 0xffu);
 8009c70:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8009c72:	22ff      	movs	r2, #255	@ 0xff
 8009c74:	2104      	movs	r1, #4
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7ff fae1 	bl	800923e <pack_right_shift_u16>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	4619      	mov	r1, r3
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	3301      	adds	r3, #1
 8009c84:	781a      	ldrb	r2, [r3, #0]
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	3301      	adds	r3, #1
 8009c8a:	430a      	orrs	r2, r1
 8009c8c:	b2d2      	uxtb	r2, r2
 8009c8e:	701a      	strb	r2, [r3, #0]
        t2s4 = (uint16_t)src_p->t2s4;
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8009c96:	86bb      	strh	r3, [r7, #52]	@ 0x34
        dst_p[2] |= pack_left_shift_u16(t2s4, 0u, 0xffu);
 8009c98:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8009c9a:	22ff      	movs	r2, #255	@ 0xff
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f7ff fa9f 	bl	80091e2 <pack_left_shift_u16>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	4619      	mov	r1, r3
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	3302      	adds	r3, #2
 8009cac:	781a      	ldrb	r2, [r3, #0]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	3302      	adds	r3, #2
 8009cb2:	430a      	orrs	r2, r1
 8009cb4:	b2d2      	uxtb	r2, r2
 8009cb6:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s4, 8u, 0x0fu);
 8009cb8:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8009cba:	220f      	movs	r2, #15
 8009cbc:	2108      	movs	r1, #8
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	f7ff fabd 	bl	800923e <pack_right_shift_u16>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	3303      	adds	r3, #3
 8009ccc:	781a      	ldrb	r2, [r3, #0]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	3303      	adds	r3, #3
 8009cd2:	430a      	orrs	r2, r1
 8009cd4:	b2d2      	uxtb	r2, r2
 8009cd6:	701a      	strb	r2, [r3, #0]
        t3s4 = (uint16_t)src_p->t3s4;
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	@ 0x38
 8009cde:	867b      	strh	r3, [r7, #50]	@ 0x32
        dst_p[3] |= pack_left_shift_u16(t3s4, 4u, 0xf0u);
 8009ce0:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009ce2:	22f0      	movs	r2, #240	@ 0xf0
 8009ce4:	2104      	movs	r1, #4
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7ff fa7b 	bl	80091e2 <pack_left_shift_u16>
 8009cec:	4603      	mov	r3, r0
 8009cee:	4619      	mov	r1, r3
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	3303      	adds	r3, #3
 8009cf4:	781a      	ldrb	r2, [r3, #0]
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	3303      	adds	r3, #3
 8009cfa:	430a      	orrs	r2, r1
 8009cfc:	b2d2      	uxtb	r2, r2
 8009cfe:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s4, 4u, 0xffu);
 8009d00:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8009d02:	22ff      	movs	r2, #255	@ 0xff
 8009d04:	2104      	movs	r1, #4
 8009d06:	4618      	mov	r0, r3
 8009d08:	f7ff fa99 	bl	800923e <pack_right_shift_u16>
 8009d0c:	4603      	mov	r3, r0
 8009d0e:	4619      	mov	r1, r3
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	3304      	adds	r3, #4
 8009d14:	781a      	ldrb	r2, [r3, #0]
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	3304      	adds	r3, #4
 8009d1a:	430a      	orrs	r2, r1
 8009d1c:	b2d2      	uxtb	r2, r2
 8009d1e:	701a      	strb	r2, [r3, #0]
        t4s4 = (uint16_t)src_p->t4s4;
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	f9b3 3050 	ldrsh.w	r3, [r3, #80]	@ 0x50
 8009d26:	863b      	strh	r3, [r7, #48]	@ 0x30
        dst_p[5] |= pack_left_shift_u16(t4s4, 0u, 0xffu);
 8009d28:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009d2a:	22ff      	movs	r2, #255	@ 0xff
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f7ff fa57 	bl	80091e2 <pack_left_shift_u16>
 8009d34:	4603      	mov	r3, r0
 8009d36:	4619      	mov	r1, r3
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	3305      	adds	r3, #5
 8009d3c:	781a      	ldrb	r2, [r3, #0]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	3305      	adds	r3, #5
 8009d42:	430a      	orrs	r2, r1
 8009d44:	b2d2      	uxtb	r2, r2
 8009d46:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s4, 8u, 0x0fu);
 8009d48:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009d4a:	220f      	movs	r2, #15
 8009d4c:	2108      	movs	r1, #8
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7ff fa75 	bl	800923e <pack_right_shift_u16>
 8009d54:	4603      	mov	r3, r0
 8009d56:	4619      	mov	r1, r3
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	3306      	adds	r3, #6
 8009d5c:	781a      	ldrb	r2, [r3, #0]
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	3306      	adds	r3, #6
 8009d62:	430a      	orrs	r2, r1
 8009d64:	b2d2      	uxtb	r2, r2
 8009d66:	701a      	strb	r2, [r3, #0]
        t5s4 = (uint16_t)src_p->t5s4;
 8009d68:	68bb      	ldr	r3, [r7, #8]
 8009d6a:	f9b3 3068 	ldrsh.w	r3, [r3, #104]	@ 0x68
 8009d6e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        dst_p[6] |= pack_left_shift_u16(t5s4, 4u, 0xf0u);
 8009d70:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009d72:	22f0      	movs	r2, #240	@ 0xf0
 8009d74:	2104      	movs	r1, #4
 8009d76:	4618      	mov	r0, r3
 8009d78:	f7ff fa33 	bl	80091e2 <pack_left_shift_u16>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	4619      	mov	r1, r3
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	3306      	adds	r3, #6
 8009d84:	781a      	ldrb	r2, [r3, #0]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	3306      	adds	r3, #6
 8009d8a:	430a      	orrs	r2, r1
 8009d8c:	b2d2      	uxtb	r2, r2
 8009d8e:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s4, 4u, 0xffu);
 8009d90:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009d92:	22ff      	movs	r2, #255	@ 0xff
 8009d94:	2104      	movs	r1, #4
 8009d96:	4618      	mov	r0, r3
 8009d98:	f7ff fa51 	bl	800923e <pack_right_shift_u16>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	4619      	mov	r1, r3
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	3307      	adds	r3, #7
 8009da4:	781a      	ldrb	r2, [r3, #0]
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	3307      	adds	r3, #7
 8009daa:	430a      	orrs	r2, r1
 8009dac:	b2d2      	uxtb	r2, r2
 8009dae:	701a      	strb	r2, [r3, #0]
        break;
 8009db0:	f000 be07 	b.w	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 4:
        t1s5 = (uint16_t)src_p->t1s5;
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8009dba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        dst_p[0] |= pack_left_shift_u16(t1s5, 4u, 0xf0u);
 8009dbe:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009dc2:	22f0      	movs	r2, #240	@ 0xf0
 8009dc4:	2104      	movs	r1, #4
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f7ff fa0b 	bl	80091e2 <pack_left_shift_u16>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	461a      	mov	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	781b      	ldrb	r3, [r3, #0]
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	b2da      	uxtb	r2, r3
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s5, 4u, 0xffu);
 8009ddc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009de0:	22ff      	movs	r2, #255	@ 0xff
 8009de2:	2104      	movs	r1, #4
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7ff fa2a 	bl	800923e <pack_right_shift_u16>
 8009dea:	4603      	mov	r3, r0
 8009dec:	4619      	mov	r1, r3
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	3301      	adds	r3, #1
 8009df2:	781a      	ldrb	r2, [r3, #0]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	3301      	adds	r3, #1
 8009df8:	430a      	orrs	r2, r1
 8009dfa:	b2d2      	uxtb	r2, r2
 8009dfc:	701a      	strb	r2, [r3, #0]
        t2s5 = (uint16_t)src_p->t2s5;
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 8009e04:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        dst_p[2] |= pack_left_shift_u16(t2s5, 0u, 0xffu);
 8009e06:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009e08:	22ff      	movs	r2, #255	@ 0xff
 8009e0a:	2100      	movs	r1, #0
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	f7ff f9e8 	bl	80091e2 <pack_left_shift_u16>
 8009e12:	4603      	mov	r3, r0
 8009e14:	4619      	mov	r1, r3
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	3302      	adds	r3, #2
 8009e1a:	781a      	ldrb	r2, [r3, #0]
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	3302      	adds	r3, #2
 8009e20:	430a      	orrs	r2, r1
 8009e22:	b2d2      	uxtb	r2, r2
 8009e24:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s5, 8u, 0x0fu);
 8009e26:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009e28:	220f      	movs	r2, #15
 8009e2a:	2108      	movs	r1, #8
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7ff fa06 	bl	800923e <pack_right_shift_u16>
 8009e32:	4603      	mov	r3, r0
 8009e34:	4619      	mov	r1, r3
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	3303      	adds	r3, #3
 8009e3a:	781a      	ldrb	r2, [r3, #0]
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	3303      	adds	r3, #3
 8009e40:	430a      	orrs	r2, r1
 8009e42:	b2d2      	uxtb	r2, r2
 8009e44:	701a      	strb	r2, [r3, #0]
        t3s5 = (uint16_t)src_p->t3s5;
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	@ 0x3a
 8009e4c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        dst_p[3] |= pack_left_shift_u16(t3s5, 4u, 0xf0u);
 8009e4e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009e50:	22f0      	movs	r2, #240	@ 0xf0
 8009e52:	2104      	movs	r1, #4
 8009e54:	4618      	mov	r0, r3
 8009e56:	f7ff f9c4 	bl	80091e2 <pack_left_shift_u16>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	3303      	adds	r3, #3
 8009e62:	781a      	ldrb	r2, [r3, #0]
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	3303      	adds	r3, #3
 8009e68:	430a      	orrs	r2, r1
 8009e6a:	b2d2      	uxtb	r2, r2
 8009e6c:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s5, 4u, 0xffu);
 8009e6e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009e70:	22ff      	movs	r2, #255	@ 0xff
 8009e72:	2104      	movs	r1, #4
 8009e74:	4618      	mov	r0, r3
 8009e76:	f7ff f9e2 	bl	800923e <pack_right_shift_u16>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	3304      	adds	r3, #4
 8009e82:	781a      	ldrb	r2, [r3, #0]
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	3304      	adds	r3, #4
 8009e88:	430a      	orrs	r2, r1
 8009e8a:	b2d2      	uxtb	r2, r2
 8009e8c:	701a      	strb	r2, [r3, #0]
        t4s5 = (uint16_t)src_p->t4s5;
 8009e8e:	68bb      	ldr	r3, [r7, #8]
 8009e90:	f9b3 3052 	ldrsh.w	r3, [r3, #82]	@ 0x52
 8009e94:	877b      	strh	r3, [r7, #58]	@ 0x3a
        dst_p[5] |= pack_left_shift_u16(t4s5, 0u, 0xffu);
 8009e96:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009e98:	22ff      	movs	r2, #255	@ 0xff
 8009e9a:	2100      	movs	r1, #0
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	f7ff f9a0 	bl	80091e2 <pack_left_shift_u16>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	3305      	adds	r3, #5
 8009eaa:	781a      	ldrb	r2, [r3, #0]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	3305      	adds	r3, #5
 8009eb0:	430a      	orrs	r2, r1
 8009eb2:	b2d2      	uxtb	r2, r2
 8009eb4:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s5, 8u, 0x0fu);
 8009eb6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009eb8:	220f      	movs	r2, #15
 8009eba:	2108      	movs	r1, #8
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f7ff f9be 	bl	800923e <pack_right_shift_u16>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	3306      	adds	r3, #6
 8009eca:	781a      	ldrb	r2, [r3, #0]
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	3306      	adds	r3, #6
 8009ed0:	430a      	orrs	r2, r1
 8009ed2:	b2d2      	uxtb	r2, r2
 8009ed4:	701a      	strb	r2, [r3, #0]
        t5s5 = (uint16_t)src_p->t5s5;
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	f9b3 306a 	ldrsh.w	r3, [r3, #106]	@ 0x6a
 8009edc:	873b      	strh	r3, [r7, #56]	@ 0x38
        dst_p[6] |= pack_left_shift_u16(t5s5, 4u, 0xf0u);
 8009ede:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8009ee0:	22f0      	movs	r2, #240	@ 0xf0
 8009ee2:	2104      	movs	r1, #4
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f7ff f97c 	bl	80091e2 <pack_left_shift_u16>
 8009eea:	4603      	mov	r3, r0
 8009eec:	4619      	mov	r1, r3
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	3306      	adds	r3, #6
 8009ef2:	781a      	ldrb	r2, [r3, #0]
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	3306      	adds	r3, #6
 8009ef8:	430a      	orrs	r2, r1
 8009efa:	b2d2      	uxtb	r2, r2
 8009efc:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s5, 4u, 0xffu);
 8009efe:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8009f00:	22ff      	movs	r2, #255	@ 0xff
 8009f02:	2104      	movs	r1, #4
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7ff f99a 	bl	800923e <pack_right_shift_u16>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	4619      	mov	r1, r3
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	3307      	adds	r3, #7
 8009f12:	781a      	ldrb	r2, [r3, #0]
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	3307      	adds	r3, #7
 8009f18:	430a      	orrs	r2, r1
 8009f1a:	b2d2      	uxtb	r2, r2
 8009f1c:	701a      	strb	r2, [r3, #0]
        break;
 8009f1e:	f000 bd50 	b.w	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 5:
        t1s6 = (uint16_t)src_p->t1s6;
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8009f28:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        dst_p[0] |= pack_left_shift_u16(t1s6, 4u, 0xf0u);
 8009f2c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8009f30:	22f0      	movs	r2, #240	@ 0xf0
 8009f32:	2104      	movs	r1, #4
 8009f34:	4618      	mov	r0, r3
 8009f36:	f7ff f954 	bl	80091e2 <pack_left_shift_u16>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	781b      	ldrb	r3, [r3, #0]
 8009f42:	4313      	orrs	r3, r2
 8009f44:	b2da      	uxtb	r2, r3
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s6, 4u, 0xffu);
 8009f4a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8009f4e:	22ff      	movs	r2, #255	@ 0xff
 8009f50:	2104      	movs	r1, #4
 8009f52:	4618      	mov	r0, r3
 8009f54:	f7ff f973 	bl	800923e <pack_right_shift_u16>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	3301      	adds	r3, #1
 8009f60:	781a      	ldrb	r2, [r3, #0]
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	3301      	adds	r3, #1
 8009f66:	430a      	orrs	r2, r1
 8009f68:	b2d2      	uxtb	r2, r2
 8009f6a:	701a      	strb	r2, [r3, #0]
        t2s6 = (uint16_t)src_p->t2s6;
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8009f72:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
        dst_p[2] |= pack_left_shift_u16(t2s6, 0u, 0xffu);
 8009f76:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8009f7a:	22ff      	movs	r2, #255	@ 0xff
 8009f7c:	2100      	movs	r1, #0
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f7ff f92f 	bl	80091e2 <pack_left_shift_u16>
 8009f84:	4603      	mov	r3, r0
 8009f86:	4619      	mov	r1, r3
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	3302      	adds	r3, #2
 8009f8c:	781a      	ldrb	r2, [r3, #0]
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	3302      	adds	r3, #2
 8009f92:	430a      	orrs	r2, r1
 8009f94:	b2d2      	uxtb	r2, r2
 8009f96:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s6, 8u, 0x0fu);
 8009f98:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8009f9c:	220f      	movs	r2, #15
 8009f9e:	2108      	movs	r1, #8
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7ff f94c 	bl	800923e <pack_right_shift_u16>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	4619      	mov	r1, r3
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	3303      	adds	r3, #3
 8009fae:	781a      	ldrb	r2, [r3, #0]
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	3303      	adds	r3, #3
 8009fb4:	430a      	orrs	r2, r1
 8009fb6:	b2d2      	uxtb	r2, r2
 8009fb8:	701a      	strb	r2, [r3, #0]
        t3s6 = (uint16_t)src_p->t3s6;
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8009fc0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
        dst_p[3] |= pack_left_shift_u16(t3s6, 4u, 0xf0u);
 8009fc4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009fc8:	22f0      	movs	r2, #240	@ 0xf0
 8009fca:	2104      	movs	r1, #4
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f7ff f908 	bl	80091e2 <pack_left_shift_u16>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	4619      	mov	r1, r3
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	3303      	adds	r3, #3
 8009fda:	781a      	ldrb	r2, [r3, #0]
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	3303      	adds	r3, #3
 8009fe0:	430a      	orrs	r2, r1
 8009fe2:	b2d2      	uxtb	r2, r2
 8009fe4:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s6, 4u, 0xffu);
 8009fe6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009fea:	22ff      	movs	r2, #255	@ 0xff
 8009fec:	2104      	movs	r1, #4
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7ff f925 	bl	800923e <pack_right_shift_u16>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	4619      	mov	r1, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	3304      	adds	r3, #4
 8009ffc:	781a      	ldrb	r2, [r3, #0]
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	3304      	adds	r3, #4
 800a002:	430a      	orrs	r2, r1
 800a004:	b2d2      	uxtb	r2, r2
 800a006:	701a      	strb	r2, [r3, #0]
        t4s6 = (uint16_t)src_p->t4s6;
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	f9b3 3054 	ldrsh.w	r3, [r3, #84]	@ 0x54
 800a00e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        dst_p[5] |= pack_left_shift_u16(t4s6, 0u, 0xffu);
 800a012:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a016:	22ff      	movs	r2, #255	@ 0xff
 800a018:	2100      	movs	r1, #0
 800a01a:	4618      	mov	r0, r3
 800a01c:	f7ff f8e1 	bl	80091e2 <pack_left_shift_u16>
 800a020:	4603      	mov	r3, r0
 800a022:	4619      	mov	r1, r3
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	3305      	adds	r3, #5
 800a028:	781a      	ldrb	r2, [r3, #0]
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	3305      	adds	r3, #5
 800a02e:	430a      	orrs	r2, r1
 800a030:	b2d2      	uxtb	r2, r2
 800a032:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s6, 8u, 0x0fu);
 800a034:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a038:	220f      	movs	r2, #15
 800a03a:	2108      	movs	r1, #8
 800a03c:	4618      	mov	r0, r3
 800a03e:	f7ff f8fe 	bl	800923e <pack_right_shift_u16>
 800a042:	4603      	mov	r3, r0
 800a044:	4619      	mov	r1, r3
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	3306      	adds	r3, #6
 800a04a:	781a      	ldrb	r2, [r3, #0]
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	3306      	adds	r3, #6
 800a050:	430a      	orrs	r2, r1
 800a052:	b2d2      	uxtb	r2, r2
 800a054:	701a      	strb	r2, [r3, #0]
        t5s6 = (uint16_t)src_p->t5s6;
 800a056:	68bb      	ldr	r3, [r7, #8]
 800a058:	f9b3 306c 	ldrsh.w	r3, [r3, #108]	@ 0x6c
 800a05c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        dst_p[6] |= pack_left_shift_u16(t5s6, 4u, 0xf0u);
 800a060:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a064:	22f0      	movs	r2, #240	@ 0xf0
 800a066:	2104      	movs	r1, #4
 800a068:	4618      	mov	r0, r3
 800a06a:	f7ff f8ba 	bl	80091e2 <pack_left_shift_u16>
 800a06e:	4603      	mov	r3, r0
 800a070:	4619      	mov	r1, r3
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	3306      	adds	r3, #6
 800a076:	781a      	ldrb	r2, [r3, #0]
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	3306      	adds	r3, #6
 800a07c:	430a      	orrs	r2, r1
 800a07e:	b2d2      	uxtb	r2, r2
 800a080:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s6, 4u, 0xffu);
 800a082:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a086:	22ff      	movs	r2, #255	@ 0xff
 800a088:	2104      	movs	r1, #4
 800a08a:	4618      	mov	r0, r3
 800a08c:	f7ff f8d7 	bl	800923e <pack_right_shift_u16>
 800a090:	4603      	mov	r3, r0
 800a092:	4619      	mov	r1, r3
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	3307      	adds	r3, #7
 800a098:	781a      	ldrb	r2, [r3, #0]
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	3307      	adds	r3, #7
 800a09e:	430a      	orrs	r2, r1
 800a0a0:	b2d2      	uxtb	r2, r2
 800a0a2:	701a      	strb	r2, [r3, #0]
        break;
 800a0a4:	f000 bc8d 	b.w	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 6:
        t1s7 = (uint16_t)src_p->t1s7;
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800a0ae:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        dst_p[0] |= pack_left_shift_u16(t1s7, 4u, 0xf0u);
 800a0b2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800a0b6:	22f0      	movs	r2, #240	@ 0xf0
 800a0b8:	2104      	movs	r1, #4
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff f891 	bl	80091e2 <pack_left_shift_u16>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	4313      	orrs	r3, r2
 800a0ca:	b2da      	uxtb	r2, r3
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s7, 4u, 0xffu);
 800a0d0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800a0d4:	22ff      	movs	r2, #255	@ 0xff
 800a0d6:	2104      	movs	r1, #4
 800a0d8:	4618      	mov	r0, r3
 800a0da:	f7ff f8b0 	bl	800923e <pack_right_shift_u16>
 800a0de:	4603      	mov	r3, r0
 800a0e0:	4619      	mov	r1, r3
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	781a      	ldrb	r2, [r3, #0]
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	430a      	orrs	r2, r1
 800a0ee:	b2d2      	uxtb	r2, r2
 800a0f0:	701a      	strb	r2, [r3, #0]
        t2s7 = (uint16_t)src_p->t2s7;
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800a0f8:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
        dst_p[2] |= pack_left_shift_u16(t2s7, 0u, 0xffu);
 800a0fc:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800a100:	22ff      	movs	r2, #255	@ 0xff
 800a102:	2100      	movs	r1, #0
 800a104:	4618      	mov	r0, r3
 800a106:	f7ff f86c 	bl	80091e2 <pack_left_shift_u16>
 800a10a:	4603      	mov	r3, r0
 800a10c:	4619      	mov	r1, r3
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	3302      	adds	r3, #2
 800a112:	781a      	ldrb	r2, [r3, #0]
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	3302      	adds	r3, #2
 800a118:	430a      	orrs	r2, r1
 800a11a:	b2d2      	uxtb	r2, r2
 800a11c:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s7, 8u, 0x0fu);
 800a11e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800a122:	220f      	movs	r2, #15
 800a124:	2108      	movs	r1, #8
 800a126:	4618      	mov	r0, r3
 800a128:	f7ff f889 	bl	800923e <pack_right_shift_u16>
 800a12c:	4603      	mov	r3, r0
 800a12e:	4619      	mov	r1, r3
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	3303      	adds	r3, #3
 800a134:	781a      	ldrb	r2, [r3, #0]
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	3303      	adds	r3, #3
 800a13a:	430a      	orrs	r2, r1
 800a13c:	b2d2      	uxtb	r2, r2
 800a13e:	701a      	strb	r2, [r3, #0]
        t3s7 = (uint16_t)src_p->t3s7;
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800a146:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
        dst_p[3] |= pack_left_shift_u16(t3s7, 4u, 0xf0u);
 800a14a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800a14e:	22f0      	movs	r2, #240	@ 0xf0
 800a150:	2104      	movs	r1, #4
 800a152:	4618      	mov	r0, r3
 800a154:	f7ff f845 	bl	80091e2 <pack_left_shift_u16>
 800a158:	4603      	mov	r3, r0
 800a15a:	4619      	mov	r1, r3
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	3303      	adds	r3, #3
 800a160:	781a      	ldrb	r2, [r3, #0]
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	3303      	adds	r3, #3
 800a166:	430a      	orrs	r2, r1
 800a168:	b2d2      	uxtb	r2, r2
 800a16a:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s7, 4u, 0xffu);
 800a16c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800a170:	22ff      	movs	r2, #255	@ 0xff
 800a172:	2104      	movs	r1, #4
 800a174:	4618      	mov	r0, r3
 800a176:	f7ff f862 	bl	800923e <pack_right_shift_u16>
 800a17a:	4603      	mov	r3, r0
 800a17c:	4619      	mov	r1, r3
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	3304      	adds	r3, #4
 800a182:	781a      	ldrb	r2, [r3, #0]
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	3304      	adds	r3, #4
 800a188:	430a      	orrs	r2, r1
 800a18a:	b2d2      	uxtb	r2, r2
 800a18c:	701a      	strb	r2, [r3, #0]
        t4s7 = (uint16_t)src_p->t4s7;
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	f9b3 3056 	ldrsh.w	r3, [r3, #86]	@ 0x56
 800a194:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        dst_p[5] |= pack_left_shift_u16(t4s7, 0u, 0xffu);
 800a198:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800a19c:	22ff      	movs	r2, #255	@ 0xff
 800a19e:	2100      	movs	r1, #0
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f7ff f81e 	bl	80091e2 <pack_left_shift_u16>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	4619      	mov	r1, r3
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	3305      	adds	r3, #5
 800a1ae:	781a      	ldrb	r2, [r3, #0]
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	3305      	adds	r3, #5
 800a1b4:	430a      	orrs	r2, r1
 800a1b6:	b2d2      	uxtb	r2, r2
 800a1b8:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s7, 8u, 0x0fu);
 800a1ba:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800a1be:	220f      	movs	r2, #15
 800a1c0:	2108      	movs	r1, #8
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	f7ff f83b 	bl	800923e <pack_right_shift_u16>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	3306      	adds	r3, #6
 800a1d0:	781a      	ldrb	r2, [r3, #0]
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	3306      	adds	r3, #6
 800a1d6:	430a      	orrs	r2, r1
 800a1d8:	b2d2      	uxtb	r2, r2
 800a1da:	701a      	strb	r2, [r3, #0]
        t5s7 = (uint16_t)src_p->t5s7;
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	f9b3 306e 	ldrsh.w	r3, [r3, #110]	@ 0x6e
 800a1e2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
        dst_p[6] |= pack_left_shift_u16(t5s7, 4u, 0xf0u);
 800a1e6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800a1ea:	22f0      	movs	r2, #240	@ 0xf0
 800a1ec:	2104      	movs	r1, #4
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	f7fe fff7 	bl	80091e2 <pack_left_shift_u16>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	4619      	mov	r1, r3
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	3306      	adds	r3, #6
 800a1fc:	781a      	ldrb	r2, [r3, #0]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	3306      	adds	r3, #6
 800a202:	430a      	orrs	r2, r1
 800a204:	b2d2      	uxtb	r2, r2
 800a206:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s7, 4u, 0xffu);
 800a208:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800a20c:	22ff      	movs	r2, #255	@ 0xff
 800a20e:	2104      	movs	r1, #4
 800a210:	4618      	mov	r0, r3
 800a212:	f7ff f814 	bl	800923e <pack_right_shift_u16>
 800a216:	4603      	mov	r3, r0
 800a218:	4619      	mov	r1, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	3307      	adds	r3, #7
 800a21e:	781a      	ldrb	r2, [r3, #0]
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	3307      	adds	r3, #7
 800a224:	430a      	orrs	r2, r1
 800a226:	b2d2      	uxtb	r2, r2
 800a228:	701a      	strb	r2, [r3, #0]
        break;
 800a22a:	e3ca      	b.n	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 7:
        t1s8 = (uint16_t)src_p->t1s8;
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 800a232:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        dst_p[0] |= pack_left_shift_u16(t1s8, 4u, 0xf0u);
 800a236:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800a23a:	22f0      	movs	r2, #240	@ 0xf0
 800a23c:	2104      	movs	r1, #4
 800a23e:	4618      	mov	r0, r3
 800a240:	f7fe ffcf 	bl	80091e2 <pack_left_shift_u16>
 800a244:	4603      	mov	r3, r0
 800a246:	461a      	mov	r2, r3
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	781b      	ldrb	r3, [r3, #0]
 800a24c:	4313      	orrs	r3, r2
 800a24e:	b2da      	uxtb	r2, r3
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s8, 4u, 0xffu);
 800a254:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800a258:	22ff      	movs	r2, #255	@ 0xff
 800a25a:	2104      	movs	r1, #4
 800a25c:	4618      	mov	r0, r3
 800a25e:	f7fe ffee 	bl	800923e <pack_right_shift_u16>
 800a262:	4603      	mov	r3, r0
 800a264:	4619      	mov	r1, r3
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	3301      	adds	r3, #1
 800a26a:	781a      	ldrb	r2, [r3, #0]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	3301      	adds	r3, #1
 800a270:	430a      	orrs	r2, r1
 800a272:	b2d2      	uxtb	r2, r2
 800a274:	701a      	strb	r2, [r3, #0]
        t2s8 = (uint16_t)src_p->t2s8;
 800a276:	68bb      	ldr	r3, [r7, #8]
 800a278:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 800a27c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
        dst_p[2] |= pack_left_shift_u16(t2s8, 0u, 0xffu);
 800a280:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800a284:	22ff      	movs	r2, #255	@ 0xff
 800a286:	2100      	movs	r1, #0
 800a288:	4618      	mov	r0, r3
 800a28a:	f7fe ffaa 	bl	80091e2 <pack_left_shift_u16>
 800a28e:	4603      	mov	r3, r0
 800a290:	4619      	mov	r1, r3
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	3302      	adds	r3, #2
 800a296:	781a      	ldrb	r2, [r3, #0]
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	3302      	adds	r3, #2
 800a29c:	430a      	orrs	r2, r1
 800a29e:	b2d2      	uxtb	r2, r2
 800a2a0:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s8, 8u, 0x0fu);
 800a2a2:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800a2a6:	220f      	movs	r2, #15
 800a2a8:	2108      	movs	r1, #8
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	f7fe ffc7 	bl	800923e <pack_right_shift_u16>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	3303      	adds	r3, #3
 800a2b8:	781a      	ldrb	r2, [r3, #0]
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	3303      	adds	r3, #3
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	b2d2      	uxtb	r2, r2
 800a2c2:	701a      	strb	r2, [r3, #0]
        t3s8 = (uint16_t)src_p->t3s8;
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800a2ca:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
        dst_p[3] |= pack_left_shift_u16(t3s8, 4u, 0xf0u);
 800a2ce:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a2d2:	22f0      	movs	r2, #240	@ 0xf0
 800a2d4:	2104      	movs	r1, #4
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f7fe ff83 	bl	80091e2 <pack_left_shift_u16>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	4619      	mov	r1, r3
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	3303      	adds	r3, #3
 800a2e4:	781a      	ldrb	r2, [r3, #0]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	3303      	adds	r3, #3
 800a2ea:	430a      	orrs	r2, r1
 800a2ec:	b2d2      	uxtb	r2, r2
 800a2ee:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s8, 4u, 0xffu);
 800a2f0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a2f4:	22ff      	movs	r2, #255	@ 0xff
 800a2f6:	2104      	movs	r1, #4
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7fe ffa0 	bl	800923e <pack_right_shift_u16>
 800a2fe:	4603      	mov	r3, r0
 800a300:	4619      	mov	r1, r3
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	3304      	adds	r3, #4
 800a306:	781a      	ldrb	r2, [r3, #0]
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	3304      	adds	r3, #4
 800a30c:	430a      	orrs	r2, r1
 800a30e:	b2d2      	uxtb	r2, r2
 800a310:	701a      	strb	r2, [r3, #0]
        t4s8 = (uint16_t)src_p->t4s8;
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	f9b3 3058 	ldrsh.w	r3, [r3, #88]	@ 0x58
 800a318:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
        dst_p[5] |= pack_left_shift_u16(t4s8, 0u, 0xffu);
 800a31c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800a320:	22ff      	movs	r2, #255	@ 0xff
 800a322:	2100      	movs	r1, #0
 800a324:	4618      	mov	r0, r3
 800a326:	f7fe ff5c 	bl	80091e2 <pack_left_shift_u16>
 800a32a:	4603      	mov	r3, r0
 800a32c:	4619      	mov	r1, r3
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	3305      	adds	r3, #5
 800a332:	781a      	ldrb	r2, [r3, #0]
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	3305      	adds	r3, #5
 800a338:	430a      	orrs	r2, r1
 800a33a:	b2d2      	uxtb	r2, r2
 800a33c:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s8, 8u, 0x0fu);
 800a33e:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 800a342:	220f      	movs	r2, #15
 800a344:	2108      	movs	r1, #8
 800a346:	4618      	mov	r0, r3
 800a348:	f7fe ff79 	bl	800923e <pack_right_shift_u16>
 800a34c:	4603      	mov	r3, r0
 800a34e:	4619      	mov	r1, r3
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	3306      	adds	r3, #6
 800a354:	781a      	ldrb	r2, [r3, #0]
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	3306      	adds	r3, #6
 800a35a:	430a      	orrs	r2, r1
 800a35c:	b2d2      	uxtb	r2, r2
 800a35e:	701a      	strb	r2, [r3, #0]
        t5s8 = (uint16_t)src_p->t5s8;
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	f9b3 3070 	ldrsh.w	r3, [r3, #112]	@ 0x70
 800a366:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
        dst_p[6] |= pack_left_shift_u16(t5s8, 4u, 0xf0u);
 800a36a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a36e:	22f0      	movs	r2, #240	@ 0xf0
 800a370:	2104      	movs	r1, #4
 800a372:	4618      	mov	r0, r3
 800a374:	f7fe ff35 	bl	80091e2 <pack_left_shift_u16>
 800a378:	4603      	mov	r3, r0
 800a37a:	4619      	mov	r1, r3
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	3306      	adds	r3, #6
 800a380:	781a      	ldrb	r2, [r3, #0]
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	3306      	adds	r3, #6
 800a386:	430a      	orrs	r2, r1
 800a388:	b2d2      	uxtb	r2, r2
 800a38a:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s8, 4u, 0xffu);
 800a38c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800a390:	22ff      	movs	r2, #255	@ 0xff
 800a392:	2104      	movs	r1, #4
 800a394:	4618      	mov	r0, r3
 800a396:	f7fe ff52 	bl	800923e <pack_right_shift_u16>
 800a39a:	4603      	mov	r3, r0
 800a39c:	4619      	mov	r1, r3
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	3307      	adds	r3, #7
 800a3a2:	781a      	ldrb	r2, [r3, #0]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	3307      	adds	r3, #7
 800a3a8:	430a      	orrs	r2, r1
 800a3aa:	b2d2      	uxtb	r2, r2
 800a3ac:	701a      	strb	r2, [r3, #0]
        break;
 800a3ae:	e308      	b.n	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 8:
        t1s9 = (uint16_t)src_p->t1s9;
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800a3b6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
        dst_p[0] |= pack_left_shift_u16(t1s9, 4u, 0xf0u);
 800a3ba:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800a3be:	22f0      	movs	r2, #240	@ 0xf0
 800a3c0:	2104      	movs	r1, #4
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f7fe ff0d 	bl	80091e2 <pack_left_shift_u16>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	461a      	mov	r2, r3
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	b2da      	uxtb	r2, r3
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s9, 4u, 0xffu);
 800a3d8:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800a3dc:	22ff      	movs	r2, #255	@ 0xff
 800a3de:	2104      	movs	r1, #4
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f7fe ff2c 	bl	800923e <pack_right_shift_u16>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	3301      	adds	r3, #1
 800a3ee:	781a      	ldrb	r2, [r3, #0]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	3301      	adds	r3, #1
 800a3f4:	430a      	orrs	r2, r1
 800a3f6:	b2d2      	uxtb	r2, r2
 800a3f8:	701a      	strb	r2, [r3, #0]
        t2s9 = (uint16_t)src_p->t2s9;
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 800a400:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
        dst_p[2] |= pack_left_shift_u16(t2s9, 0u, 0xffu);
 800a404:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800a408:	22ff      	movs	r2, #255	@ 0xff
 800a40a:	2100      	movs	r1, #0
 800a40c:	4618      	mov	r0, r3
 800a40e:	f7fe fee8 	bl	80091e2 <pack_left_shift_u16>
 800a412:	4603      	mov	r3, r0
 800a414:	4619      	mov	r1, r3
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	3302      	adds	r3, #2
 800a41a:	781a      	ldrb	r2, [r3, #0]
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	3302      	adds	r3, #2
 800a420:	430a      	orrs	r2, r1
 800a422:	b2d2      	uxtb	r2, r2
 800a424:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s9, 8u, 0x0fu);
 800a426:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800a42a:	220f      	movs	r2, #15
 800a42c:	2108      	movs	r1, #8
 800a42e:	4618      	mov	r0, r3
 800a430:	f7fe ff05 	bl	800923e <pack_right_shift_u16>
 800a434:	4603      	mov	r3, r0
 800a436:	4619      	mov	r1, r3
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	3303      	adds	r3, #3
 800a43c:	781a      	ldrb	r2, [r3, #0]
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	3303      	adds	r3, #3
 800a442:	430a      	orrs	r2, r1
 800a444:	b2d2      	uxtb	r2, r2
 800a446:	701a      	strb	r2, [r3, #0]
        t3s9 = (uint16_t)src_p->t3s9;
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 800a44e:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
        dst_p[3] |= pack_left_shift_u16(t3s9, 4u, 0xf0u);
 800a452:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a456:	22f0      	movs	r2, #240	@ 0xf0
 800a458:	2104      	movs	r1, #4
 800a45a:	4618      	mov	r0, r3
 800a45c:	f7fe fec1 	bl	80091e2 <pack_left_shift_u16>
 800a460:	4603      	mov	r3, r0
 800a462:	4619      	mov	r1, r3
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	3303      	adds	r3, #3
 800a468:	781a      	ldrb	r2, [r3, #0]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	3303      	adds	r3, #3
 800a46e:	430a      	orrs	r2, r1
 800a470:	b2d2      	uxtb	r2, r2
 800a472:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s9, 4u, 0xffu);
 800a474:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800a478:	22ff      	movs	r2, #255	@ 0xff
 800a47a:	2104      	movs	r1, #4
 800a47c:	4618      	mov	r0, r3
 800a47e:	f7fe fede 	bl	800923e <pack_right_shift_u16>
 800a482:	4603      	mov	r3, r0
 800a484:	4619      	mov	r1, r3
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	3304      	adds	r3, #4
 800a48a:	781a      	ldrb	r2, [r3, #0]
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	3304      	adds	r3, #4
 800a490:	430a      	orrs	r2, r1
 800a492:	b2d2      	uxtb	r2, r2
 800a494:	701a      	strb	r2, [r3, #0]
        t4s9 = (uint16_t)src_p->t4s9;
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	f9b3 305a 	ldrsh.w	r3, [r3, #90]	@ 0x5a
 800a49c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
        dst_p[5] |= pack_left_shift_u16(t4s9, 0u, 0xffu);
 800a4a0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a4a4:	22ff      	movs	r2, #255	@ 0xff
 800a4a6:	2100      	movs	r1, #0
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	f7fe fe9a 	bl	80091e2 <pack_left_shift_u16>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	3305      	adds	r3, #5
 800a4b6:	781a      	ldrb	r2, [r3, #0]
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	3305      	adds	r3, #5
 800a4bc:	430a      	orrs	r2, r1
 800a4be:	b2d2      	uxtb	r2, r2
 800a4c0:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s9, 8u, 0x0fu);
 800a4c2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800a4c6:	220f      	movs	r2, #15
 800a4c8:	2108      	movs	r1, #8
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	f7fe feb7 	bl	800923e <pack_right_shift_u16>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	3306      	adds	r3, #6
 800a4d8:	781a      	ldrb	r2, [r3, #0]
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	3306      	adds	r3, #6
 800a4de:	430a      	orrs	r2, r1
 800a4e0:	b2d2      	uxtb	r2, r2
 800a4e2:	701a      	strb	r2, [r3, #0]
        t5s9 = (uint16_t)src_p->t5s9;
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	f9b3 3072 	ldrsh.w	r3, [r3, #114]	@ 0x72
 800a4ea:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        dst_p[6] |= pack_left_shift_u16(t5s9, 4u, 0xf0u);
 800a4ee:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a4f2:	22f0      	movs	r2, #240	@ 0xf0
 800a4f4:	2104      	movs	r1, #4
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	f7fe fe73 	bl	80091e2 <pack_left_shift_u16>
 800a4fc:	4603      	mov	r3, r0
 800a4fe:	4619      	mov	r1, r3
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	3306      	adds	r3, #6
 800a504:	781a      	ldrb	r2, [r3, #0]
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	3306      	adds	r3, #6
 800a50a:	430a      	orrs	r2, r1
 800a50c:	b2d2      	uxtb	r2, r2
 800a50e:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s9, 4u, 0xffu);
 800a510:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800a514:	22ff      	movs	r2, #255	@ 0xff
 800a516:	2104      	movs	r1, #4
 800a518:	4618      	mov	r0, r3
 800a51a:	f7fe fe90 	bl	800923e <pack_right_shift_u16>
 800a51e:	4603      	mov	r3, r0
 800a520:	4619      	mov	r1, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	3307      	adds	r3, #7
 800a526:	781a      	ldrb	r2, [r3, #0]
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	3307      	adds	r3, #7
 800a52c:	430a      	orrs	r2, r1
 800a52e:	b2d2      	uxtb	r2, r2
 800a530:	701a      	strb	r2, [r3, #0]
        break;
 800a532:	e246      	b.n	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 9:
        t1s10 = (uint16_t)src_p->t1s10;
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800a53a:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
        dst_p[0] |= pack_left_shift_u16(t1s10, 4u, 0xf0u);
 800a53e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800a542:	22f0      	movs	r2, #240	@ 0xf0
 800a544:	2104      	movs	r1, #4
 800a546:	4618      	mov	r0, r3
 800a548:	f7fe fe4b 	bl	80091e2 <pack_left_shift_u16>
 800a54c:	4603      	mov	r3, r0
 800a54e:	461a      	mov	r2, r3
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	4313      	orrs	r3, r2
 800a556:	b2da      	uxtb	r2, r3
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s10, 4u, 0xffu);
 800a55c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 800a560:	22ff      	movs	r2, #255	@ 0xff
 800a562:	2104      	movs	r1, #4
 800a564:	4618      	mov	r0, r3
 800a566:	f7fe fe6a 	bl	800923e <pack_right_shift_u16>
 800a56a:	4603      	mov	r3, r0
 800a56c:	4619      	mov	r1, r3
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	3301      	adds	r3, #1
 800a572:	781a      	ldrb	r2, [r3, #0]
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	3301      	adds	r3, #1
 800a578:	430a      	orrs	r2, r1
 800a57a:	b2d2      	uxtb	r2, r2
 800a57c:	701a      	strb	r2, [r3, #0]
        t2s10 = (uint16_t)src_p->t2s10;
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 800a584:	f8a7 3070 	strh.w	r3, [r7, #112]	@ 0x70
        dst_p[2] |= pack_left_shift_u16(t2s10, 0u, 0xffu);
 800a588:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800a58c:	22ff      	movs	r2, #255	@ 0xff
 800a58e:	2100      	movs	r1, #0
 800a590:	4618      	mov	r0, r3
 800a592:	f7fe fe26 	bl	80091e2 <pack_left_shift_u16>
 800a596:	4603      	mov	r3, r0
 800a598:	4619      	mov	r1, r3
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	3302      	adds	r3, #2
 800a59e:	781a      	ldrb	r2, [r3, #0]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	3302      	adds	r3, #2
 800a5a4:	430a      	orrs	r2, r1
 800a5a6:	b2d2      	uxtb	r2, r2
 800a5a8:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s10, 8u, 0x0fu);
 800a5aa:	f8b7 3070 	ldrh.w	r3, [r7, #112]	@ 0x70
 800a5ae:	220f      	movs	r2, #15
 800a5b0:	2108      	movs	r1, #8
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f7fe fe43 	bl	800923e <pack_right_shift_u16>
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	4619      	mov	r1, r3
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	3303      	adds	r3, #3
 800a5c0:	781a      	ldrb	r2, [r3, #0]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	3303      	adds	r3, #3
 800a5c6:	430a      	orrs	r2, r1
 800a5c8:	b2d2      	uxtb	r2, r2
 800a5ca:	701a      	strb	r2, [r3, #0]
        t3s10 = (uint16_t)src_p->t3s10;
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 800a5d2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
        dst_p[3] |= pack_left_shift_u16(t3s10, 4u, 0xf0u);
 800a5d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a5da:	22f0      	movs	r2, #240	@ 0xf0
 800a5dc:	2104      	movs	r1, #4
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7fe fdff 	bl	80091e2 <pack_left_shift_u16>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	4619      	mov	r1, r3
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	3303      	adds	r3, #3
 800a5ec:	781a      	ldrb	r2, [r3, #0]
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	3303      	adds	r3, #3
 800a5f2:	430a      	orrs	r2, r1
 800a5f4:	b2d2      	uxtb	r2, r2
 800a5f6:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s10, 4u, 0xffu);
 800a5f8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a5fc:	22ff      	movs	r2, #255	@ 0xff
 800a5fe:	2104      	movs	r1, #4
 800a600:	4618      	mov	r0, r3
 800a602:	f7fe fe1c 	bl	800923e <pack_right_shift_u16>
 800a606:	4603      	mov	r3, r0
 800a608:	4619      	mov	r1, r3
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	3304      	adds	r3, #4
 800a60e:	781a      	ldrb	r2, [r3, #0]
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	3304      	adds	r3, #4
 800a614:	430a      	orrs	r2, r1
 800a616:	b2d2      	uxtb	r2, r2
 800a618:	701a      	strb	r2, [r3, #0]
        t4s10 = (uint16_t)src_p->t4s10;
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	f9b3 305c 	ldrsh.w	r3, [r3, #92]	@ 0x5c
 800a620:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
        dst_p[5] |= pack_left_shift_u16(t4s10, 0u, 0xffu);
 800a624:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a628:	22ff      	movs	r2, #255	@ 0xff
 800a62a:	2100      	movs	r1, #0
 800a62c:	4618      	mov	r0, r3
 800a62e:	f7fe fdd8 	bl	80091e2 <pack_left_shift_u16>
 800a632:	4603      	mov	r3, r0
 800a634:	4619      	mov	r1, r3
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	3305      	adds	r3, #5
 800a63a:	781a      	ldrb	r2, [r3, #0]
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	3305      	adds	r3, #5
 800a640:	430a      	orrs	r2, r1
 800a642:	b2d2      	uxtb	r2, r2
 800a644:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s10, 8u, 0x0fu);
 800a646:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800a64a:	220f      	movs	r2, #15
 800a64c:	2108      	movs	r1, #8
 800a64e:	4618      	mov	r0, r3
 800a650:	f7fe fdf5 	bl	800923e <pack_right_shift_u16>
 800a654:	4603      	mov	r3, r0
 800a656:	4619      	mov	r1, r3
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	3306      	adds	r3, #6
 800a65c:	781a      	ldrb	r2, [r3, #0]
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	3306      	adds	r3, #6
 800a662:	430a      	orrs	r2, r1
 800a664:	b2d2      	uxtb	r2, r2
 800a666:	701a      	strb	r2, [r3, #0]
        t5s10 = (uint16_t)src_p->t5s10;
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	f9b3 3074 	ldrsh.w	r3, [r3, #116]	@ 0x74
 800a66e:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
        dst_p[6] |= pack_left_shift_u16(t5s10, 4u, 0xf0u);
 800a672:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a676:	22f0      	movs	r2, #240	@ 0xf0
 800a678:	2104      	movs	r1, #4
 800a67a:	4618      	mov	r0, r3
 800a67c:	f7fe fdb1 	bl	80091e2 <pack_left_shift_u16>
 800a680:	4603      	mov	r3, r0
 800a682:	4619      	mov	r1, r3
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	3306      	adds	r3, #6
 800a688:	781a      	ldrb	r2, [r3, #0]
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	3306      	adds	r3, #6
 800a68e:	430a      	orrs	r2, r1
 800a690:	b2d2      	uxtb	r2, r2
 800a692:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s10, 4u, 0xffu);
 800a694:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a698:	22ff      	movs	r2, #255	@ 0xff
 800a69a:	2104      	movs	r1, #4
 800a69c:	4618      	mov	r0, r3
 800a69e:	f7fe fdce 	bl	800923e <pack_right_shift_u16>
 800a6a2:	4603      	mov	r3, r0
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	3307      	adds	r3, #7
 800a6aa:	781a      	ldrb	r2, [r3, #0]
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	3307      	adds	r3, #7
 800a6b0:	430a      	orrs	r2, r1
 800a6b2:	b2d2      	uxtb	r2, r2
 800a6b4:	701a      	strb	r2, [r3, #0]
        break;
 800a6b6:	e184      	b.n	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 10:
        t1s11 = (uint16_t)src_p->t1s11;
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800a6be:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
        dst_p[0] |= pack_left_shift_u16(t1s11, 4u, 0xf0u);
 800a6c2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800a6c6:	22f0      	movs	r2, #240	@ 0xf0
 800a6c8:	2104      	movs	r1, #4
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7fe fd89 	bl	80091e2 <pack_left_shift_u16>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	4313      	orrs	r3, r2
 800a6da:	b2da      	uxtb	r2, r3
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s11, 4u, 0xffu);
 800a6e0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 800a6e4:	22ff      	movs	r2, #255	@ 0xff
 800a6e6:	2104      	movs	r1, #4
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7fe fda8 	bl	800923e <pack_right_shift_u16>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	4619      	mov	r1, r3
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	3301      	adds	r3, #1
 800a6f6:	781a      	ldrb	r2, [r3, #0]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	3301      	adds	r3, #1
 800a6fc:	430a      	orrs	r2, r1
 800a6fe:	b2d2      	uxtb	r2, r2
 800a700:	701a      	strb	r2, [r3, #0]
        t2s11 = (uint16_t)src_p->t2s11;
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 800a708:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
        dst_p[2] |= pack_left_shift_u16(t2s11, 0u, 0xffu);
 800a70c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800a710:	22ff      	movs	r2, #255	@ 0xff
 800a712:	2100      	movs	r1, #0
 800a714:	4618      	mov	r0, r3
 800a716:	f7fe fd64 	bl	80091e2 <pack_left_shift_u16>
 800a71a:	4603      	mov	r3, r0
 800a71c:	4619      	mov	r1, r3
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	3302      	adds	r3, #2
 800a722:	781a      	ldrb	r2, [r3, #0]
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	3302      	adds	r3, #2
 800a728:	430a      	orrs	r2, r1
 800a72a:	b2d2      	uxtb	r2, r2
 800a72c:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s11, 8u, 0x0fu);
 800a72e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800a732:	220f      	movs	r2, #15
 800a734:	2108      	movs	r1, #8
 800a736:	4618      	mov	r0, r3
 800a738:	f7fe fd81 	bl	800923e <pack_right_shift_u16>
 800a73c:	4603      	mov	r3, r0
 800a73e:	4619      	mov	r1, r3
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	3303      	adds	r3, #3
 800a744:	781a      	ldrb	r2, [r3, #0]
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	3303      	adds	r3, #3
 800a74a:	430a      	orrs	r2, r1
 800a74c:	b2d2      	uxtb	r2, r2
 800a74e:	701a      	strb	r2, [r3, #0]
        t3s11 = (uint16_t)src_p->t3s11;
 800a750:	68bb      	ldr	r3, [r7, #8]
 800a752:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800a756:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
        dst_p[3] |= pack_left_shift_u16(t3s11, 4u, 0xf0u);
 800a75a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800a75e:	22f0      	movs	r2, #240	@ 0xf0
 800a760:	2104      	movs	r1, #4
 800a762:	4618      	mov	r0, r3
 800a764:	f7fe fd3d 	bl	80091e2 <pack_left_shift_u16>
 800a768:	4603      	mov	r3, r0
 800a76a:	4619      	mov	r1, r3
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	3303      	adds	r3, #3
 800a770:	781a      	ldrb	r2, [r3, #0]
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	3303      	adds	r3, #3
 800a776:	430a      	orrs	r2, r1
 800a778:	b2d2      	uxtb	r2, r2
 800a77a:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s11, 4u, 0xffu);
 800a77c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 800a780:	22ff      	movs	r2, #255	@ 0xff
 800a782:	2104      	movs	r1, #4
 800a784:	4618      	mov	r0, r3
 800a786:	f7fe fd5a 	bl	800923e <pack_right_shift_u16>
 800a78a:	4603      	mov	r3, r0
 800a78c:	4619      	mov	r1, r3
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	3304      	adds	r3, #4
 800a792:	781a      	ldrb	r2, [r3, #0]
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	3304      	adds	r3, #4
 800a798:	430a      	orrs	r2, r1
 800a79a:	b2d2      	uxtb	r2, r2
 800a79c:	701a      	strb	r2, [r3, #0]
        t4s11 = (uint16_t)src_p->t4s11;
 800a79e:	68bb      	ldr	r3, [r7, #8]
 800a7a0:	f9b3 305e 	ldrsh.w	r3, [r3, #94]	@ 0x5e
 800a7a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
        dst_p[5] |= pack_left_shift_u16(t4s11, 0u, 0xffu);
 800a7a8:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800a7ac:	22ff      	movs	r2, #255	@ 0xff
 800a7ae:	2100      	movs	r1, #0
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f7fe fd16 	bl	80091e2 <pack_left_shift_u16>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	3305      	adds	r3, #5
 800a7be:	781a      	ldrb	r2, [r3, #0]
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	3305      	adds	r3, #5
 800a7c4:	430a      	orrs	r2, r1
 800a7c6:	b2d2      	uxtb	r2, r2
 800a7c8:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s11, 8u, 0x0fu);
 800a7ca:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800a7ce:	220f      	movs	r2, #15
 800a7d0:	2108      	movs	r1, #8
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fe fd33 	bl	800923e <pack_right_shift_u16>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	4619      	mov	r1, r3
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	3306      	adds	r3, #6
 800a7e0:	781a      	ldrb	r2, [r3, #0]
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	3306      	adds	r3, #6
 800a7e6:	430a      	orrs	r2, r1
 800a7e8:	b2d2      	uxtb	r2, r2
 800a7ea:	701a      	strb	r2, [r3, #0]
        t5s11 = (uint16_t)src_p->t5s11;
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	f9b3 3076 	ldrsh.w	r3, [r3, #118]	@ 0x76
 800a7f2:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
        dst_p[6] |= pack_left_shift_u16(t5s11, 4u, 0xf0u);
 800a7f6:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800a7fa:	22f0      	movs	r2, #240	@ 0xf0
 800a7fc:	2104      	movs	r1, #4
 800a7fe:	4618      	mov	r0, r3
 800a800:	f7fe fcef 	bl	80091e2 <pack_left_shift_u16>
 800a804:	4603      	mov	r3, r0
 800a806:	4619      	mov	r1, r3
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	3306      	adds	r3, #6
 800a80c:	781a      	ldrb	r2, [r3, #0]
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	3306      	adds	r3, #6
 800a812:	430a      	orrs	r2, r1
 800a814:	b2d2      	uxtb	r2, r2
 800a816:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s11, 4u, 0xffu);
 800a818:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 800a81c:	22ff      	movs	r2, #255	@ 0xff
 800a81e:	2104      	movs	r1, #4
 800a820:	4618      	mov	r0, r3
 800a822:	f7fe fd0c 	bl	800923e <pack_right_shift_u16>
 800a826:	4603      	mov	r3, r0
 800a828:	4619      	mov	r1, r3
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	3307      	adds	r3, #7
 800a82e:	781a      	ldrb	r2, [r3, #0]
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	3307      	adds	r3, #7
 800a834:	430a      	orrs	r2, r1
 800a836:	b2d2      	uxtb	r2, r2
 800a838:	701a      	strb	r2, [r3, #0]
        break;
 800a83a:	e0c2      	b.n	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    case 11:
        t1s12 = (uint16_t)src_p->t1s12;
 800a83c:	68bb      	ldr	r3, [r7, #8]
 800a83e:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800a842:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
        dst_p[0] |= pack_left_shift_u16(t1s12, 4u, 0xf0u);
 800a846:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a84a:	22f0      	movs	r2, #240	@ 0xf0
 800a84c:	2104      	movs	r1, #4
 800a84e:	4618      	mov	r0, r3
 800a850:	f7fe fcc7 	bl	80091e2 <pack_left_shift_u16>
 800a854:	4603      	mov	r3, r0
 800a856:	461a      	mov	r2, r3
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	781b      	ldrb	r3, [r3, #0]
 800a85c:	4313      	orrs	r3, r2
 800a85e:	b2da      	uxtb	r2, r3
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	701a      	strb	r2, [r3, #0]
        dst_p[1] |= pack_right_shift_u16(t1s12, 4u, 0xffu);
 800a864:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a868:	22ff      	movs	r2, #255	@ 0xff
 800a86a:	2104      	movs	r1, #4
 800a86c:	4618      	mov	r0, r3
 800a86e:	f7fe fce6 	bl	800923e <pack_right_shift_u16>
 800a872:	4603      	mov	r3, r0
 800a874:	4619      	mov	r1, r3
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	3301      	adds	r3, #1
 800a87a:	781a      	ldrb	r2, [r3, #0]
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	3301      	adds	r3, #1
 800a880:	430a      	orrs	r2, r1
 800a882:	b2d2      	uxtb	r2, r2
 800a884:	701a      	strb	r2, [r3, #0]
        t2s12 = (uint16_t)src_p->t2s12;
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800a88c:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
        dst_p[2] |= pack_left_shift_u16(t2s12, 0u, 0xffu);
 800a890:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a894:	22ff      	movs	r2, #255	@ 0xff
 800a896:	2100      	movs	r1, #0
 800a898:	4618      	mov	r0, r3
 800a89a:	f7fe fca2 	bl	80091e2 <pack_left_shift_u16>
 800a89e:	4603      	mov	r3, r0
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	3302      	adds	r3, #2
 800a8a6:	781a      	ldrb	r2, [r3, #0]
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	3302      	adds	r3, #2
 800a8ac:	430a      	orrs	r2, r1
 800a8ae:	b2d2      	uxtb	r2, r2
 800a8b0:	701a      	strb	r2, [r3, #0]
        dst_p[3] |= pack_right_shift_u16(t2s12, 8u, 0x0fu);
 800a8b2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800a8b6:	220f      	movs	r2, #15
 800a8b8:	2108      	movs	r1, #8
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7fe fcbf 	bl	800923e <pack_right_shift_u16>
 800a8c0:	4603      	mov	r3, r0
 800a8c2:	4619      	mov	r1, r3
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	3303      	adds	r3, #3
 800a8c8:	781a      	ldrb	r2, [r3, #0]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	3303      	adds	r3, #3
 800a8ce:	430a      	orrs	r2, r1
 800a8d0:	b2d2      	uxtb	r2, r2
 800a8d2:	701a      	strb	r2, [r3, #0]
        t3s12 = (uint16_t)src_p->t3s12;
 800a8d4:	68bb      	ldr	r3, [r7, #8]
 800a8d6:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	@ 0x48
 800a8da:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
        dst_p[3] |= pack_left_shift_u16(t3s12, 4u, 0xf0u);
 800a8de:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a8e2:	22f0      	movs	r2, #240	@ 0xf0
 800a8e4:	2104      	movs	r1, #4
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	f7fe fc7b 	bl	80091e2 <pack_left_shift_u16>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	4619      	mov	r1, r3
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	3303      	adds	r3, #3
 800a8f4:	781a      	ldrb	r2, [r3, #0]
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	3303      	adds	r3, #3
 800a8fa:	430a      	orrs	r2, r1
 800a8fc:	b2d2      	uxtb	r2, r2
 800a8fe:	701a      	strb	r2, [r3, #0]
        dst_p[4] |= pack_right_shift_u16(t3s12, 4u, 0xffu);
 800a900:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800a904:	22ff      	movs	r2, #255	@ 0xff
 800a906:	2104      	movs	r1, #4
 800a908:	4618      	mov	r0, r3
 800a90a:	f7fe fc98 	bl	800923e <pack_right_shift_u16>
 800a90e:	4603      	mov	r3, r0
 800a910:	4619      	mov	r1, r3
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	3304      	adds	r3, #4
 800a916:	781a      	ldrb	r2, [r3, #0]
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	3304      	adds	r3, #4
 800a91c:	430a      	orrs	r2, r1
 800a91e:	b2d2      	uxtb	r2, r2
 800a920:	701a      	strb	r2, [r3, #0]
        t4s12 = (uint16_t)src_p->t4s12;
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	f9b3 3060 	ldrsh.w	r3, [r3, #96]	@ 0x60
 800a928:	f8a7 3080 	strh.w	r3, [r7, #128]	@ 0x80
        dst_p[5] |= pack_left_shift_u16(t4s12, 0u, 0xffu);
 800a92c:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 800a930:	22ff      	movs	r2, #255	@ 0xff
 800a932:	2100      	movs	r1, #0
 800a934:	4618      	mov	r0, r3
 800a936:	f7fe fc54 	bl	80091e2 <pack_left_shift_u16>
 800a93a:	4603      	mov	r3, r0
 800a93c:	4619      	mov	r1, r3
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	3305      	adds	r3, #5
 800a942:	781a      	ldrb	r2, [r3, #0]
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	3305      	adds	r3, #5
 800a948:	430a      	orrs	r2, r1
 800a94a:	b2d2      	uxtb	r2, r2
 800a94c:	701a      	strb	r2, [r3, #0]
        dst_p[6] |= pack_right_shift_u16(t4s12, 8u, 0x0fu);
 800a94e:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 800a952:	220f      	movs	r2, #15
 800a954:	2108      	movs	r1, #8
 800a956:	4618      	mov	r0, r3
 800a958:	f7fe fc71 	bl	800923e <pack_right_shift_u16>
 800a95c:	4603      	mov	r3, r0
 800a95e:	4619      	mov	r1, r3
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	3306      	adds	r3, #6
 800a964:	781a      	ldrb	r2, [r3, #0]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	3306      	adds	r3, #6
 800a96a:	430a      	orrs	r2, r1
 800a96c:	b2d2      	uxtb	r2, r2
 800a96e:	701a      	strb	r2, [r3, #0]
        t5s12 = (uint16_t)src_p->t5s12;
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	f9b3 3078 	ldrsh.w	r3, [r3, #120]	@ 0x78
 800a976:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
        dst_p[6] |= pack_left_shift_u16(t5s12, 4u, 0xf0u);
 800a97a:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800a97e:	22f0      	movs	r2, #240	@ 0xf0
 800a980:	2104      	movs	r1, #4
 800a982:	4618      	mov	r0, r3
 800a984:	f7fe fc2d 	bl	80091e2 <pack_left_shift_u16>
 800a988:	4603      	mov	r3, r0
 800a98a:	4619      	mov	r1, r3
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	3306      	adds	r3, #6
 800a990:	781a      	ldrb	r2, [r3, #0]
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	3306      	adds	r3, #6
 800a996:	430a      	orrs	r2, r1
 800a998:	b2d2      	uxtb	r2, r2
 800a99a:	701a      	strb	r2, [r3, #0]
        dst_p[7] |= pack_right_shift_u16(t5s12, 4u, 0xffu);
 800a99c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 800a9a0:	22ff      	movs	r2, #255	@ 0xff
 800a9a2:	2104      	movs	r1, #4
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f7fe fc4a 	bl	800923e <pack_right_shift_u16>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	4619      	mov	r1, r3
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	3307      	adds	r3, #7
 800a9b2:	781a      	ldrb	r2, [r3, #0]
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	3307      	adds	r3, #7
 800a9b8:	430a      	orrs	r2, r1
 800a9ba:	b2d2      	uxtb	r2, r2
 800a9bc:	701a      	strb	r2, [r3, #0]
        break;
 800a9be:	e000      	b.n	800a9c2 <can1_ams_cell_temperatures_pack+0x1232>

    default:
        break;
 800a9c0:	bf00      	nop
    }

    return (8);
 800a9c2:	2308      	movs	r3, #8
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3788      	adds	r7, #136	@ 0x88
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}
 800a9cc:	0000      	movs	r0, r0
	...

0800a9d0 <can1_ams_cell_temperatures_t1s1_encode>:
{
    return (value <= 15u);
}

int16_t can1_ams_cell_temperatures_t1s1_encode(double value)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b082      	sub	sp, #8
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800a9da:	f04f 0200 	mov.w	r2, #0
 800a9de:	4b10      	ldr	r3, [pc, #64]	@ (800aa20 <can1_ams_cell_temperatures_t1s1_encode+0x50>)
 800a9e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a9e4:	f7f5 fbf6 	bl	80001d4 <__adddf3>
 800a9e8:	4602      	mov	r2, r0
 800a9ea:	460b      	mov	r3, r1
 800a9ec:	4610      	mov	r0, r2
 800a9ee:	4619      	mov	r1, r3
 800a9f0:	a309      	add	r3, pc, #36	@ (adr r3, 800aa18 <can1_ams_cell_temperatures_t1s1_encode+0x48>)
 800a9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f6:	f7f5 fecd 	bl	8000794 <__aeabi_ddiv>
 800a9fa:	4602      	mov	r2, r0
 800a9fc:	460b      	mov	r3, r1
 800a9fe:	4610      	mov	r0, r2
 800aa00:	4619      	mov	r1, r3
 800aa02:	f7f6 f837 	bl	8000a74 <__aeabi_d2iz>
 800aa06:	4603      	mov	r3, r0
 800aa08:	b21b      	sxth	r3, r3
}
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	3708      	adds	r7, #8
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	bd80      	pop	{r7, pc}
 800aa12:	bf00      	nop
 800aa14:	f3af 8000 	nop.w
 800aa18:	757928e1 	.word	0x757928e1
 800aa1c:	3fa9018e 	.word	0x3fa9018e
 800aa20:	40240000 	.word	0x40240000
 800aa24:	00000000 	.word	0x00000000

0800aa28 <can1_ams_cell_temperatures_t1s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s2_encode(double value)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800aa32:	f04f 0200 	mov.w	r2, #0
 800aa36:	4b10      	ldr	r3, [pc, #64]	@ (800aa78 <can1_ams_cell_temperatures_t1s2_encode+0x50>)
 800aa38:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aa3c:	f7f5 fbca 	bl	80001d4 <__adddf3>
 800aa40:	4602      	mov	r2, r0
 800aa42:	460b      	mov	r3, r1
 800aa44:	4610      	mov	r0, r2
 800aa46:	4619      	mov	r1, r3
 800aa48:	a309      	add	r3, pc, #36	@ (adr r3, 800aa70 <can1_ams_cell_temperatures_t1s2_encode+0x48>)
 800aa4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4e:	f7f5 fea1 	bl	8000794 <__aeabi_ddiv>
 800aa52:	4602      	mov	r2, r0
 800aa54:	460b      	mov	r3, r1
 800aa56:	4610      	mov	r0, r2
 800aa58:	4619      	mov	r1, r3
 800aa5a:	f7f6 f80b 	bl	8000a74 <__aeabi_d2iz>
 800aa5e:	4603      	mov	r3, r0
 800aa60:	b21b      	sxth	r3, r3
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3708      	adds	r7, #8
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	f3af 8000 	nop.w
 800aa70:	757928e1 	.word	0x757928e1
 800aa74:	3fa9018e 	.word	0x3fa9018e
 800aa78:	40240000 	.word	0x40240000
 800aa7c:	00000000 	.word	0x00000000

0800aa80 <can1_ams_cell_temperatures_t1s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s3_encode(double value)
{
 800aa80:	b580      	push	{r7, lr}
 800aa82:	b082      	sub	sp, #8
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800aa8a:	f04f 0200 	mov.w	r2, #0
 800aa8e:	4b10      	ldr	r3, [pc, #64]	@ (800aad0 <can1_ams_cell_temperatures_t1s3_encode+0x50>)
 800aa90:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aa94:	f7f5 fb9e 	bl	80001d4 <__adddf3>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	4610      	mov	r0, r2
 800aa9e:	4619      	mov	r1, r3
 800aaa0:	a309      	add	r3, pc, #36	@ (adr r3, 800aac8 <can1_ams_cell_temperatures_t1s3_encode+0x48>)
 800aaa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa6:	f7f5 fe75 	bl	8000794 <__aeabi_ddiv>
 800aaaa:	4602      	mov	r2, r0
 800aaac:	460b      	mov	r3, r1
 800aaae:	4610      	mov	r0, r2
 800aab0:	4619      	mov	r1, r3
 800aab2:	f7f5 ffdf 	bl	8000a74 <__aeabi_d2iz>
 800aab6:	4603      	mov	r3, r0
 800aab8:	b21b      	sxth	r3, r3
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3708      	adds	r7, #8
 800aabe:	46bd      	mov	sp, r7
 800aac0:	bd80      	pop	{r7, pc}
 800aac2:	bf00      	nop
 800aac4:	f3af 8000 	nop.w
 800aac8:	757928e1 	.word	0x757928e1
 800aacc:	3fa9018e 	.word	0x3fa9018e
 800aad0:	40240000 	.word	0x40240000
 800aad4:	00000000 	.word	0x00000000

0800aad8 <can1_ams_cell_temperatures_t1s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s4_encode(double value)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800aae2:	f04f 0200 	mov.w	r2, #0
 800aae6:	4b10      	ldr	r3, [pc, #64]	@ (800ab28 <can1_ams_cell_temperatures_t1s4_encode+0x50>)
 800aae8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aaec:	f7f5 fb72 	bl	80001d4 <__adddf3>
 800aaf0:	4602      	mov	r2, r0
 800aaf2:	460b      	mov	r3, r1
 800aaf4:	4610      	mov	r0, r2
 800aaf6:	4619      	mov	r1, r3
 800aaf8:	a309      	add	r3, pc, #36	@ (adr r3, 800ab20 <can1_ams_cell_temperatures_t1s4_encode+0x48>)
 800aafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafe:	f7f5 fe49 	bl	8000794 <__aeabi_ddiv>
 800ab02:	4602      	mov	r2, r0
 800ab04:	460b      	mov	r3, r1
 800ab06:	4610      	mov	r0, r2
 800ab08:	4619      	mov	r1, r3
 800ab0a:	f7f5 ffb3 	bl	8000a74 <__aeabi_d2iz>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	b21b      	sxth	r3, r3
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3708      	adds	r7, #8
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}
 800ab1a:	bf00      	nop
 800ab1c:	f3af 8000 	nop.w
 800ab20:	757928e1 	.word	0x757928e1
 800ab24:	3fa9018e 	.word	0x3fa9018e
 800ab28:	40240000 	.word	0x40240000
 800ab2c:	00000000 	.word	0x00000000

0800ab30 <can1_ams_cell_temperatures_t1s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s5_encode(double value)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b082      	sub	sp, #8
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ab3a:	f04f 0200 	mov.w	r2, #0
 800ab3e:	4b10      	ldr	r3, [pc, #64]	@ (800ab80 <can1_ams_cell_temperatures_t1s5_encode+0x50>)
 800ab40:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ab44:	f7f5 fb46 	bl	80001d4 <__adddf3>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	460b      	mov	r3, r1
 800ab4c:	4610      	mov	r0, r2
 800ab4e:	4619      	mov	r1, r3
 800ab50:	a309      	add	r3, pc, #36	@ (adr r3, 800ab78 <can1_ams_cell_temperatures_t1s5_encode+0x48>)
 800ab52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab56:	f7f5 fe1d 	bl	8000794 <__aeabi_ddiv>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	4610      	mov	r0, r2
 800ab60:	4619      	mov	r1, r3
 800ab62:	f7f5 ff87 	bl	8000a74 <__aeabi_d2iz>
 800ab66:	4603      	mov	r3, r0
 800ab68:	b21b      	sxth	r3, r3
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3708      	adds	r7, #8
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop
 800ab74:	f3af 8000 	nop.w
 800ab78:	757928e1 	.word	0x757928e1
 800ab7c:	3fa9018e 	.word	0x3fa9018e
 800ab80:	40240000 	.word	0x40240000
 800ab84:	00000000 	.word	0x00000000

0800ab88 <can1_ams_cell_temperatures_t1s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s6_encode(double value)
{
 800ab88:	b580      	push	{r7, lr}
 800ab8a:	b082      	sub	sp, #8
 800ab8c:	af00      	add	r7, sp, #0
 800ab8e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ab92:	f04f 0200 	mov.w	r2, #0
 800ab96:	4b10      	ldr	r3, [pc, #64]	@ (800abd8 <can1_ams_cell_temperatures_t1s6_encode+0x50>)
 800ab98:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ab9c:	f7f5 fb1a 	bl	80001d4 <__adddf3>
 800aba0:	4602      	mov	r2, r0
 800aba2:	460b      	mov	r3, r1
 800aba4:	4610      	mov	r0, r2
 800aba6:	4619      	mov	r1, r3
 800aba8:	a309      	add	r3, pc, #36	@ (adr r3, 800abd0 <can1_ams_cell_temperatures_t1s6_encode+0x48>)
 800abaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abae:	f7f5 fdf1 	bl	8000794 <__aeabi_ddiv>
 800abb2:	4602      	mov	r2, r0
 800abb4:	460b      	mov	r3, r1
 800abb6:	4610      	mov	r0, r2
 800abb8:	4619      	mov	r1, r3
 800abba:	f7f5 ff5b 	bl	8000a74 <__aeabi_d2iz>
 800abbe:	4603      	mov	r3, r0
 800abc0:	b21b      	sxth	r3, r3
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3708      	adds	r7, #8
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	f3af 8000 	nop.w
 800abd0:	757928e1 	.word	0x757928e1
 800abd4:	3fa9018e 	.word	0x3fa9018e
 800abd8:	40240000 	.word	0x40240000
 800abdc:	00000000 	.word	0x00000000

0800abe0 <can1_ams_cell_temperatures_t1s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s7_encode(double value)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b082      	sub	sp, #8
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800abea:	f04f 0200 	mov.w	r2, #0
 800abee:	4b10      	ldr	r3, [pc, #64]	@ (800ac30 <can1_ams_cell_temperatures_t1s7_encode+0x50>)
 800abf0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800abf4:	f7f5 faee 	bl	80001d4 <__adddf3>
 800abf8:	4602      	mov	r2, r0
 800abfa:	460b      	mov	r3, r1
 800abfc:	4610      	mov	r0, r2
 800abfe:	4619      	mov	r1, r3
 800ac00:	a309      	add	r3, pc, #36	@ (adr r3, 800ac28 <can1_ams_cell_temperatures_t1s7_encode+0x48>)
 800ac02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac06:	f7f5 fdc5 	bl	8000794 <__aeabi_ddiv>
 800ac0a:	4602      	mov	r2, r0
 800ac0c:	460b      	mov	r3, r1
 800ac0e:	4610      	mov	r0, r2
 800ac10:	4619      	mov	r1, r3
 800ac12:	f7f5 ff2f 	bl	8000a74 <__aeabi_d2iz>
 800ac16:	4603      	mov	r3, r0
 800ac18:	b21b      	sxth	r3, r3
}
 800ac1a:	4618      	mov	r0, r3
 800ac1c:	3708      	adds	r7, #8
 800ac1e:	46bd      	mov	sp, r7
 800ac20:	bd80      	pop	{r7, pc}
 800ac22:	bf00      	nop
 800ac24:	f3af 8000 	nop.w
 800ac28:	757928e1 	.word	0x757928e1
 800ac2c:	3fa9018e 	.word	0x3fa9018e
 800ac30:	40240000 	.word	0x40240000
 800ac34:	00000000 	.word	0x00000000

0800ac38 <can1_ams_cell_temperatures_t1s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s8_encode(double value)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ac42:	f04f 0200 	mov.w	r2, #0
 800ac46:	4b10      	ldr	r3, [pc, #64]	@ (800ac88 <can1_ams_cell_temperatures_t1s8_encode+0x50>)
 800ac48:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac4c:	f7f5 fac2 	bl	80001d4 <__adddf3>
 800ac50:	4602      	mov	r2, r0
 800ac52:	460b      	mov	r3, r1
 800ac54:	4610      	mov	r0, r2
 800ac56:	4619      	mov	r1, r3
 800ac58:	a309      	add	r3, pc, #36	@ (adr r3, 800ac80 <can1_ams_cell_temperatures_t1s8_encode+0x48>)
 800ac5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac5e:	f7f5 fd99 	bl	8000794 <__aeabi_ddiv>
 800ac62:	4602      	mov	r2, r0
 800ac64:	460b      	mov	r3, r1
 800ac66:	4610      	mov	r0, r2
 800ac68:	4619      	mov	r1, r3
 800ac6a:	f7f5 ff03 	bl	8000a74 <__aeabi_d2iz>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	b21b      	sxth	r3, r3
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3708      	adds	r7, #8
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	f3af 8000 	nop.w
 800ac80:	757928e1 	.word	0x757928e1
 800ac84:	3fa9018e 	.word	0x3fa9018e
 800ac88:	40240000 	.word	0x40240000
 800ac8c:	00000000 	.word	0x00000000

0800ac90 <can1_ams_cell_temperatures_t1s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s9_encode(double value)
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ac9a:	f04f 0200 	mov.w	r2, #0
 800ac9e:	4b10      	ldr	r3, [pc, #64]	@ (800ace0 <can1_ams_cell_temperatures_t1s9_encode+0x50>)
 800aca0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aca4:	f7f5 fa96 	bl	80001d4 <__adddf3>
 800aca8:	4602      	mov	r2, r0
 800acaa:	460b      	mov	r3, r1
 800acac:	4610      	mov	r0, r2
 800acae:	4619      	mov	r1, r3
 800acb0:	a309      	add	r3, pc, #36	@ (adr r3, 800acd8 <can1_ams_cell_temperatures_t1s9_encode+0x48>)
 800acb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acb6:	f7f5 fd6d 	bl	8000794 <__aeabi_ddiv>
 800acba:	4602      	mov	r2, r0
 800acbc:	460b      	mov	r3, r1
 800acbe:	4610      	mov	r0, r2
 800acc0:	4619      	mov	r1, r3
 800acc2:	f7f5 fed7 	bl	8000a74 <__aeabi_d2iz>
 800acc6:	4603      	mov	r3, r0
 800acc8:	b21b      	sxth	r3, r3
}
 800acca:	4618      	mov	r0, r3
 800accc:	3708      	adds	r7, #8
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	f3af 8000 	nop.w
 800acd8:	757928e1 	.word	0x757928e1
 800acdc:	3fa9018e 	.word	0x3fa9018e
 800ace0:	40240000 	.word	0x40240000
 800ace4:	00000000 	.word	0x00000000

0800ace8 <can1_ams_cell_temperatures_t1s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s10_encode(double value)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800acf2:	f04f 0200 	mov.w	r2, #0
 800acf6:	4b10      	ldr	r3, [pc, #64]	@ (800ad38 <can1_ams_cell_temperatures_t1s10_encode+0x50>)
 800acf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800acfc:	f7f5 fa6a 	bl	80001d4 <__adddf3>
 800ad00:	4602      	mov	r2, r0
 800ad02:	460b      	mov	r3, r1
 800ad04:	4610      	mov	r0, r2
 800ad06:	4619      	mov	r1, r3
 800ad08:	a309      	add	r3, pc, #36	@ (adr r3, 800ad30 <can1_ams_cell_temperatures_t1s10_encode+0x48>)
 800ad0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0e:	f7f5 fd41 	bl	8000794 <__aeabi_ddiv>
 800ad12:	4602      	mov	r2, r0
 800ad14:	460b      	mov	r3, r1
 800ad16:	4610      	mov	r0, r2
 800ad18:	4619      	mov	r1, r3
 800ad1a:	f7f5 feab 	bl	8000a74 <__aeabi_d2iz>
 800ad1e:	4603      	mov	r3, r0
 800ad20:	b21b      	sxth	r3, r3
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}
 800ad2a:	bf00      	nop
 800ad2c:	f3af 8000 	nop.w
 800ad30:	757928e1 	.word	0x757928e1
 800ad34:	3fa9018e 	.word	0x3fa9018e
 800ad38:	40240000 	.word	0x40240000
 800ad3c:	00000000 	.word	0x00000000

0800ad40 <can1_ams_cell_temperatures_t1s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s11_encode(double value)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b082      	sub	sp, #8
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ad4a:	f04f 0200 	mov.w	r2, #0
 800ad4e:	4b10      	ldr	r3, [pc, #64]	@ (800ad90 <can1_ams_cell_temperatures_t1s11_encode+0x50>)
 800ad50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad54:	f7f5 fa3e 	bl	80001d4 <__adddf3>
 800ad58:	4602      	mov	r2, r0
 800ad5a:	460b      	mov	r3, r1
 800ad5c:	4610      	mov	r0, r2
 800ad5e:	4619      	mov	r1, r3
 800ad60:	a309      	add	r3, pc, #36	@ (adr r3, 800ad88 <can1_ams_cell_temperatures_t1s11_encode+0x48>)
 800ad62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad66:	f7f5 fd15 	bl	8000794 <__aeabi_ddiv>
 800ad6a:	4602      	mov	r2, r0
 800ad6c:	460b      	mov	r3, r1
 800ad6e:	4610      	mov	r0, r2
 800ad70:	4619      	mov	r1, r3
 800ad72:	f7f5 fe7f 	bl	8000a74 <__aeabi_d2iz>
 800ad76:	4603      	mov	r3, r0
 800ad78:	b21b      	sxth	r3, r3
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	3708      	adds	r7, #8
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	f3af 8000 	nop.w
 800ad88:	757928e1 	.word	0x757928e1
 800ad8c:	3fa9018e 	.word	0x3fa9018e
 800ad90:	40240000 	.word	0x40240000
 800ad94:	00000000 	.word	0x00000000

0800ad98 <can1_ams_cell_temperatures_t1s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t1s12_encode(double value)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b082      	sub	sp, #8
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ada2:	f04f 0200 	mov.w	r2, #0
 800ada6:	4b10      	ldr	r3, [pc, #64]	@ (800ade8 <can1_ams_cell_temperatures_t1s12_encode+0x50>)
 800ada8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800adac:	f7f5 fa12 	bl	80001d4 <__adddf3>
 800adb0:	4602      	mov	r2, r0
 800adb2:	460b      	mov	r3, r1
 800adb4:	4610      	mov	r0, r2
 800adb6:	4619      	mov	r1, r3
 800adb8:	a309      	add	r3, pc, #36	@ (adr r3, 800ade0 <can1_ams_cell_temperatures_t1s12_encode+0x48>)
 800adba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adbe:	f7f5 fce9 	bl	8000794 <__aeabi_ddiv>
 800adc2:	4602      	mov	r2, r0
 800adc4:	460b      	mov	r3, r1
 800adc6:	4610      	mov	r0, r2
 800adc8:	4619      	mov	r1, r3
 800adca:	f7f5 fe53 	bl	8000a74 <__aeabi_d2iz>
 800adce:	4603      	mov	r3, r0
 800add0:	b21b      	sxth	r3, r3
}
 800add2:	4618      	mov	r0, r3
 800add4:	3708      	adds	r7, #8
 800add6:	46bd      	mov	sp, r7
 800add8:	bd80      	pop	{r7, pc}
 800adda:	bf00      	nop
 800addc:	f3af 8000 	nop.w
 800ade0:	757928e1 	.word	0x757928e1
 800ade4:	3fa9018e 	.word	0x3fa9018e
 800ade8:	40240000 	.word	0x40240000
 800adec:	00000000 	.word	0x00000000

0800adf0 <can1_ams_cell_temperatures_t2s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s2_encode(double value)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b082      	sub	sp, #8
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800adfa:	f04f 0200 	mov.w	r2, #0
 800adfe:	4b10      	ldr	r3, [pc, #64]	@ (800ae40 <can1_ams_cell_temperatures_t2s2_encode+0x50>)
 800ae00:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ae04:	f7f5 f9e6 	bl	80001d4 <__adddf3>
 800ae08:	4602      	mov	r2, r0
 800ae0a:	460b      	mov	r3, r1
 800ae0c:	4610      	mov	r0, r2
 800ae0e:	4619      	mov	r1, r3
 800ae10:	a309      	add	r3, pc, #36	@ (adr r3, 800ae38 <can1_ams_cell_temperatures_t2s2_encode+0x48>)
 800ae12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae16:	f7f5 fcbd 	bl	8000794 <__aeabi_ddiv>
 800ae1a:	4602      	mov	r2, r0
 800ae1c:	460b      	mov	r3, r1
 800ae1e:	4610      	mov	r0, r2
 800ae20:	4619      	mov	r1, r3
 800ae22:	f7f5 fe27 	bl	8000a74 <__aeabi_d2iz>
 800ae26:	4603      	mov	r3, r0
 800ae28:	b21b      	sxth	r3, r3
}
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	3708      	adds	r7, #8
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
 800ae32:	bf00      	nop
 800ae34:	f3af 8000 	nop.w
 800ae38:	757928e1 	.word	0x757928e1
 800ae3c:	3fa9018e 	.word	0x3fa9018e
 800ae40:	40240000 	.word	0x40240000
 800ae44:	00000000 	.word	0x00000000

0800ae48 <can1_ams_cell_temperatures_t2s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s3_encode(double value)
{
 800ae48:	b580      	push	{r7, lr}
 800ae4a:	b082      	sub	sp, #8
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ae52:	f04f 0200 	mov.w	r2, #0
 800ae56:	4b10      	ldr	r3, [pc, #64]	@ (800ae98 <can1_ams_cell_temperatures_t2s3_encode+0x50>)
 800ae58:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ae5c:	f7f5 f9ba 	bl	80001d4 <__adddf3>
 800ae60:	4602      	mov	r2, r0
 800ae62:	460b      	mov	r3, r1
 800ae64:	4610      	mov	r0, r2
 800ae66:	4619      	mov	r1, r3
 800ae68:	a309      	add	r3, pc, #36	@ (adr r3, 800ae90 <can1_ams_cell_temperatures_t2s3_encode+0x48>)
 800ae6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae6e:	f7f5 fc91 	bl	8000794 <__aeabi_ddiv>
 800ae72:	4602      	mov	r2, r0
 800ae74:	460b      	mov	r3, r1
 800ae76:	4610      	mov	r0, r2
 800ae78:	4619      	mov	r1, r3
 800ae7a:	f7f5 fdfb 	bl	8000a74 <__aeabi_d2iz>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	b21b      	sxth	r3, r3
}
 800ae82:	4618      	mov	r0, r3
 800ae84:	3708      	adds	r7, #8
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bd80      	pop	{r7, pc}
 800ae8a:	bf00      	nop
 800ae8c:	f3af 8000 	nop.w
 800ae90:	757928e1 	.word	0x757928e1
 800ae94:	3fa9018e 	.word	0x3fa9018e
 800ae98:	40240000 	.word	0x40240000
 800ae9c:	00000000 	.word	0x00000000

0800aea0 <can1_ams_cell_temperatures_t2s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s4_encode(double value)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b082      	sub	sp, #8
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800aeaa:	f04f 0200 	mov.w	r2, #0
 800aeae:	4b10      	ldr	r3, [pc, #64]	@ (800aef0 <can1_ams_cell_temperatures_t2s4_encode+0x50>)
 800aeb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800aeb4:	f7f5 f98e 	bl	80001d4 <__adddf3>
 800aeb8:	4602      	mov	r2, r0
 800aeba:	460b      	mov	r3, r1
 800aebc:	4610      	mov	r0, r2
 800aebe:	4619      	mov	r1, r3
 800aec0:	a309      	add	r3, pc, #36	@ (adr r3, 800aee8 <can1_ams_cell_temperatures_t2s4_encode+0x48>)
 800aec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec6:	f7f5 fc65 	bl	8000794 <__aeabi_ddiv>
 800aeca:	4602      	mov	r2, r0
 800aecc:	460b      	mov	r3, r1
 800aece:	4610      	mov	r0, r2
 800aed0:	4619      	mov	r1, r3
 800aed2:	f7f5 fdcf 	bl	8000a74 <__aeabi_d2iz>
 800aed6:	4603      	mov	r3, r0
 800aed8:	b21b      	sxth	r3, r3
}
 800aeda:	4618      	mov	r0, r3
 800aedc:	3708      	adds	r7, #8
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	f3af 8000 	nop.w
 800aee8:	757928e1 	.word	0x757928e1
 800aeec:	3fa9018e 	.word	0x3fa9018e
 800aef0:	40240000 	.word	0x40240000
 800aef4:	00000000 	.word	0x00000000

0800aef8 <can1_ams_cell_temperatures_t2s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s5_encode(double value)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b082      	sub	sp, #8
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800af02:	f04f 0200 	mov.w	r2, #0
 800af06:	4b10      	ldr	r3, [pc, #64]	@ (800af48 <can1_ams_cell_temperatures_t2s5_encode+0x50>)
 800af08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800af0c:	f7f5 f962 	bl	80001d4 <__adddf3>
 800af10:	4602      	mov	r2, r0
 800af12:	460b      	mov	r3, r1
 800af14:	4610      	mov	r0, r2
 800af16:	4619      	mov	r1, r3
 800af18:	a309      	add	r3, pc, #36	@ (adr r3, 800af40 <can1_ams_cell_temperatures_t2s5_encode+0x48>)
 800af1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1e:	f7f5 fc39 	bl	8000794 <__aeabi_ddiv>
 800af22:	4602      	mov	r2, r0
 800af24:	460b      	mov	r3, r1
 800af26:	4610      	mov	r0, r2
 800af28:	4619      	mov	r1, r3
 800af2a:	f7f5 fda3 	bl	8000a74 <__aeabi_d2iz>
 800af2e:	4603      	mov	r3, r0
 800af30:	b21b      	sxth	r3, r3
}
 800af32:	4618      	mov	r0, r3
 800af34:	3708      	adds	r7, #8
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	bf00      	nop
 800af3c:	f3af 8000 	nop.w
 800af40:	757928e1 	.word	0x757928e1
 800af44:	3fa9018e 	.word	0x3fa9018e
 800af48:	40240000 	.word	0x40240000
 800af4c:	00000000 	.word	0x00000000

0800af50 <can1_ams_cell_temperatures_t2s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s6_encode(double value)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b082      	sub	sp, #8
 800af54:	af00      	add	r7, sp, #0
 800af56:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800af5a:	f04f 0200 	mov.w	r2, #0
 800af5e:	4b10      	ldr	r3, [pc, #64]	@ (800afa0 <can1_ams_cell_temperatures_t2s6_encode+0x50>)
 800af60:	e9d7 0100 	ldrd	r0, r1, [r7]
 800af64:	f7f5 f936 	bl	80001d4 <__adddf3>
 800af68:	4602      	mov	r2, r0
 800af6a:	460b      	mov	r3, r1
 800af6c:	4610      	mov	r0, r2
 800af6e:	4619      	mov	r1, r3
 800af70:	a309      	add	r3, pc, #36	@ (adr r3, 800af98 <can1_ams_cell_temperatures_t2s6_encode+0x48>)
 800af72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af76:	f7f5 fc0d 	bl	8000794 <__aeabi_ddiv>
 800af7a:	4602      	mov	r2, r0
 800af7c:	460b      	mov	r3, r1
 800af7e:	4610      	mov	r0, r2
 800af80:	4619      	mov	r1, r3
 800af82:	f7f5 fd77 	bl	8000a74 <__aeabi_d2iz>
 800af86:	4603      	mov	r3, r0
 800af88:	b21b      	sxth	r3, r3
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
 800af92:	bf00      	nop
 800af94:	f3af 8000 	nop.w
 800af98:	757928e1 	.word	0x757928e1
 800af9c:	3fa9018e 	.word	0x3fa9018e
 800afa0:	40240000 	.word	0x40240000
 800afa4:	00000000 	.word	0x00000000

0800afa8 <can1_ams_cell_temperatures_t2s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s7_encode(double value)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b082      	sub	sp, #8
 800afac:	af00      	add	r7, sp, #0
 800afae:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800afb2:	f04f 0200 	mov.w	r2, #0
 800afb6:	4b10      	ldr	r3, [pc, #64]	@ (800aff8 <can1_ams_cell_temperatures_t2s7_encode+0x50>)
 800afb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800afbc:	f7f5 f90a 	bl	80001d4 <__adddf3>
 800afc0:	4602      	mov	r2, r0
 800afc2:	460b      	mov	r3, r1
 800afc4:	4610      	mov	r0, r2
 800afc6:	4619      	mov	r1, r3
 800afc8:	a309      	add	r3, pc, #36	@ (adr r3, 800aff0 <can1_ams_cell_temperatures_t2s7_encode+0x48>)
 800afca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afce:	f7f5 fbe1 	bl	8000794 <__aeabi_ddiv>
 800afd2:	4602      	mov	r2, r0
 800afd4:	460b      	mov	r3, r1
 800afd6:	4610      	mov	r0, r2
 800afd8:	4619      	mov	r1, r3
 800afda:	f7f5 fd4b 	bl	8000a74 <__aeabi_d2iz>
 800afde:	4603      	mov	r3, r0
 800afe0:	b21b      	sxth	r3, r3
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3708      	adds	r7, #8
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	f3af 8000 	nop.w
 800aff0:	757928e1 	.word	0x757928e1
 800aff4:	3fa9018e 	.word	0x3fa9018e
 800aff8:	40240000 	.word	0x40240000
 800affc:	00000000 	.word	0x00000000

0800b000 <can1_ams_cell_temperatures_t2s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s8_encode(double value)
{
 800b000:	b580      	push	{r7, lr}
 800b002:	b082      	sub	sp, #8
 800b004:	af00      	add	r7, sp, #0
 800b006:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b00a:	f04f 0200 	mov.w	r2, #0
 800b00e:	4b10      	ldr	r3, [pc, #64]	@ (800b050 <can1_ams_cell_temperatures_t2s8_encode+0x50>)
 800b010:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b014:	f7f5 f8de 	bl	80001d4 <__adddf3>
 800b018:	4602      	mov	r2, r0
 800b01a:	460b      	mov	r3, r1
 800b01c:	4610      	mov	r0, r2
 800b01e:	4619      	mov	r1, r3
 800b020:	a309      	add	r3, pc, #36	@ (adr r3, 800b048 <can1_ams_cell_temperatures_t2s8_encode+0x48>)
 800b022:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b026:	f7f5 fbb5 	bl	8000794 <__aeabi_ddiv>
 800b02a:	4602      	mov	r2, r0
 800b02c:	460b      	mov	r3, r1
 800b02e:	4610      	mov	r0, r2
 800b030:	4619      	mov	r1, r3
 800b032:	f7f5 fd1f 	bl	8000a74 <__aeabi_d2iz>
 800b036:	4603      	mov	r3, r0
 800b038:	b21b      	sxth	r3, r3
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	f3af 8000 	nop.w
 800b048:	757928e1 	.word	0x757928e1
 800b04c:	3fa9018e 	.word	0x3fa9018e
 800b050:	40240000 	.word	0x40240000
 800b054:	00000000 	.word	0x00000000

0800b058 <can1_ams_cell_temperatures_t2s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s9_encode(double value)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b082      	sub	sp, #8
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b062:	f04f 0200 	mov.w	r2, #0
 800b066:	4b10      	ldr	r3, [pc, #64]	@ (800b0a8 <can1_ams_cell_temperatures_t2s9_encode+0x50>)
 800b068:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b06c:	f7f5 f8b2 	bl	80001d4 <__adddf3>
 800b070:	4602      	mov	r2, r0
 800b072:	460b      	mov	r3, r1
 800b074:	4610      	mov	r0, r2
 800b076:	4619      	mov	r1, r3
 800b078:	a309      	add	r3, pc, #36	@ (adr r3, 800b0a0 <can1_ams_cell_temperatures_t2s9_encode+0x48>)
 800b07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b07e:	f7f5 fb89 	bl	8000794 <__aeabi_ddiv>
 800b082:	4602      	mov	r2, r0
 800b084:	460b      	mov	r3, r1
 800b086:	4610      	mov	r0, r2
 800b088:	4619      	mov	r1, r3
 800b08a:	f7f5 fcf3 	bl	8000a74 <__aeabi_d2iz>
 800b08e:	4603      	mov	r3, r0
 800b090:	b21b      	sxth	r3, r3
}
 800b092:	4618      	mov	r0, r3
 800b094:	3708      	adds	r7, #8
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}
 800b09a:	bf00      	nop
 800b09c:	f3af 8000 	nop.w
 800b0a0:	757928e1 	.word	0x757928e1
 800b0a4:	3fa9018e 	.word	0x3fa9018e
 800b0a8:	40240000 	.word	0x40240000
 800b0ac:	00000000 	.word	0x00000000

0800b0b0 <can1_ams_cell_temperatures_t2s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s10_encode(double value)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b082      	sub	sp, #8
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b0ba:	f04f 0200 	mov.w	r2, #0
 800b0be:	4b10      	ldr	r3, [pc, #64]	@ (800b100 <can1_ams_cell_temperatures_t2s10_encode+0x50>)
 800b0c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b0c4:	f7f5 f886 	bl	80001d4 <__adddf3>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	4610      	mov	r0, r2
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	a309      	add	r3, pc, #36	@ (adr r3, 800b0f8 <can1_ams_cell_temperatures_t2s10_encode+0x48>)
 800b0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d6:	f7f5 fb5d 	bl	8000794 <__aeabi_ddiv>
 800b0da:	4602      	mov	r2, r0
 800b0dc:	460b      	mov	r3, r1
 800b0de:	4610      	mov	r0, r2
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	f7f5 fcc7 	bl	8000a74 <__aeabi_d2iz>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	b21b      	sxth	r3, r3
}
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	3708      	adds	r7, #8
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}
 800b0f2:	bf00      	nop
 800b0f4:	f3af 8000 	nop.w
 800b0f8:	757928e1 	.word	0x757928e1
 800b0fc:	3fa9018e 	.word	0x3fa9018e
 800b100:	40240000 	.word	0x40240000
 800b104:	00000000 	.word	0x00000000

0800b108 <can1_ams_cell_temperatures_t2s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s11_encode(double value)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b082      	sub	sp, #8
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b112:	f04f 0200 	mov.w	r2, #0
 800b116:	4b10      	ldr	r3, [pc, #64]	@ (800b158 <can1_ams_cell_temperatures_t2s11_encode+0x50>)
 800b118:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b11c:	f7f5 f85a 	bl	80001d4 <__adddf3>
 800b120:	4602      	mov	r2, r0
 800b122:	460b      	mov	r3, r1
 800b124:	4610      	mov	r0, r2
 800b126:	4619      	mov	r1, r3
 800b128:	a309      	add	r3, pc, #36	@ (adr r3, 800b150 <can1_ams_cell_temperatures_t2s11_encode+0x48>)
 800b12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12e:	f7f5 fb31 	bl	8000794 <__aeabi_ddiv>
 800b132:	4602      	mov	r2, r0
 800b134:	460b      	mov	r3, r1
 800b136:	4610      	mov	r0, r2
 800b138:	4619      	mov	r1, r3
 800b13a:	f7f5 fc9b 	bl	8000a74 <__aeabi_d2iz>
 800b13e:	4603      	mov	r3, r0
 800b140:	b21b      	sxth	r3, r3
}
 800b142:	4618      	mov	r0, r3
 800b144:	3708      	adds	r7, #8
 800b146:	46bd      	mov	sp, r7
 800b148:	bd80      	pop	{r7, pc}
 800b14a:	bf00      	nop
 800b14c:	f3af 8000 	nop.w
 800b150:	757928e1 	.word	0x757928e1
 800b154:	3fa9018e 	.word	0x3fa9018e
 800b158:	40240000 	.word	0x40240000
 800b15c:	00000000 	.word	0x00000000

0800b160 <can1_ams_cell_temperatures_t2s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t2s12_encode(double value)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b16a:	f04f 0200 	mov.w	r2, #0
 800b16e:	4b10      	ldr	r3, [pc, #64]	@ (800b1b0 <can1_ams_cell_temperatures_t2s12_encode+0x50>)
 800b170:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b174:	f7f5 f82e 	bl	80001d4 <__adddf3>
 800b178:	4602      	mov	r2, r0
 800b17a:	460b      	mov	r3, r1
 800b17c:	4610      	mov	r0, r2
 800b17e:	4619      	mov	r1, r3
 800b180:	a309      	add	r3, pc, #36	@ (adr r3, 800b1a8 <can1_ams_cell_temperatures_t2s12_encode+0x48>)
 800b182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b186:	f7f5 fb05 	bl	8000794 <__aeabi_ddiv>
 800b18a:	4602      	mov	r2, r0
 800b18c:	460b      	mov	r3, r1
 800b18e:	4610      	mov	r0, r2
 800b190:	4619      	mov	r1, r3
 800b192:	f7f5 fc6f 	bl	8000a74 <__aeabi_d2iz>
 800b196:	4603      	mov	r3, r0
 800b198:	b21b      	sxth	r3, r3
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3708      	adds	r7, #8
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}
 800b1a2:	bf00      	nop
 800b1a4:	f3af 8000 	nop.w
 800b1a8:	757928e1 	.word	0x757928e1
 800b1ac:	3fa9018e 	.word	0x3fa9018e
 800b1b0:	40240000 	.word	0x40240000
 800b1b4:	00000000 	.word	0x00000000

0800b1b8 <can1_ams_cell_temperatures_t3s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s2_encode(double value)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b082      	sub	sp, #8
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b1c2:	f04f 0200 	mov.w	r2, #0
 800b1c6:	4b10      	ldr	r3, [pc, #64]	@ (800b208 <can1_ams_cell_temperatures_t3s2_encode+0x50>)
 800b1c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b1cc:	f7f5 f802 	bl	80001d4 <__adddf3>
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	460b      	mov	r3, r1
 800b1d4:	4610      	mov	r0, r2
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	a309      	add	r3, pc, #36	@ (adr r3, 800b200 <can1_ams_cell_temperatures_t3s2_encode+0x48>)
 800b1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1de:	f7f5 fad9 	bl	8000794 <__aeabi_ddiv>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	460b      	mov	r3, r1
 800b1e6:	4610      	mov	r0, r2
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	f7f5 fc43 	bl	8000a74 <__aeabi_d2iz>
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	b21b      	sxth	r3, r3
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3708      	adds	r7, #8
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	f3af 8000 	nop.w
 800b200:	757928e1 	.word	0x757928e1
 800b204:	3fa9018e 	.word	0x3fa9018e
 800b208:	40240000 	.word	0x40240000
 800b20c:	00000000 	.word	0x00000000

0800b210 <can1_ams_cell_temperatures_t3s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s3_encode(double value)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0
 800b216:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b21a:	f04f 0200 	mov.w	r2, #0
 800b21e:	4b10      	ldr	r3, [pc, #64]	@ (800b260 <can1_ams_cell_temperatures_t3s3_encode+0x50>)
 800b220:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b224:	f7f4 ffd6 	bl	80001d4 <__adddf3>
 800b228:	4602      	mov	r2, r0
 800b22a:	460b      	mov	r3, r1
 800b22c:	4610      	mov	r0, r2
 800b22e:	4619      	mov	r1, r3
 800b230:	a309      	add	r3, pc, #36	@ (adr r3, 800b258 <can1_ams_cell_temperatures_t3s3_encode+0x48>)
 800b232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b236:	f7f5 faad 	bl	8000794 <__aeabi_ddiv>
 800b23a:	4602      	mov	r2, r0
 800b23c:	460b      	mov	r3, r1
 800b23e:	4610      	mov	r0, r2
 800b240:	4619      	mov	r1, r3
 800b242:	f7f5 fc17 	bl	8000a74 <__aeabi_d2iz>
 800b246:	4603      	mov	r3, r0
 800b248:	b21b      	sxth	r3, r3
}
 800b24a:	4618      	mov	r0, r3
 800b24c:	3708      	adds	r7, #8
 800b24e:	46bd      	mov	sp, r7
 800b250:	bd80      	pop	{r7, pc}
 800b252:	bf00      	nop
 800b254:	f3af 8000 	nop.w
 800b258:	757928e1 	.word	0x757928e1
 800b25c:	3fa9018e 	.word	0x3fa9018e
 800b260:	40240000 	.word	0x40240000
 800b264:	00000000 	.word	0x00000000

0800b268 <can1_ams_cell_temperatures_t3s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s4_encode(double value)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b082      	sub	sp, #8
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b272:	f04f 0200 	mov.w	r2, #0
 800b276:	4b10      	ldr	r3, [pc, #64]	@ (800b2b8 <can1_ams_cell_temperatures_t3s4_encode+0x50>)
 800b278:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b27c:	f7f4 ffaa 	bl	80001d4 <__adddf3>
 800b280:	4602      	mov	r2, r0
 800b282:	460b      	mov	r3, r1
 800b284:	4610      	mov	r0, r2
 800b286:	4619      	mov	r1, r3
 800b288:	a309      	add	r3, pc, #36	@ (adr r3, 800b2b0 <can1_ams_cell_temperatures_t3s4_encode+0x48>)
 800b28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b28e:	f7f5 fa81 	bl	8000794 <__aeabi_ddiv>
 800b292:	4602      	mov	r2, r0
 800b294:	460b      	mov	r3, r1
 800b296:	4610      	mov	r0, r2
 800b298:	4619      	mov	r1, r3
 800b29a:	f7f5 fbeb 	bl	8000a74 <__aeabi_d2iz>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	b21b      	sxth	r3, r3
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3708      	adds	r7, #8
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}
 800b2aa:	bf00      	nop
 800b2ac:	f3af 8000 	nop.w
 800b2b0:	757928e1 	.word	0x757928e1
 800b2b4:	3fa9018e 	.word	0x3fa9018e
 800b2b8:	40240000 	.word	0x40240000
 800b2bc:	00000000 	.word	0x00000000

0800b2c0 <can1_ams_cell_temperatures_t3s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s5_encode(double value)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b082      	sub	sp, #8
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b2ca:	f04f 0200 	mov.w	r2, #0
 800b2ce:	4b10      	ldr	r3, [pc, #64]	@ (800b310 <can1_ams_cell_temperatures_t3s5_encode+0x50>)
 800b2d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2d4:	f7f4 ff7e 	bl	80001d4 <__adddf3>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	460b      	mov	r3, r1
 800b2dc:	4610      	mov	r0, r2
 800b2de:	4619      	mov	r1, r3
 800b2e0:	a309      	add	r3, pc, #36	@ (adr r3, 800b308 <can1_ams_cell_temperatures_t3s5_encode+0x48>)
 800b2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2e6:	f7f5 fa55 	bl	8000794 <__aeabi_ddiv>
 800b2ea:	4602      	mov	r2, r0
 800b2ec:	460b      	mov	r3, r1
 800b2ee:	4610      	mov	r0, r2
 800b2f0:	4619      	mov	r1, r3
 800b2f2:	f7f5 fbbf 	bl	8000a74 <__aeabi_d2iz>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	b21b      	sxth	r3, r3
}
 800b2fa:	4618      	mov	r0, r3
 800b2fc:	3708      	adds	r7, #8
 800b2fe:	46bd      	mov	sp, r7
 800b300:	bd80      	pop	{r7, pc}
 800b302:	bf00      	nop
 800b304:	f3af 8000 	nop.w
 800b308:	757928e1 	.word	0x757928e1
 800b30c:	3fa9018e 	.word	0x3fa9018e
 800b310:	40240000 	.word	0x40240000
 800b314:	00000000 	.word	0x00000000

0800b318 <can1_ams_cell_temperatures_t3s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s6_encode(double value)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b082      	sub	sp, #8
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b322:	f04f 0200 	mov.w	r2, #0
 800b326:	4b10      	ldr	r3, [pc, #64]	@ (800b368 <can1_ams_cell_temperatures_t3s6_encode+0x50>)
 800b328:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b32c:	f7f4 ff52 	bl	80001d4 <__adddf3>
 800b330:	4602      	mov	r2, r0
 800b332:	460b      	mov	r3, r1
 800b334:	4610      	mov	r0, r2
 800b336:	4619      	mov	r1, r3
 800b338:	a309      	add	r3, pc, #36	@ (adr r3, 800b360 <can1_ams_cell_temperatures_t3s6_encode+0x48>)
 800b33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b33e:	f7f5 fa29 	bl	8000794 <__aeabi_ddiv>
 800b342:	4602      	mov	r2, r0
 800b344:	460b      	mov	r3, r1
 800b346:	4610      	mov	r0, r2
 800b348:	4619      	mov	r1, r3
 800b34a:	f7f5 fb93 	bl	8000a74 <__aeabi_d2iz>
 800b34e:	4603      	mov	r3, r0
 800b350:	b21b      	sxth	r3, r3
}
 800b352:	4618      	mov	r0, r3
 800b354:	3708      	adds	r7, #8
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}
 800b35a:	bf00      	nop
 800b35c:	f3af 8000 	nop.w
 800b360:	757928e1 	.word	0x757928e1
 800b364:	3fa9018e 	.word	0x3fa9018e
 800b368:	40240000 	.word	0x40240000
 800b36c:	00000000 	.word	0x00000000

0800b370 <can1_ams_cell_temperatures_t3s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s7_encode(double value)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b37a:	f04f 0200 	mov.w	r2, #0
 800b37e:	4b10      	ldr	r3, [pc, #64]	@ (800b3c0 <can1_ams_cell_temperatures_t3s7_encode+0x50>)
 800b380:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b384:	f7f4 ff26 	bl	80001d4 <__adddf3>
 800b388:	4602      	mov	r2, r0
 800b38a:	460b      	mov	r3, r1
 800b38c:	4610      	mov	r0, r2
 800b38e:	4619      	mov	r1, r3
 800b390:	a309      	add	r3, pc, #36	@ (adr r3, 800b3b8 <can1_ams_cell_temperatures_t3s7_encode+0x48>)
 800b392:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b396:	f7f5 f9fd 	bl	8000794 <__aeabi_ddiv>
 800b39a:	4602      	mov	r2, r0
 800b39c:	460b      	mov	r3, r1
 800b39e:	4610      	mov	r0, r2
 800b3a0:	4619      	mov	r1, r3
 800b3a2:	f7f5 fb67 	bl	8000a74 <__aeabi_d2iz>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	b21b      	sxth	r3, r3
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3708      	adds	r7, #8
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	f3af 8000 	nop.w
 800b3b8:	757928e1 	.word	0x757928e1
 800b3bc:	3fa9018e 	.word	0x3fa9018e
 800b3c0:	40240000 	.word	0x40240000
 800b3c4:	00000000 	.word	0x00000000

0800b3c8 <can1_ams_cell_temperatures_t3s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s8_encode(double value)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b082      	sub	sp, #8
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b3d2:	f04f 0200 	mov.w	r2, #0
 800b3d6:	4b10      	ldr	r3, [pc, #64]	@ (800b418 <can1_ams_cell_temperatures_t3s8_encode+0x50>)
 800b3d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b3dc:	f7f4 fefa 	bl	80001d4 <__adddf3>
 800b3e0:	4602      	mov	r2, r0
 800b3e2:	460b      	mov	r3, r1
 800b3e4:	4610      	mov	r0, r2
 800b3e6:	4619      	mov	r1, r3
 800b3e8:	a309      	add	r3, pc, #36	@ (adr r3, 800b410 <can1_ams_cell_temperatures_t3s8_encode+0x48>)
 800b3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ee:	f7f5 f9d1 	bl	8000794 <__aeabi_ddiv>
 800b3f2:	4602      	mov	r2, r0
 800b3f4:	460b      	mov	r3, r1
 800b3f6:	4610      	mov	r0, r2
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	f7f5 fb3b 	bl	8000a74 <__aeabi_d2iz>
 800b3fe:	4603      	mov	r3, r0
 800b400:	b21b      	sxth	r3, r3
}
 800b402:	4618      	mov	r0, r3
 800b404:	3708      	adds	r7, #8
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	f3af 8000 	nop.w
 800b410:	757928e1 	.word	0x757928e1
 800b414:	3fa9018e 	.word	0x3fa9018e
 800b418:	40240000 	.word	0x40240000
 800b41c:	00000000 	.word	0x00000000

0800b420 <can1_ams_cell_temperatures_t3s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s9_encode(double value)
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b082      	sub	sp, #8
 800b424:	af00      	add	r7, sp, #0
 800b426:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b42a:	f04f 0200 	mov.w	r2, #0
 800b42e:	4b10      	ldr	r3, [pc, #64]	@ (800b470 <can1_ams_cell_temperatures_t3s9_encode+0x50>)
 800b430:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b434:	f7f4 fece 	bl	80001d4 <__adddf3>
 800b438:	4602      	mov	r2, r0
 800b43a:	460b      	mov	r3, r1
 800b43c:	4610      	mov	r0, r2
 800b43e:	4619      	mov	r1, r3
 800b440:	a309      	add	r3, pc, #36	@ (adr r3, 800b468 <can1_ams_cell_temperatures_t3s9_encode+0x48>)
 800b442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b446:	f7f5 f9a5 	bl	8000794 <__aeabi_ddiv>
 800b44a:	4602      	mov	r2, r0
 800b44c:	460b      	mov	r3, r1
 800b44e:	4610      	mov	r0, r2
 800b450:	4619      	mov	r1, r3
 800b452:	f7f5 fb0f 	bl	8000a74 <__aeabi_d2iz>
 800b456:	4603      	mov	r3, r0
 800b458:	b21b      	sxth	r3, r3
}
 800b45a:	4618      	mov	r0, r3
 800b45c:	3708      	adds	r7, #8
 800b45e:	46bd      	mov	sp, r7
 800b460:	bd80      	pop	{r7, pc}
 800b462:	bf00      	nop
 800b464:	f3af 8000 	nop.w
 800b468:	757928e1 	.word	0x757928e1
 800b46c:	3fa9018e 	.word	0x3fa9018e
 800b470:	40240000 	.word	0x40240000
 800b474:	00000000 	.word	0x00000000

0800b478 <can1_ams_cell_temperatures_t3s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s10_encode(double value)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b482:	f04f 0200 	mov.w	r2, #0
 800b486:	4b10      	ldr	r3, [pc, #64]	@ (800b4c8 <can1_ams_cell_temperatures_t3s10_encode+0x50>)
 800b488:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b48c:	f7f4 fea2 	bl	80001d4 <__adddf3>
 800b490:	4602      	mov	r2, r0
 800b492:	460b      	mov	r3, r1
 800b494:	4610      	mov	r0, r2
 800b496:	4619      	mov	r1, r3
 800b498:	a309      	add	r3, pc, #36	@ (adr r3, 800b4c0 <can1_ams_cell_temperatures_t3s10_encode+0x48>)
 800b49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b49e:	f7f5 f979 	bl	8000794 <__aeabi_ddiv>
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	460b      	mov	r3, r1
 800b4a6:	4610      	mov	r0, r2
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	f7f5 fae3 	bl	8000a74 <__aeabi_d2iz>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	b21b      	sxth	r3, r3
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3708      	adds	r7, #8
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	f3af 8000 	nop.w
 800b4c0:	757928e1 	.word	0x757928e1
 800b4c4:	3fa9018e 	.word	0x3fa9018e
 800b4c8:	40240000 	.word	0x40240000
 800b4cc:	00000000 	.word	0x00000000

0800b4d0 <can1_ams_cell_temperatures_t3s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s11_encode(double value)
{
 800b4d0:	b580      	push	{r7, lr}
 800b4d2:	b082      	sub	sp, #8
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b4da:	f04f 0200 	mov.w	r2, #0
 800b4de:	4b10      	ldr	r3, [pc, #64]	@ (800b520 <can1_ams_cell_temperatures_t3s11_encode+0x50>)
 800b4e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4e4:	f7f4 fe76 	bl	80001d4 <__adddf3>
 800b4e8:	4602      	mov	r2, r0
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	4610      	mov	r0, r2
 800b4ee:	4619      	mov	r1, r3
 800b4f0:	a309      	add	r3, pc, #36	@ (adr r3, 800b518 <can1_ams_cell_temperatures_t3s11_encode+0x48>)
 800b4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f6:	f7f5 f94d 	bl	8000794 <__aeabi_ddiv>
 800b4fa:	4602      	mov	r2, r0
 800b4fc:	460b      	mov	r3, r1
 800b4fe:	4610      	mov	r0, r2
 800b500:	4619      	mov	r1, r3
 800b502:	f7f5 fab7 	bl	8000a74 <__aeabi_d2iz>
 800b506:	4603      	mov	r3, r0
 800b508:	b21b      	sxth	r3, r3
}
 800b50a:	4618      	mov	r0, r3
 800b50c:	3708      	adds	r7, #8
 800b50e:	46bd      	mov	sp, r7
 800b510:	bd80      	pop	{r7, pc}
 800b512:	bf00      	nop
 800b514:	f3af 8000 	nop.w
 800b518:	757928e1 	.word	0x757928e1
 800b51c:	3fa9018e 	.word	0x3fa9018e
 800b520:	40240000 	.word	0x40240000
 800b524:	00000000 	.word	0x00000000

0800b528 <can1_ams_cell_temperatures_t3s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t3s12_encode(double value)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b082      	sub	sp, #8
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b532:	f04f 0200 	mov.w	r2, #0
 800b536:	4b10      	ldr	r3, [pc, #64]	@ (800b578 <can1_ams_cell_temperatures_t3s12_encode+0x50>)
 800b538:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b53c:	f7f4 fe4a 	bl	80001d4 <__adddf3>
 800b540:	4602      	mov	r2, r0
 800b542:	460b      	mov	r3, r1
 800b544:	4610      	mov	r0, r2
 800b546:	4619      	mov	r1, r3
 800b548:	a309      	add	r3, pc, #36	@ (adr r3, 800b570 <can1_ams_cell_temperatures_t3s12_encode+0x48>)
 800b54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54e:	f7f5 f921 	bl	8000794 <__aeabi_ddiv>
 800b552:	4602      	mov	r2, r0
 800b554:	460b      	mov	r3, r1
 800b556:	4610      	mov	r0, r2
 800b558:	4619      	mov	r1, r3
 800b55a:	f7f5 fa8b 	bl	8000a74 <__aeabi_d2iz>
 800b55e:	4603      	mov	r3, r0
 800b560:	b21b      	sxth	r3, r3
}
 800b562:	4618      	mov	r0, r3
 800b564:	3708      	adds	r7, #8
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	f3af 8000 	nop.w
 800b570:	757928e1 	.word	0x757928e1
 800b574:	3fa9018e 	.word	0x3fa9018e
 800b578:	40240000 	.word	0x40240000
 800b57c:	00000000 	.word	0x00000000

0800b580 <can1_ams_cell_temperatures_t4s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s2_encode(double value)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b082      	sub	sp, #8
 800b584:	af00      	add	r7, sp, #0
 800b586:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b58a:	f04f 0200 	mov.w	r2, #0
 800b58e:	4b10      	ldr	r3, [pc, #64]	@ (800b5d0 <can1_ams_cell_temperatures_t4s2_encode+0x50>)
 800b590:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b594:	f7f4 fe1e 	bl	80001d4 <__adddf3>
 800b598:	4602      	mov	r2, r0
 800b59a:	460b      	mov	r3, r1
 800b59c:	4610      	mov	r0, r2
 800b59e:	4619      	mov	r1, r3
 800b5a0:	a309      	add	r3, pc, #36	@ (adr r3, 800b5c8 <can1_ams_cell_temperatures_t4s2_encode+0x48>)
 800b5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a6:	f7f5 f8f5 	bl	8000794 <__aeabi_ddiv>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	460b      	mov	r3, r1
 800b5ae:	4610      	mov	r0, r2
 800b5b0:	4619      	mov	r1, r3
 800b5b2:	f7f5 fa5f 	bl	8000a74 <__aeabi_d2iz>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	b21b      	sxth	r3, r3
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3708      	adds	r7, #8
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	bd80      	pop	{r7, pc}
 800b5c2:	bf00      	nop
 800b5c4:	f3af 8000 	nop.w
 800b5c8:	757928e1 	.word	0x757928e1
 800b5cc:	3fa9018e 	.word	0x3fa9018e
 800b5d0:	40240000 	.word	0x40240000
 800b5d4:	00000000 	.word	0x00000000

0800b5d8 <can1_ams_cell_temperatures_t4s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s3_encode(double value)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b082      	sub	sp, #8
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b5e2:	f04f 0200 	mov.w	r2, #0
 800b5e6:	4b10      	ldr	r3, [pc, #64]	@ (800b628 <can1_ams_cell_temperatures_t4s3_encode+0x50>)
 800b5e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b5ec:	f7f4 fdf2 	bl	80001d4 <__adddf3>
 800b5f0:	4602      	mov	r2, r0
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	4610      	mov	r0, r2
 800b5f6:	4619      	mov	r1, r3
 800b5f8:	a309      	add	r3, pc, #36	@ (adr r3, 800b620 <can1_ams_cell_temperatures_t4s3_encode+0x48>)
 800b5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fe:	f7f5 f8c9 	bl	8000794 <__aeabi_ddiv>
 800b602:	4602      	mov	r2, r0
 800b604:	460b      	mov	r3, r1
 800b606:	4610      	mov	r0, r2
 800b608:	4619      	mov	r1, r3
 800b60a:	f7f5 fa33 	bl	8000a74 <__aeabi_d2iz>
 800b60e:	4603      	mov	r3, r0
 800b610:	b21b      	sxth	r3, r3
}
 800b612:	4618      	mov	r0, r3
 800b614:	3708      	adds	r7, #8
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}
 800b61a:	bf00      	nop
 800b61c:	f3af 8000 	nop.w
 800b620:	757928e1 	.word	0x757928e1
 800b624:	3fa9018e 	.word	0x3fa9018e
 800b628:	40240000 	.word	0x40240000
 800b62c:	00000000 	.word	0x00000000

0800b630 <can1_ams_cell_temperatures_t4s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s4_encode(double value)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b082      	sub	sp, #8
 800b634:	af00      	add	r7, sp, #0
 800b636:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b63a:	f04f 0200 	mov.w	r2, #0
 800b63e:	4b10      	ldr	r3, [pc, #64]	@ (800b680 <can1_ams_cell_temperatures_t4s4_encode+0x50>)
 800b640:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b644:	f7f4 fdc6 	bl	80001d4 <__adddf3>
 800b648:	4602      	mov	r2, r0
 800b64a:	460b      	mov	r3, r1
 800b64c:	4610      	mov	r0, r2
 800b64e:	4619      	mov	r1, r3
 800b650:	a309      	add	r3, pc, #36	@ (adr r3, 800b678 <can1_ams_cell_temperatures_t4s4_encode+0x48>)
 800b652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b656:	f7f5 f89d 	bl	8000794 <__aeabi_ddiv>
 800b65a:	4602      	mov	r2, r0
 800b65c:	460b      	mov	r3, r1
 800b65e:	4610      	mov	r0, r2
 800b660:	4619      	mov	r1, r3
 800b662:	f7f5 fa07 	bl	8000a74 <__aeabi_d2iz>
 800b666:	4603      	mov	r3, r0
 800b668:	b21b      	sxth	r3, r3
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3708      	adds	r7, #8
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
 800b672:	bf00      	nop
 800b674:	f3af 8000 	nop.w
 800b678:	757928e1 	.word	0x757928e1
 800b67c:	3fa9018e 	.word	0x3fa9018e
 800b680:	40240000 	.word	0x40240000
 800b684:	00000000 	.word	0x00000000

0800b688 <can1_ams_cell_temperatures_t4s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s5_encode(double value)
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b082      	sub	sp, #8
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b692:	f04f 0200 	mov.w	r2, #0
 800b696:	4b10      	ldr	r3, [pc, #64]	@ (800b6d8 <can1_ams_cell_temperatures_t4s5_encode+0x50>)
 800b698:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b69c:	f7f4 fd9a 	bl	80001d4 <__adddf3>
 800b6a0:	4602      	mov	r2, r0
 800b6a2:	460b      	mov	r3, r1
 800b6a4:	4610      	mov	r0, r2
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	a309      	add	r3, pc, #36	@ (adr r3, 800b6d0 <can1_ams_cell_temperatures_t4s5_encode+0x48>)
 800b6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ae:	f7f5 f871 	bl	8000794 <__aeabi_ddiv>
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	460b      	mov	r3, r1
 800b6b6:	4610      	mov	r0, r2
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	f7f5 f9db 	bl	8000a74 <__aeabi_d2iz>
 800b6be:	4603      	mov	r3, r0
 800b6c0:	b21b      	sxth	r3, r3
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3708      	adds	r7, #8
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}
 800b6ca:	bf00      	nop
 800b6cc:	f3af 8000 	nop.w
 800b6d0:	757928e1 	.word	0x757928e1
 800b6d4:	3fa9018e 	.word	0x3fa9018e
 800b6d8:	40240000 	.word	0x40240000
 800b6dc:	00000000 	.word	0x00000000

0800b6e0 <can1_ams_cell_temperatures_t4s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s6_encode(double value)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b082      	sub	sp, #8
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b6ea:	f04f 0200 	mov.w	r2, #0
 800b6ee:	4b10      	ldr	r3, [pc, #64]	@ (800b730 <can1_ams_cell_temperatures_t4s6_encode+0x50>)
 800b6f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b6f4:	f7f4 fd6e 	bl	80001d4 <__adddf3>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	460b      	mov	r3, r1
 800b6fc:	4610      	mov	r0, r2
 800b6fe:	4619      	mov	r1, r3
 800b700:	a309      	add	r3, pc, #36	@ (adr r3, 800b728 <can1_ams_cell_temperatures_t4s6_encode+0x48>)
 800b702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b706:	f7f5 f845 	bl	8000794 <__aeabi_ddiv>
 800b70a:	4602      	mov	r2, r0
 800b70c:	460b      	mov	r3, r1
 800b70e:	4610      	mov	r0, r2
 800b710:	4619      	mov	r1, r3
 800b712:	f7f5 f9af 	bl	8000a74 <__aeabi_d2iz>
 800b716:	4603      	mov	r3, r0
 800b718:	b21b      	sxth	r3, r3
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3708      	adds	r7, #8
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop
 800b724:	f3af 8000 	nop.w
 800b728:	757928e1 	.word	0x757928e1
 800b72c:	3fa9018e 	.word	0x3fa9018e
 800b730:	40240000 	.word	0x40240000
 800b734:	00000000 	.word	0x00000000

0800b738 <can1_ams_cell_temperatures_t4s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s7_encode(double value)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b742:	f04f 0200 	mov.w	r2, #0
 800b746:	4b10      	ldr	r3, [pc, #64]	@ (800b788 <can1_ams_cell_temperatures_t4s7_encode+0x50>)
 800b748:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b74c:	f7f4 fd42 	bl	80001d4 <__adddf3>
 800b750:	4602      	mov	r2, r0
 800b752:	460b      	mov	r3, r1
 800b754:	4610      	mov	r0, r2
 800b756:	4619      	mov	r1, r3
 800b758:	a309      	add	r3, pc, #36	@ (adr r3, 800b780 <can1_ams_cell_temperatures_t4s7_encode+0x48>)
 800b75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b75e:	f7f5 f819 	bl	8000794 <__aeabi_ddiv>
 800b762:	4602      	mov	r2, r0
 800b764:	460b      	mov	r3, r1
 800b766:	4610      	mov	r0, r2
 800b768:	4619      	mov	r1, r3
 800b76a:	f7f5 f983 	bl	8000a74 <__aeabi_d2iz>
 800b76e:	4603      	mov	r3, r0
 800b770:	b21b      	sxth	r3, r3
}
 800b772:	4618      	mov	r0, r3
 800b774:	3708      	adds	r7, #8
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}
 800b77a:	bf00      	nop
 800b77c:	f3af 8000 	nop.w
 800b780:	757928e1 	.word	0x757928e1
 800b784:	3fa9018e 	.word	0x3fa9018e
 800b788:	40240000 	.word	0x40240000
 800b78c:	00000000 	.word	0x00000000

0800b790 <can1_ams_cell_temperatures_t4s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s8_encode(double value)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b082      	sub	sp, #8
 800b794:	af00      	add	r7, sp, #0
 800b796:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b79a:	f04f 0200 	mov.w	r2, #0
 800b79e:	4b10      	ldr	r3, [pc, #64]	@ (800b7e0 <can1_ams_cell_temperatures_t4s8_encode+0x50>)
 800b7a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b7a4:	f7f4 fd16 	bl	80001d4 <__adddf3>
 800b7a8:	4602      	mov	r2, r0
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	4610      	mov	r0, r2
 800b7ae:	4619      	mov	r1, r3
 800b7b0:	a309      	add	r3, pc, #36	@ (adr r3, 800b7d8 <can1_ams_cell_temperatures_t4s8_encode+0x48>)
 800b7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7b6:	f7f4 ffed 	bl	8000794 <__aeabi_ddiv>
 800b7ba:	4602      	mov	r2, r0
 800b7bc:	460b      	mov	r3, r1
 800b7be:	4610      	mov	r0, r2
 800b7c0:	4619      	mov	r1, r3
 800b7c2:	f7f5 f957 	bl	8000a74 <__aeabi_d2iz>
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	b21b      	sxth	r3, r3
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3708      	adds	r7, #8
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}
 800b7d2:	bf00      	nop
 800b7d4:	f3af 8000 	nop.w
 800b7d8:	757928e1 	.word	0x757928e1
 800b7dc:	3fa9018e 	.word	0x3fa9018e
 800b7e0:	40240000 	.word	0x40240000
 800b7e4:	00000000 	.word	0x00000000

0800b7e8 <can1_ams_cell_temperatures_t4s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s9_encode(double value)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b082      	sub	sp, #8
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b7f2:	f04f 0200 	mov.w	r2, #0
 800b7f6:	4b10      	ldr	r3, [pc, #64]	@ (800b838 <can1_ams_cell_temperatures_t4s9_encode+0x50>)
 800b7f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b7fc:	f7f4 fcea 	bl	80001d4 <__adddf3>
 800b800:	4602      	mov	r2, r0
 800b802:	460b      	mov	r3, r1
 800b804:	4610      	mov	r0, r2
 800b806:	4619      	mov	r1, r3
 800b808:	a309      	add	r3, pc, #36	@ (adr r3, 800b830 <can1_ams_cell_temperatures_t4s9_encode+0x48>)
 800b80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80e:	f7f4 ffc1 	bl	8000794 <__aeabi_ddiv>
 800b812:	4602      	mov	r2, r0
 800b814:	460b      	mov	r3, r1
 800b816:	4610      	mov	r0, r2
 800b818:	4619      	mov	r1, r3
 800b81a:	f7f5 f92b 	bl	8000a74 <__aeabi_d2iz>
 800b81e:	4603      	mov	r3, r0
 800b820:	b21b      	sxth	r3, r3
}
 800b822:	4618      	mov	r0, r3
 800b824:	3708      	adds	r7, #8
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
 800b82a:	bf00      	nop
 800b82c:	f3af 8000 	nop.w
 800b830:	757928e1 	.word	0x757928e1
 800b834:	3fa9018e 	.word	0x3fa9018e
 800b838:	40240000 	.word	0x40240000
 800b83c:	00000000 	.word	0x00000000

0800b840 <can1_ams_cell_temperatures_t4s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s10_encode(double value)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b082      	sub	sp, #8
 800b844:	af00      	add	r7, sp, #0
 800b846:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b84a:	f04f 0200 	mov.w	r2, #0
 800b84e:	4b10      	ldr	r3, [pc, #64]	@ (800b890 <can1_ams_cell_temperatures_t4s10_encode+0x50>)
 800b850:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b854:	f7f4 fcbe 	bl	80001d4 <__adddf3>
 800b858:	4602      	mov	r2, r0
 800b85a:	460b      	mov	r3, r1
 800b85c:	4610      	mov	r0, r2
 800b85e:	4619      	mov	r1, r3
 800b860:	a309      	add	r3, pc, #36	@ (adr r3, 800b888 <can1_ams_cell_temperatures_t4s10_encode+0x48>)
 800b862:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b866:	f7f4 ff95 	bl	8000794 <__aeabi_ddiv>
 800b86a:	4602      	mov	r2, r0
 800b86c:	460b      	mov	r3, r1
 800b86e:	4610      	mov	r0, r2
 800b870:	4619      	mov	r1, r3
 800b872:	f7f5 f8ff 	bl	8000a74 <__aeabi_d2iz>
 800b876:	4603      	mov	r3, r0
 800b878:	b21b      	sxth	r3, r3
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	3708      	adds	r7, #8
 800b87e:	46bd      	mov	sp, r7
 800b880:	bd80      	pop	{r7, pc}
 800b882:	bf00      	nop
 800b884:	f3af 8000 	nop.w
 800b888:	757928e1 	.word	0x757928e1
 800b88c:	3fa9018e 	.word	0x3fa9018e
 800b890:	40240000 	.word	0x40240000
 800b894:	00000000 	.word	0x00000000

0800b898 <can1_ams_cell_temperatures_t4s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s11_encode(double value)
{
 800b898:	b580      	push	{r7, lr}
 800b89a:	b082      	sub	sp, #8
 800b89c:	af00      	add	r7, sp, #0
 800b89e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b8a2:	f04f 0200 	mov.w	r2, #0
 800b8a6:	4b10      	ldr	r3, [pc, #64]	@ (800b8e8 <can1_ams_cell_temperatures_t4s11_encode+0x50>)
 800b8a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b8ac:	f7f4 fc92 	bl	80001d4 <__adddf3>
 800b8b0:	4602      	mov	r2, r0
 800b8b2:	460b      	mov	r3, r1
 800b8b4:	4610      	mov	r0, r2
 800b8b6:	4619      	mov	r1, r3
 800b8b8:	a309      	add	r3, pc, #36	@ (adr r3, 800b8e0 <can1_ams_cell_temperatures_t4s11_encode+0x48>)
 800b8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8be:	f7f4 ff69 	bl	8000794 <__aeabi_ddiv>
 800b8c2:	4602      	mov	r2, r0
 800b8c4:	460b      	mov	r3, r1
 800b8c6:	4610      	mov	r0, r2
 800b8c8:	4619      	mov	r1, r3
 800b8ca:	f7f5 f8d3 	bl	8000a74 <__aeabi_d2iz>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	b21b      	sxth	r3, r3
}
 800b8d2:	4618      	mov	r0, r3
 800b8d4:	3708      	adds	r7, #8
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}
 800b8da:	bf00      	nop
 800b8dc:	f3af 8000 	nop.w
 800b8e0:	757928e1 	.word	0x757928e1
 800b8e4:	3fa9018e 	.word	0x3fa9018e
 800b8e8:	40240000 	.word	0x40240000
 800b8ec:	00000000 	.word	0x00000000

0800b8f0 <can1_ams_cell_temperatures_t4s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t4s12_encode(double value)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b082      	sub	sp, #8
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b8fa:	f04f 0200 	mov.w	r2, #0
 800b8fe:	4b10      	ldr	r3, [pc, #64]	@ (800b940 <can1_ams_cell_temperatures_t4s12_encode+0x50>)
 800b900:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b904:	f7f4 fc66 	bl	80001d4 <__adddf3>
 800b908:	4602      	mov	r2, r0
 800b90a:	460b      	mov	r3, r1
 800b90c:	4610      	mov	r0, r2
 800b90e:	4619      	mov	r1, r3
 800b910:	a309      	add	r3, pc, #36	@ (adr r3, 800b938 <can1_ams_cell_temperatures_t4s12_encode+0x48>)
 800b912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b916:	f7f4 ff3d 	bl	8000794 <__aeabi_ddiv>
 800b91a:	4602      	mov	r2, r0
 800b91c:	460b      	mov	r3, r1
 800b91e:	4610      	mov	r0, r2
 800b920:	4619      	mov	r1, r3
 800b922:	f7f5 f8a7 	bl	8000a74 <__aeabi_d2iz>
 800b926:	4603      	mov	r3, r0
 800b928:	b21b      	sxth	r3, r3
}
 800b92a:	4618      	mov	r0, r3
 800b92c:	3708      	adds	r7, #8
 800b92e:	46bd      	mov	sp, r7
 800b930:	bd80      	pop	{r7, pc}
 800b932:	bf00      	nop
 800b934:	f3af 8000 	nop.w
 800b938:	757928e1 	.word	0x757928e1
 800b93c:	3fa9018e 	.word	0x3fa9018e
 800b940:	40240000 	.word	0x40240000
 800b944:	00000000 	.word	0x00000000

0800b948 <can1_ams_cell_temperatures_t5s2_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s2_encode(double value)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b082      	sub	sp, #8
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b952:	f04f 0200 	mov.w	r2, #0
 800b956:	4b10      	ldr	r3, [pc, #64]	@ (800b998 <can1_ams_cell_temperatures_t5s2_encode+0x50>)
 800b958:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b95c:	f7f4 fc3a 	bl	80001d4 <__adddf3>
 800b960:	4602      	mov	r2, r0
 800b962:	460b      	mov	r3, r1
 800b964:	4610      	mov	r0, r2
 800b966:	4619      	mov	r1, r3
 800b968:	a309      	add	r3, pc, #36	@ (adr r3, 800b990 <can1_ams_cell_temperatures_t5s2_encode+0x48>)
 800b96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96e:	f7f4 ff11 	bl	8000794 <__aeabi_ddiv>
 800b972:	4602      	mov	r2, r0
 800b974:	460b      	mov	r3, r1
 800b976:	4610      	mov	r0, r2
 800b978:	4619      	mov	r1, r3
 800b97a:	f7f5 f87b 	bl	8000a74 <__aeabi_d2iz>
 800b97e:	4603      	mov	r3, r0
 800b980:	b21b      	sxth	r3, r3
}
 800b982:	4618      	mov	r0, r3
 800b984:	3708      	adds	r7, #8
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	f3af 8000 	nop.w
 800b990:	757928e1 	.word	0x757928e1
 800b994:	3fa9018e 	.word	0x3fa9018e
 800b998:	40240000 	.word	0x40240000
 800b99c:	00000000 	.word	0x00000000

0800b9a0 <can1_ams_cell_temperatures_t5s3_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s3_encode(double value)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b082      	sub	sp, #8
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800b9aa:	f04f 0200 	mov.w	r2, #0
 800b9ae:	4b10      	ldr	r3, [pc, #64]	@ (800b9f0 <can1_ams_cell_temperatures_t5s3_encode+0x50>)
 800b9b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b9b4:	f7f4 fc0e 	bl	80001d4 <__adddf3>
 800b9b8:	4602      	mov	r2, r0
 800b9ba:	460b      	mov	r3, r1
 800b9bc:	4610      	mov	r0, r2
 800b9be:	4619      	mov	r1, r3
 800b9c0:	a309      	add	r3, pc, #36	@ (adr r3, 800b9e8 <can1_ams_cell_temperatures_t5s3_encode+0x48>)
 800b9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c6:	f7f4 fee5 	bl	8000794 <__aeabi_ddiv>
 800b9ca:	4602      	mov	r2, r0
 800b9cc:	460b      	mov	r3, r1
 800b9ce:	4610      	mov	r0, r2
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	f7f5 f84f 	bl	8000a74 <__aeabi_d2iz>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	b21b      	sxth	r3, r3
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3708      	adds	r7, #8
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	f3af 8000 	nop.w
 800b9e8:	757928e1 	.word	0x757928e1
 800b9ec:	3fa9018e 	.word	0x3fa9018e
 800b9f0:	40240000 	.word	0x40240000
 800b9f4:	00000000 	.word	0x00000000

0800b9f8 <can1_ams_cell_temperatures_t5s4_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s4_encode(double value)
{
 800b9f8:	b580      	push	{r7, lr}
 800b9fa:	b082      	sub	sp, #8
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ba02:	f04f 0200 	mov.w	r2, #0
 800ba06:	4b10      	ldr	r3, [pc, #64]	@ (800ba48 <can1_ams_cell_temperatures_t5s4_encode+0x50>)
 800ba08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ba0c:	f7f4 fbe2 	bl	80001d4 <__adddf3>
 800ba10:	4602      	mov	r2, r0
 800ba12:	460b      	mov	r3, r1
 800ba14:	4610      	mov	r0, r2
 800ba16:	4619      	mov	r1, r3
 800ba18:	a309      	add	r3, pc, #36	@ (adr r3, 800ba40 <can1_ams_cell_temperatures_t5s4_encode+0x48>)
 800ba1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1e:	f7f4 feb9 	bl	8000794 <__aeabi_ddiv>
 800ba22:	4602      	mov	r2, r0
 800ba24:	460b      	mov	r3, r1
 800ba26:	4610      	mov	r0, r2
 800ba28:	4619      	mov	r1, r3
 800ba2a:	f7f5 f823 	bl	8000a74 <__aeabi_d2iz>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	b21b      	sxth	r3, r3
}
 800ba32:	4618      	mov	r0, r3
 800ba34:	3708      	adds	r7, #8
 800ba36:	46bd      	mov	sp, r7
 800ba38:	bd80      	pop	{r7, pc}
 800ba3a:	bf00      	nop
 800ba3c:	f3af 8000 	nop.w
 800ba40:	757928e1 	.word	0x757928e1
 800ba44:	3fa9018e 	.word	0x3fa9018e
 800ba48:	40240000 	.word	0x40240000
 800ba4c:	00000000 	.word	0x00000000

0800ba50 <can1_ams_cell_temperatures_t5s5_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s5_encode(double value)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b082      	sub	sp, #8
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800ba5a:	f04f 0200 	mov.w	r2, #0
 800ba5e:	4b10      	ldr	r3, [pc, #64]	@ (800baa0 <can1_ams_cell_temperatures_t5s5_encode+0x50>)
 800ba60:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ba64:	f7f4 fbb6 	bl	80001d4 <__adddf3>
 800ba68:	4602      	mov	r2, r0
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	4610      	mov	r0, r2
 800ba6e:	4619      	mov	r1, r3
 800ba70:	a309      	add	r3, pc, #36	@ (adr r3, 800ba98 <can1_ams_cell_temperatures_t5s5_encode+0x48>)
 800ba72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba76:	f7f4 fe8d 	bl	8000794 <__aeabi_ddiv>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	4610      	mov	r0, r2
 800ba80:	4619      	mov	r1, r3
 800ba82:	f7f4 fff7 	bl	8000a74 <__aeabi_d2iz>
 800ba86:	4603      	mov	r3, r0
 800ba88:	b21b      	sxth	r3, r3
}
 800ba8a:	4618      	mov	r0, r3
 800ba8c:	3708      	adds	r7, #8
 800ba8e:	46bd      	mov	sp, r7
 800ba90:	bd80      	pop	{r7, pc}
 800ba92:	bf00      	nop
 800ba94:	f3af 8000 	nop.w
 800ba98:	757928e1 	.word	0x757928e1
 800ba9c:	3fa9018e 	.word	0x3fa9018e
 800baa0:	40240000 	.word	0x40240000
 800baa4:	00000000 	.word	0x00000000

0800baa8 <can1_ams_cell_temperatures_t5s6_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s6_encode(double value)
{
 800baa8:	b580      	push	{r7, lr}
 800baaa:	b082      	sub	sp, #8
 800baac:	af00      	add	r7, sp, #0
 800baae:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bab2:	f04f 0200 	mov.w	r2, #0
 800bab6:	4b10      	ldr	r3, [pc, #64]	@ (800baf8 <can1_ams_cell_temperatures_t5s6_encode+0x50>)
 800bab8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800babc:	f7f4 fb8a 	bl	80001d4 <__adddf3>
 800bac0:	4602      	mov	r2, r0
 800bac2:	460b      	mov	r3, r1
 800bac4:	4610      	mov	r0, r2
 800bac6:	4619      	mov	r1, r3
 800bac8:	a309      	add	r3, pc, #36	@ (adr r3, 800baf0 <can1_ams_cell_temperatures_t5s6_encode+0x48>)
 800baca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bace:	f7f4 fe61 	bl	8000794 <__aeabi_ddiv>
 800bad2:	4602      	mov	r2, r0
 800bad4:	460b      	mov	r3, r1
 800bad6:	4610      	mov	r0, r2
 800bad8:	4619      	mov	r1, r3
 800bada:	f7f4 ffcb 	bl	8000a74 <__aeabi_d2iz>
 800bade:	4603      	mov	r3, r0
 800bae0:	b21b      	sxth	r3, r3
}
 800bae2:	4618      	mov	r0, r3
 800bae4:	3708      	adds	r7, #8
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bd80      	pop	{r7, pc}
 800baea:	bf00      	nop
 800baec:	f3af 8000 	nop.w
 800baf0:	757928e1 	.word	0x757928e1
 800baf4:	3fa9018e 	.word	0x3fa9018e
 800baf8:	40240000 	.word	0x40240000
 800bafc:	00000000 	.word	0x00000000

0800bb00 <can1_ams_cell_temperatures_t5s7_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s7_encode(double value)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b082      	sub	sp, #8
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bb0a:	f04f 0200 	mov.w	r2, #0
 800bb0e:	4b10      	ldr	r3, [pc, #64]	@ (800bb50 <can1_ams_cell_temperatures_t5s7_encode+0x50>)
 800bb10:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bb14:	f7f4 fb5e 	bl	80001d4 <__adddf3>
 800bb18:	4602      	mov	r2, r0
 800bb1a:	460b      	mov	r3, r1
 800bb1c:	4610      	mov	r0, r2
 800bb1e:	4619      	mov	r1, r3
 800bb20:	a309      	add	r3, pc, #36	@ (adr r3, 800bb48 <can1_ams_cell_temperatures_t5s7_encode+0x48>)
 800bb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb26:	f7f4 fe35 	bl	8000794 <__aeabi_ddiv>
 800bb2a:	4602      	mov	r2, r0
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	4610      	mov	r0, r2
 800bb30:	4619      	mov	r1, r3
 800bb32:	f7f4 ff9f 	bl	8000a74 <__aeabi_d2iz>
 800bb36:	4603      	mov	r3, r0
 800bb38:	b21b      	sxth	r3, r3
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3708      	adds	r7, #8
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd80      	pop	{r7, pc}
 800bb42:	bf00      	nop
 800bb44:	f3af 8000 	nop.w
 800bb48:	757928e1 	.word	0x757928e1
 800bb4c:	3fa9018e 	.word	0x3fa9018e
 800bb50:	40240000 	.word	0x40240000
 800bb54:	00000000 	.word	0x00000000

0800bb58 <can1_ams_cell_temperatures_t5s8_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s8_encode(double value)
{
 800bb58:	b580      	push	{r7, lr}
 800bb5a:	b082      	sub	sp, #8
 800bb5c:	af00      	add	r7, sp, #0
 800bb5e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bb62:	f04f 0200 	mov.w	r2, #0
 800bb66:	4b10      	ldr	r3, [pc, #64]	@ (800bba8 <can1_ams_cell_temperatures_t5s8_encode+0x50>)
 800bb68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bb6c:	f7f4 fb32 	bl	80001d4 <__adddf3>
 800bb70:	4602      	mov	r2, r0
 800bb72:	460b      	mov	r3, r1
 800bb74:	4610      	mov	r0, r2
 800bb76:	4619      	mov	r1, r3
 800bb78:	a309      	add	r3, pc, #36	@ (adr r3, 800bba0 <can1_ams_cell_temperatures_t5s8_encode+0x48>)
 800bb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb7e:	f7f4 fe09 	bl	8000794 <__aeabi_ddiv>
 800bb82:	4602      	mov	r2, r0
 800bb84:	460b      	mov	r3, r1
 800bb86:	4610      	mov	r0, r2
 800bb88:	4619      	mov	r1, r3
 800bb8a:	f7f4 ff73 	bl	8000a74 <__aeabi_d2iz>
 800bb8e:	4603      	mov	r3, r0
 800bb90:	b21b      	sxth	r3, r3
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3708      	adds	r7, #8
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}
 800bb9a:	bf00      	nop
 800bb9c:	f3af 8000 	nop.w
 800bba0:	757928e1 	.word	0x757928e1
 800bba4:	3fa9018e 	.word	0x3fa9018e
 800bba8:	40240000 	.word	0x40240000
 800bbac:	00000000 	.word	0x00000000

0800bbb0 <can1_ams_cell_temperatures_t5s9_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s9_encode(double value)
{
 800bbb0:	b580      	push	{r7, lr}
 800bbb2:	b082      	sub	sp, #8
 800bbb4:	af00      	add	r7, sp, #0
 800bbb6:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bbba:	f04f 0200 	mov.w	r2, #0
 800bbbe:	4b10      	ldr	r3, [pc, #64]	@ (800bc00 <can1_ams_cell_temperatures_t5s9_encode+0x50>)
 800bbc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bbc4:	f7f4 fb06 	bl	80001d4 <__adddf3>
 800bbc8:	4602      	mov	r2, r0
 800bbca:	460b      	mov	r3, r1
 800bbcc:	4610      	mov	r0, r2
 800bbce:	4619      	mov	r1, r3
 800bbd0:	a309      	add	r3, pc, #36	@ (adr r3, 800bbf8 <can1_ams_cell_temperatures_t5s9_encode+0x48>)
 800bbd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbd6:	f7f4 fddd 	bl	8000794 <__aeabi_ddiv>
 800bbda:	4602      	mov	r2, r0
 800bbdc:	460b      	mov	r3, r1
 800bbde:	4610      	mov	r0, r2
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	f7f4 ff47 	bl	8000a74 <__aeabi_d2iz>
 800bbe6:	4603      	mov	r3, r0
 800bbe8:	b21b      	sxth	r3, r3
}
 800bbea:	4618      	mov	r0, r3
 800bbec:	3708      	adds	r7, #8
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop
 800bbf4:	f3af 8000 	nop.w
 800bbf8:	757928e1 	.word	0x757928e1
 800bbfc:	3fa9018e 	.word	0x3fa9018e
 800bc00:	40240000 	.word	0x40240000
 800bc04:	00000000 	.word	0x00000000

0800bc08 <can1_ams_cell_temperatures_t5s10_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s10_encode(double value)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b082      	sub	sp, #8
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bc12:	f04f 0200 	mov.w	r2, #0
 800bc16:	4b10      	ldr	r3, [pc, #64]	@ (800bc58 <can1_ams_cell_temperatures_t5s10_encode+0x50>)
 800bc18:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bc1c:	f7f4 fada 	bl	80001d4 <__adddf3>
 800bc20:	4602      	mov	r2, r0
 800bc22:	460b      	mov	r3, r1
 800bc24:	4610      	mov	r0, r2
 800bc26:	4619      	mov	r1, r3
 800bc28:	a309      	add	r3, pc, #36	@ (adr r3, 800bc50 <can1_ams_cell_temperatures_t5s10_encode+0x48>)
 800bc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2e:	f7f4 fdb1 	bl	8000794 <__aeabi_ddiv>
 800bc32:	4602      	mov	r2, r0
 800bc34:	460b      	mov	r3, r1
 800bc36:	4610      	mov	r0, r2
 800bc38:	4619      	mov	r1, r3
 800bc3a:	f7f4 ff1b 	bl	8000a74 <__aeabi_d2iz>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	b21b      	sxth	r3, r3
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3708      	adds	r7, #8
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	f3af 8000 	nop.w
 800bc50:	757928e1 	.word	0x757928e1
 800bc54:	3fa9018e 	.word	0x3fa9018e
 800bc58:	40240000 	.word	0x40240000
 800bc5c:	00000000 	.word	0x00000000

0800bc60 <can1_ams_cell_temperatures_t5s11_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s11_encode(double value)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b082      	sub	sp, #8
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bc6a:	f04f 0200 	mov.w	r2, #0
 800bc6e:	4b10      	ldr	r3, [pc, #64]	@ (800bcb0 <can1_ams_cell_temperatures_t5s11_encode+0x50>)
 800bc70:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bc74:	f7f4 faae 	bl	80001d4 <__adddf3>
 800bc78:	4602      	mov	r2, r0
 800bc7a:	460b      	mov	r3, r1
 800bc7c:	4610      	mov	r0, r2
 800bc7e:	4619      	mov	r1, r3
 800bc80:	a309      	add	r3, pc, #36	@ (adr r3, 800bca8 <can1_ams_cell_temperatures_t5s11_encode+0x48>)
 800bc82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc86:	f7f4 fd85 	bl	8000794 <__aeabi_ddiv>
 800bc8a:	4602      	mov	r2, r0
 800bc8c:	460b      	mov	r3, r1
 800bc8e:	4610      	mov	r0, r2
 800bc90:	4619      	mov	r1, r3
 800bc92:	f7f4 feef 	bl	8000a74 <__aeabi_d2iz>
 800bc96:	4603      	mov	r3, r0
 800bc98:	b21b      	sxth	r3, r3
}
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3708      	adds	r7, #8
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	f3af 8000 	nop.w
 800bca8:	757928e1 	.word	0x757928e1
 800bcac:	3fa9018e 	.word	0x3fa9018e
 800bcb0:	40240000 	.word	0x40240000
 800bcb4:	00000000 	.word	0x00000000

0800bcb8 <can1_ams_cell_temperatures_t5s12_encode>:
{
    return ((value >= 0) && (value <= 4095));
}

int16_t can1_ams_cell_temperatures_t5s12_encode(double value)
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	ed87 0b00 	vstr	d0, [r7]
    return (int16_t)((value - -10.0) / 0.04884);
 800bcc2:	f04f 0200 	mov.w	r2, #0
 800bcc6:	4b10      	ldr	r3, [pc, #64]	@ (800bd08 <can1_ams_cell_temperatures_t5s12_encode+0x50>)
 800bcc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bccc:	f7f4 fa82 	bl	80001d4 <__adddf3>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	4610      	mov	r0, r2
 800bcd6:	4619      	mov	r1, r3
 800bcd8:	a309      	add	r3, pc, #36	@ (adr r3, 800bd00 <can1_ams_cell_temperatures_t5s12_encode+0x48>)
 800bcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcde:	f7f4 fd59 	bl	8000794 <__aeabi_ddiv>
 800bce2:	4602      	mov	r2, r0
 800bce4:	460b      	mov	r3, r1
 800bce6:	4610      	mov	r0, r2
 800bce8:	4619      	mov	r1, r3
 800bcea:	f7f4 fec3 	bl	8000a74 <__aeabi_d2iz>
 800bcee:	4603      	mov	r3, r0
 800bcf0:	b21b      	sxth	r3, r3
}
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	3708      	adds	r7, #8
 800bcf6:	46bd      	mov	sp, r7
 800bcf8:	bd80      	pop	{r7, pc}
 800bcfa:	bf00      	nop
 800bcfc:	f3af 8000 	nop.w
 800bd00:	757928e1 	.word	0x757928e1
 800bd04:	3fa9018e 	.word	0x3fa9018e
 800bd08:	40240000 	.word	0x40240000

0800bd0c <can1_ecu_status_unpack>:

int can1_ecu_status_unpack(
    struct can1_ecu_status_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b084      	sub	sp, #16
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	60f8      	str	r0, [r7, #12]
 800bd14:	60b9      	str	r1, [r7, #8]
 800bd16:	607a      	str	r2, [r7, #4]
    if (size < 1u) {
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d102      	bne.n	800bd24 <can1_ecu_status_unpack+0x18>
        return (-EINVAL);
 800bd1e:	f06f 0315 	mvn.w	r3, #21
 800bd22:	e02c      	b.n	800bd7e <can1_ecu_status_unpack+0x72>
    }

    dst_p->ts_not_off = unpack_right_shift_u8(src_p[0], 0u, 0x01u);
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	781b      	ldrb	r3, [r3, #0]
 800bd28:	2201      	movs	r2, #1
 800bd2a:	2100      	movs	r1, #0
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7fd fab5 	bl	800929c <unpack_right_shift_u8>
 800bd32:	4603      	mov	r3, r0
 800bd34:	461a      	mov	r2, r3
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	701a      	strb	r2, [r3, #0]
    dst_p->rst_button = unpack_right_shift_u8(src_p[0], 1u, 0x02u);
 800bd3a:	68bb      	ldr	r3, [r7, #8]
 800bd3c:	781b      	ldrb	r3, [r3, #0]
 800bd3e:	2202      	movs	r2, #2
 800bd40:	2101      	movs	r1, #1
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7fd faaa 	bl	800929c <unpack_right_shift_u8>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	461a      	mov	r2, r3
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	705a      	strb	r2, [r3, #1]
    dst_p->sidepanel_activate_ts_button = unpack_right_shift_u8(src_p[0], 2u, 0x04u);
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	781b      	ldrb	r3, [r3, #0]
 800bd54:	2204      	movs	r2, #4
 800bd56:	2102      	movs	r1, #2
 800bd58:	4618      	mov	r0, r3
 800bd5a:	f7fd fa9f 	bl	800929c <unpack_right_shift_u8>
 800bd5e:	4603      	mov	r3, r0
 800bd60:	461a      	mov	r2, r3
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	709a      	strb	r2, [r3, #2]
    dst_p->ts_off = unpack_right_shift_u8(src_p[0], 7u, 0x80u);
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	781b      	ldrb	r3, [r3, #0]
 800bd6a:	2280      	movs	r2, #128	@ 0x80
 800bd6c:	2107      	movs	r1, #7
 800bd6e:	4618      	mov	r0, r3
 800bd70:	f7fd fa94 	bl	800929c <unpack_right_shift_u8>
 800bd74:	4603      	mov	r3, r0
 800bd76:	461a      	mov	r2, r3
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	70da      	strb	r2, [r3, #3]

    return (0);
 800bd7c:	2300      	movs	r3, #0
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3710      	adds	r7, #16
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <can1_ams_s01_voltages_1_pack>:

int can1_ams_s01_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s01_voltages_1_t *src_p,
    size_t size)
{
 800bd86:	b580      	push	{r7, lr}
 800bd88:	b084      	sub	sp, #16
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	60f8      	str	r0, [r7, #12]
 800bd8e:	60b9      	str	r1, [r7, #8]
 800bd90:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2b05      	cmp	r3, #5
 800bd96:	d802      	bhi.n	800bd9e <can1_ams_s01_voltages_1_pack+0x18>
        return (-EINVAL);
 800bd98:	f06f 0315 	mvn.w	r3, #21
 800bd9c:	e069      	b.n	800be72 <can1_ams_s01_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800bd9e:	2206      	movs	r2, #6
 800bda0:	2100      	movs	r1, #0
 800bda2:	68f8      	ldr	r0, [r7, #12]
 800bda4:	f004 fd34 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s01v01, 0u, 0xffu);
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	781b      	ldrb	r3, [r3, #0]
 800bdac:	22ff      	movs	r2, #255	@ 0xff
 800bdae:	2100      	movs	r1, #0
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7fd f9ff 	bl	80091b4 <pack_left_shift_u8>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	461a      	mov	r2, r3
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	b2da      	uxtb	r2, r3
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s01v02, 0u, 0xffu);
 800bdc6:	68bb      	ldr	r3, [r7, #8]
 800bdc8:	785b      	ldrb	r3, [r3, #1]
 800bdca:	22ff      	movs	r2, #255	@ 0xff
 800bdcc:	2100      	movs	r1, #0
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7fd f9f0 	bl	80091b4 <pack_left_shift_u8>
 800bdd4:	4603      	mov	r3, r0
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	3301      	adds	r3, #1
 800bddc:	781a      	ldrb	r2, [r3, #0]
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	3301      	adds	r3, #1
 800bde2:	430a      	orrs	r2, r1
 800bde4:	b2d2      	uxtb	r2, r2
 800bde6:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s01v03, 0u, 0xffu);
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	789b      	ldrb	r3, [r3, #2]
 800bdec:	22ff      	movs	r2, #255	@ 0xff
 800bdee:	2100      	movs	r1, #0
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f7fd f9df 	bl	80091b4 <pack_left_shift_u8>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	4619      	mov	r1, r3
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	3302      	adds	r3, #2
 800bdfe:	781a      	ldrb	r2, [r3, #0]
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	3302      	adds	r3, #2
 800be04:	430a      	orrs	r2, r1
 800be06:	b2d2      	uxtb	r2, r2
 800be08:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s01v04, 0u, 0xffu);
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	78db      	ldrb	r3, [r3, #3]
 800be0e:	22ff      	movs	r2, #255	@ 0xff
 800be10:	2100      	movs	r1, #0
 800be12:	4618      	mov	r0, r3
 800be14:	f7fd f9ce 	bl	80091b4 <pack_left_shift_u8>
 800be18:	4603      	mov	r3, r0
 800be1a:	4619      	mov	r1, r3
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	3303      	adds	r3, #3
 800be20:	781a      	ldrb	r2, [r3, #0]
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	3303      	adds	r3, #3
 800be26:	430a      	orrs	r2, r1
 800be28:	b2d2      	uxtb	r2, r2
 800be2a:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s01v05, 0u, 0xffu);
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	791b      	ldrb	r3, [r3, #4]
 800be30:	22ff      	movs	r2, #255	@ 0xff
 800be32:	2100      	movs	r1, #0
 800be34:	4618      	mov	r0, r3
 800be36:	f7fd f9bd 	bl	80091b4 <pack_left_shift_u8>
 800be3a:	4603      	mov	r3, r0
 800be3c:	4619      	mov	r1, r3
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	3304      	adds	r3, #4
 800be42:	781a      	ldrb	r2, [r3, #0]
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	3304      	adds	r3, #4
 800be48:	430a      	orrs	r2, r1
 800be4a:	b2d2      	uxtb	r2, r2
 800be4c:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s01v06, 0u, 0xffu);
 800be4e:	68bb      	ldr	r3, [r7, #8]
 800be50:	795b      	ldrb	r3, [r3, #5]
 800be52:	22ff      	movs	r2, #255	@ 0xff
 800be54:	2100      	movs	r1, #0
 800be56:	4618      	mov	r0, r3
 800be58:	f7fd f9ac 	bl	80091b4 <pack_left_shift_u8>
 800be5c:	4603      	mov	r3, r0
 800be5e:	4619      	mov	r1, r3
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	3305      	adds	r3, #5
 800be64:	781a      	ldrb	r2, [r3, #0]
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	3305      	adds	r3, #5
 800be6a:	430a      	orrs	r2, r1
 800be6c:	b2d2      	uxtb	r2, r2
 800be6e:	701a      	strb	r2, [r3, #0]

    return (6);
 800be70:	2306      	movs	r3, #6
}
 800be72:	4618      	mov	r0, r3
 800be74:	3710      	adds	r7, #16
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}
 800be7a:	0000      	movs	r0, r0
 800be7c:	0000      	movs	r0, r0
	...

0800be80 <can1_ams_s01_voltages_1_s01v01_encode>:

    return 0;
}

uint8_t can1_ams_s01_voltages_1_s01v01_encode(double value)
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800be8a:	f04f 0200 	mov.w	r2, #0
 800be8e:	4b10      	ldr	r3, [pc, #64]	@ (800bed0 <can1_ams_s01_voltages_1_s01v01_encode+0x50>)
 800be90:	e9d7 0100 	ldrd	r0, r1, [r7]
 800be94:	f7f4 f99c 	bl	80001d0 <__aeabi_dsub>
 800be98:	4602      	mov	r2, r0
 800be9a:	460b      	mov	r3, r1
 800be9c:	4610      	mov	r0, r2
 800be9e:	4619      	mov	r1, r3
 800bea0:	a309      	add	r3, pc, #36	@ (adr r3, 800bec8 <can1_ams_s01_voltages_1_s01v01_encode+0x48>)
 800bea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea6:	f7f4 fc75 	bl	8000794 <__aeabi_ddiv>
 800beaa:	4602      	mov	r2, r0
 800beac:	460b      	mov	r3, r1
 800beae:	4610      	mov	r0, r2
 800beb0:	4619      	mov	r1, r3
 800beb2:	f7f4 fe07 	bl	8000ac4 <__aeabi_d2uiz>
 800beb6:	4603      	mov	r3, r0
 800beb8:	b2db      	uxtb	r3, r3
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3708      	adds	r7, #8
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	bf00      	nop
 800bec4:	f3af 8000 	nop.w
 800bec8:	fcce1c58 	.word	0xfcce1c58
 800becc:	3f800e6a 	.word	0x3f800e6a
 800bed0:	40040000 	.word	0x40040000
 800bed4:	00000000 	.word	0x00000000

0800bed8 <can1_ams_s01_voltages_1_s01v02_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_1_s01v02_encode(double value)
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b082      	sub	sp, #8
 800bedc:	af00      	add	r7, sp, #0
 800bede:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800bee2:	f04f 0200 	mov.w	r2, #0
 800bee6:	4b10      	ldr	r3, [pc, #64]	@ (800bf28 <can1_ams_s01_voltages_1_s01v02_encode+0x50>)
 800bee8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800beec:	f7f4 f970 	bl	80001d0 <__aeabi_dsub>
 800bef0:	4602      	mov	r2, r0
 800bef2:	460b      	mov	r3, r1
 800bef4:	4610      	mov	r0, r2
 800bef6:	4619      	mov	r1, r3
 800bef8:	a309      	add	r3, pc, #36	@ (adr r3, 800bf20 <can1_ams_s01_voltages_1_s01v02_encode+0x48>)
 800befa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800befe:	f7f4 fc49 	bl	8000794 <__aeabi_ddiv>
 800bf02:	4602      	mov	r2, r0
 800bf04:	460b      	mov	r3, r1
 800bf06:	4610      	mov	r0, r2
 800bf08:	4619      	mov	r1, r3
 800bf0a:	f7f4 fddb 	bl	8000ac4 <__aeabi_d2uiz>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	b2db      	uxtb	r3, r3
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3708      	adds	r7, #8
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	bf00      	nop
 800bf1c:	f3af 8000 	nop.w
 800bf20:	fcce1c58 	.word	0xfcce1c58
 800bf24:	3f800e6a 	.word	0x3f800e6a
 800bf28:	40040000 	.word	0x40040000
 800bf2c:	00000000 	.word	0x00000000

0800bf30 <can1_ams_s01_voltages_1_s01v03_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_1_s01v03_encode(double value)
{
 800bf30:	b580      	push	{r7, lr}
 800bf32:	b082      	sub	sp, #8
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800bf3a:	f04f 0200 	mov.w	r2, #0
 800bf3e:	4b10      	ldr	r3, [pc, #64]	@ (800bf80 <can1_ams_s01_voltages_1_s01v03_encode+0x50>)
 800bf40:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf44:	f7f4 f944 	bl	80001d0 <__aeabi_dsub>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	4610      	mov	r0, r2
 800bf4e:	4619      	mov	r1, r3
 800bf50:	a309      	add	r3, pc, #36	@ (adr r3, 800bf78 <can1_ams_s01_voltages_1_s01v03_encode+0x48>)
 800bf52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf56:	f7f4 fc1d 	bl	8000794 <__aeabi_ddiv>
 800bf5a:	4602      	mov	r2, r0
 800bf5c:	460b      	mov	r3, r1
 800bf5e:	4610      	mov	r0, r2
 800bf60:	4619      	mov	r1, r3
 800bf62:	f7f4 fdaf 	bl	8000ac4 <__aeabi_d2uiz>
 800bf66:	4603      	mov	r3, r0
 800bf68:	b2db      	uxtb	r3, r3
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3708      	adds	r7, #8
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	bd80      	pop	{r7, pc}
 800bf72:	bf00      	nop
 800bf74:	f3af 8000 	nop.w
 800bf78:	fcce1c58 	.word	0xfcce1c58
 800bf7c:	3f800e6a 	.word	0x3f800e6a
 800bf80:	40040000 	.word	0x40040000
 800bf84:	00000000 	.word	0x00000000

0800bf88 <can1_ams_s01_voltages_1_s01v04_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_1_s01v04_encode(double value)
{
 800bf88:	b580      	push	{r7, lr}
 800bf8a:	b082      	sub	sp, #8
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800bf92:	f04f 0200 	mov.w	r2, #0
 800bf96:	4b10      	ldr	r3, [pc, #64]	@ (800bfd8 <can1_ams_s01_voltages_1_s01v04_encode+0x50>)
 800bf98:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bf9c:	f7f4 f918 	bl	80001d0 <__aeabi_dsub>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	4610      	mov	r0, r2
 800bfa6:	4619      	mov	r1, r3
 800bfa8:	a309      	add	r3, pc, #36	@ (adr r3, 800bfd0 <can1_ams_s01_voltages_1_s01v04_encode+0x48>)
 800bfaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfae:	f7f4 fbf1 	bl	8000794 <__aeabi_ddiv>
 800bfb2:	4602      	mov	r2, r0
 800bfb4:	460b      	mov	r3, r1
 800bfb6:	4610      	mov	r0, r2
 800bfb8:	4619      	mov	r1, r3
 800bfba:	f7f4 fd83 	bl	8000ac4 <__aeabi_d2uiz>
 800bfbe:	4603      	mov	r3, r0
 800bfc0:	b2db      	uxtb	r3, r3
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3708      	adds	r7, #8
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	bd80      	pop	{r7, pc}
 800bfca:	bf00      	nop
 800bfcc:	f3af 8000 	nop.w
 800bfd0:	fcce1c58 	.word	0xfcce1c58
 800bfd4:	3f800e6a 	.word	0x3f800e6a
 800bfd8:	40040000 	.word	0x40040000
 800bfdc:	00000000 	.word	0x00000000

0800bfe0 <can1_ams_s01_voltages_1_s01v05_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_1_s01v05_encode(double value)
{
 800bfe0:	b580      	push	{r7, lr}
 800bfe2:	b082      	sub	sp, #8
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800bfea:	f04f 0200 	mov.w	r2, #0
 800bfee:	4b10      	ldr	r3, [pc, #64]	@ (800c030 <can1_ams_s01_voltages_1_s01v05_encode+0x50>)
 800bff0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800bff4:	f7f4 f8ec 	bl	80001d0 <__aeabi_dsub>
 800bff8:	4602      	mov	r2, r0
 800bffa:	460b      	mov	r3, r1
 800bffc:	4610      	mov	r0, r2
 800bffe:	4619      	mov	r1, r3
 800c000:	a309      	add	r3, pc, #36	@ (adr r3, 800c028 <can1_ams_s01_voltages_1_s01v05_encode+0x48>)
 800c002:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c006:	f7f4 fbc5 	bl	8000794 <__aeabi_ddiv>
 800c00a:	4602      	mov	r2, r0
 800c00c:	460b      	mov	r3, r1
 800c00e:	4610      	mov	r0, r2
 800c010:	4619      	mov	r1, r3
 800c012:	f7f4 fd57 	bl	8000ac4 <__aeabi_d2uiz>
 800c016:	4603      	mov	r3, r0
 800c018:	b2db      	uxtb	r3, r3
}
 800c01a:	4618      	mov	r0, r3
 800c01c:	3708      	adds	r7, #8
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	f3af 8000 	nop.w
 800c028:	fcce1c58 	.word	0xfcce1c58
 800c02c:	3f800e6a 	.word	0x3f800e6a
 800c030:	40040000 	.word	0x40040000
 800c034:	00000000 	.word	0x00000000

0800c038 <can1_ams_s01_voltages_1_s01v06_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_1_s01v06_encode(double value)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	b082      	sub	sp, #8
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c042:	f04f 0200 	mov.w	r2, #0
 800c046:	4b10      	ldr	r3, [pc, #64]	@ (800c088 <can1_ams_s01_voltages_1_s01v06_encode+0x50>)
 800c048:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c04c:	f7f4 f8c0 	bl	80001d0 <__aeabi_dsub>
 800c050:	4602      	mov	r2, r0
 800c052:	460b      	mov	r3, r1
 800c054:	4610      	mov	r0, r2
 800c056:	4619      	mov	r1, r3
 800c058:	a309      	add	r3, pc, #36	@ (adr r3, 800c080 <can1_ams_s01_voltages_1_s01v06_encode+0x48>)
 800c05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05e:	f7f4 fb99 	bl	8000794 <__aeabi_ddiv>
 800c062:	4602      	mov	r2, r0
 800c064:	460b      	mov	r3, r1
 800c066:	4610      	mov	r0, r2
 800c068:	4619      	mov	r1, r3
 800c06a:	f7f4 fd2b 	bl	8000ac4 <__aeabi_d2uiz>
 800c06e:	4603      	mov	r3, r0
 800c070:	b2db      	uxtb	r3, r3
}
 800c072:	4618      	mov	r0, r3
 800c074:	3708      	adds	r7, #8
 800c076:	46bd      	mov	sp, r7
 800c078:	bd80      	pop	{r7, pc}
 800c07a:	bf00      	nop
 800c07c:	f3af 8000 	nop.w
 800c080:	fcce1c58 	.word	0xfcce1c58
 800c084:	3f800e6a 	.word	0x3f800e6a
 800c088:	40040000 	.word	0x40040000

0800c08c <can1_ams_s01_voltages_2_pack>:

int can1_ams_s01_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s01_voltages_2_t *src_p,
    size_t size)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0
 800c092:	60f8      	str	r0, [r7, #12]
 800c094:	60b9      	str	r1, [r7, #8]
 800c096:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2b04      	cmp	r3, #4
 800c09c:	d802      	bhi.n	800c0a4 <can1_ams_s01_voltages_2_pack+0x18>
        return (-EINVAL);
 800c09e:	f06f 0315 	mvn.w	r3, #21
 800c0a2:	e058      	b.n	800c156 <can1_ams_s01_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800c0a4:	2205      	movs	r2, #5
 800c0a6:	2100      	movs	r1, #0
 800c0a8:	68f8      	ldr	r0, [r7, #12]
 800c0aa:	f004 fbb1 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s01v07, 0u, 0xffu);
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	781b      	ldrb	r3, [r3, #0]
 800c0b2:	22ff      	movs	r2, #255	@ 0xff
 800c0b4:	2100      	movs	r1, #0
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f7fd f87c 	bl	80091b4 <pack_left_shift_u8>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	461a      	mov	r2, r3
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	781b      	ldrb	r3, [r3, #0]
 800c0c4:	4313      	orrs	r3, r2
 800c0c6:	b2da      	uxtb	r2, r3
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s01v08, 0u, 0xffu);
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	785b      	ldrb	r3, [r3, #1]
 800c0d0:	22ff      	movs	r2, #255	@ 0xff
 800c0d2:	2100      	movs	r1, #0
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	f7fd f86d 	bl	80091b4 <pack_left_shift_u8>
 800c0da:	4603      	mov	r3, r0
 800c0dc:	4619      	mov	r1, r3
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	781a      	ldrb	r2, [r3, #0]
 800c0e4:	68fb      	ldr	r3, [r7, #12]
 800c0e6:	3301      	adds	r3, #1
 800c0e8:	430a      	orrs	r2, r1
 800c0ea:	b2d2      	uxtb	r2, r2
 800c0ec:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s01v09, 0u, 0xffu);
 800c0ee:	68bb      	ldr	r3, [r7, #8]
 800c0f0:	789b      	ldrb	r3, [r3, #2]
 800c0f2:	22ff      	movs	r2, #255	@ 0xff
 800c0f4:	2100      	movs	r1, #0
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7fd f85c 	bl	80091b4 <pack_left_shift_u8>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	4619      	mov	r1, r3
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	3302      	adds	r3, #2
 800c104:	781a      	ldrb	r2, [r3, #0]
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	3302      	adds	r3, #2
 800c10a:	430a      	orrs	r2, r1
 800c10c:	b2d2      	uxtb	r2, r2
 800c10e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s01v10, 0u, 0xffu);
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	78db      	ldrb	r3, [r3, #3]
 800c114:	22ff      	movs	r2, #255	@ 0xff
 800c116:	2100      	movs	r1, #0
 800c118:	4618      	mov	r0, r3
 800c11a:	f7fd f84b 	bl	80091b4 <pack_left_shift_u8>
 800c11e:	4603      	mov	r3, r0
 800c120:	4619      	mov	r1, r3
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	3303      	adds	r3, #3
 800c126:	781a      	ldrb	r2, [r3, #0]
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	3303      	adds	r3, #3
 800c12c:	430a      	orrs	r2, r1
 800c12e:	b2d2      	uxtb	r2, r2
 800c130:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s01v11, 0u, 0xffu);
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	791b      	ldrb	r3, [r3, #4]
 800c136:	22ff      	movs	r2, #255	@ 0xff
 800c138:	2100      	movs	r1, #0
 800c13a:	4618      	mov	r0, r3
 800c13c:	f7fd f83a 	bl	80091b4 <pack_left_shift_u8>
 800c140:	4603      	mov	r3, r0
 800c142:	4619      	mov	r1, r3
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	3304      	adds	r3, #4
 800c148:	781a      	ldrb	r2, [r3, #0]
 800c14a:	68fb      	ldr	r3, [r7, #12]
 800c14c:	3304      	adds	r3, #4
 800c14e:	430a      	orrs	r2, r1
 800c150:	b2d2      	uxtb	r2, r2
 800c152:	701a      	strb	r2, [r3, #0]

    return (5);
 800c154:	2305      	movs	r3, #5
}
 800c156:	4618      	mov	r0, r3
 800c158:	3710      	adds	r7, #16
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
	...

0800c160 <can1_ams_s01_voltages_2_s01v07_encode>:

    return 0;
}

uint8_t can1_ams_s01_voltages_2_s01v07_encode(double value)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b082      	sub	sp, #8
 800c164:	af00      	add	r7, sp, #0
 800c166:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c16a:	f04f 0200 	mov.w	r2, #0
 800c16e:	4b10      	ldr	r3, [pc, #64]	@ (800c1b0 <can1_ams_s01_voltages_2_s01v07_encode+0x50>)
 800c170:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c174:	f7f4 f82c 	bl	80001d0 <__aeabi_dsub>
 800c178:	4602      	mov	r2, r0
 800c17a:	460b      	mov	r3, r1
 800c17c:	4610      	mov	r0, r2
 800c17e:	4619      	mov	r1, r3
 800c180:	a309      	add	r3, pc, #36	@ (adr r3, 800c1a8 <can1_ams_s01_voltages_2_s01v07_encode+0x48>)
 800c182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c186:	f7f4 fb05 	bl	8000794 <__aeabi_ddiv>
 800c18a:	4602      	mov	r2, r0
 800c18c:	460b      	mov	r3, r1
 800c18e:	4610      	mov	r0, r2
 800c190:	4619      	mov	r1, r3
 800c192:	f7f4 fc97 	bl	8000ac4 <__aeabi_d2uiz>
 800c196:	4603      	mov	r3, r0
 800c198:	b2db      	uxtb	r3, r3
}
 800c19a:	4618      	mov	r0, r3
 800c19c:	3708      	adds	r7, #8
 800c19e:	46bd      	mov	sp, r7
 800c1a0:	bd80      	pop	{r7, pc}
 800c1a2:	bf00      	nop
 800c1a4:	f3af 8000 	nop.w
 800c1a8:	fcce1c58 	.word	0xfcce1c58
 800c1ac:	3f800e6a 	.word	0x3f800e6a
 800c1b0:	40040000 	.word	0x40040000
 800c1b4:	00000000 	.word	0x00000000

0800c1b8 <can1_ams_s01_voltages_2_s01v08_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_2_s01v08_encode(double value)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c1c2:	f04f 0200 	mov.w	r2, #0
 800c1c6:	4b10      	ldr	r3, [pc, #64]	@ (800c208 <can1_ams_s01_voltages_2_s01v08_encode+0x50>)
 800c1c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c1cc:	f7f4 f800 	bl	80001d0 <__aeabi_dsub>
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	4610      	mov	r0, r2
 800c1d6:	4619      	mov	r1, r3
 800c1d8:	a309      	add	r3, pc, #36	@ (adr r3, 800c200 <can1_ams_s01_voltages_2_s01v08_encode+0x48>)
 800c1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1de:	f7f4 fad9 	bl	8000794 <__aeabi_ddiv>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	4610      	mov	r0, r2
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	f7f4 fc6b 	bl	8000ac4 <__aeabi_d2uiz>
 800c1ee:	4603      	mov	r3, r0
 800c1f0:	b2db      	uxtb	r3, r3
}
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	3708      	adds	r7, #8
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	bd80      	pop	{r7, pc}
 800c1fa:	bf00      	nop
 800c1fc:	f3af 8000 	nop.w
 800c200:	fcce1c58 	.word	0xfcce1c58
 800c204:	3f800e6a 	.word	0x3f800e6a
 800c208:	40040000 	.word	0x40040000
 800c20c:	00000000 	.word	0x00000000

0800c210 <can1_ams_s01_voltages_2_s01v09_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_2_s01v09_encode(double value)
{
 800c210:	b580      	push	{r7, lr}
 800c212:	b082      	sub	sp, #8
 800c214:	af00      	add	r7, sp, #0
 800c216:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c21a:	f04f 0200 	mov.w	r2, #0
 800c21e:	4b10      	ldr	r3, [pc, #64]	@ (800c260 <can1_ams_s01_voltages_2_s01v09_encode+0x50>)
 800c220:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c224:	f7f3 ffd4 	bl	80001d0 <__aeabi_dsub>
 800c228:	4602      	mov	r2, r0
 800c22a:	460b      	mov	r3, r1
 800c22c:	4610      	mov	r0, r2
 800c22e:	4619      	mov	r1, r3
 800c230:	a309      	add	r3, pc, #36	@ (adr r3, 800c258 <can1_ams_s01_voltages_2_s01v09_encode+0x48>)
 800c232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c236:	f7f4 faad 	bl	8000794 <__aeabi_ddiv>
 800c23a:	4602      	mov	r2, r0
 800c23c:	460b      	mov	r3, r1
 800c23e:	4610      	mov	r0, r2
 800c240:	4619      	mov	r1, r3
 800c242:	f7f4 fc3f 	bl	8000ac4 <__aeabi_d2uiz>
 800c246:	4603      	mov	r3, r0
 800c248:	b2db      	uxtb	r3, r3
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3708      	adds	r7, #8
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	f3af 8000 	nop.w
 800c258:	fcce1c58 	.word	0xfcce1c58
 800c25c:	3f800e6a 	.word	0x3f800e6a
 800c260:	40040000 	.word	0x40040000
 800c264:	00000000 	.word	0x00000000

0800c268 <can1_ams_s01_voltages_2_s01v10_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_2_s01v10_encode(double value)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b082      	sub	sp, #8
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c272:	f04f 0200 	mov.w	r2, #0
 800c276:	4b10      	ldr	r3, [pc, #64]	@ (800c2b8 <can1_ams_s01_voltages_2_s01v10_encode+0x50>)
 800c278:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c27c:	f7f3 ffa8 	bl	80001d0 <__aeabi_dsub>
 800c280:	4602      	mov	r2, r0
 800c282:	460b      	mov	r3, r1
 800c284:	4610      	mov	r0, r2
 800c286:	4619      	mov	r1, r3
 800c288:	a309      	add	r3, pc, #36	@ (adr r3, 800c2b0 <can1_ams_s01_voltages_2_s01v10_encode+0x48>)
 800c28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c28e:	f7f4 fa81 	bl	8000794 <__aeabi_ddiv>
 800c292:	4602      	mov	r2, r0
 800c294:	460b      	mov	r3, r1
 800c296:	4610      	mov	r0, r2
 800c298:	4619      	mov	r1, r3
 800c29a:	f7f4 fc13 	bl	8000ac4 <__aeabi_d2uiz>
 800c29e:	4603      	mov	r3, r0
 800c2a0:	b2db      	uxtb	r3, r3
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3708      	adds	r7, #8
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	f3af 8000 	nop.w
 800c2b0:	fcce1c58 	.word	0xfcce1c58
 800c2b4:	3f800e6a 	.word	0x3f800e6a
 800c2b8:	40040000 	.word	0x40040000
 800c2bc:	00000000 	.word	0x00000000

0800c2c0 <can1_ams_s01_voltages_2_s01v11_encode>:

    return (true);
}

uint8_t can1_ams_s01_voltages_2_s01v11_encode(double value)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b082      	sub	sp, #8
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c2ca:	f04f 0200 	mov.w	r2, #0
 800c2ce:	4b10      	ldr	r3, [pc, #64]	@ (800c310 <can1_ams_s01_voltages_2_s01v11_encode+0x50>)
 800c2d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c2d4:	f7f3 ff7c 	bl	80001d0 <__aeabi_dsub>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	460b      	mov	r3, r1
 800c2dc:	4610      	mov	r0, r2
 800c2de:	4619      	mov	r1, r3
 800c2e0:	a309      	add	r3, pc, #36	@ (adr r3, 800c308 <can1_ams_s01_voltages_2_s01v11_encode+0x48>)
 800c2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2e6:	f7f4 fa55 	bl	8000794 <__aeabi_ddiv>
 800c2ea:	4602      	mov	r2, r0
 800c2ec:	460b      	mov	r3, r1
 800c2ee:	4610      	mov	r0, r2
 800c2f0:	4619      	mov	r1, r3
 800c2f2:	f7f4 fbe7 	bl	8000ac4 <__aeabi_d2uiz>
 800c2f6:	4603      	mov	r3, r0
 800c2f8:	b2db      	uxtb	r3, r3
}
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	3708      	adds	r7, #8
 800c2fe:	46bd      	mov	sp, r7
 800c300:	bd80      	pop	{r7, pc}
 800c302:	bf00      	nop
 800c304:	f3af 8000 	nop.w
 800c308:	fcce1c58 	.word	0xfcce1c58
 800c30c:	3f800e6a 	.word	0x3f800e6a
 800c310:	40040000 	.word	0x40040000

0800c314 <can1_ams_s02_voltages_1_pack>:

int can1_ams_s02_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s02_voltages_1_t *src_p,
    size_t size)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b084      	sub	sp, #16
 800c318:	af00      	add	r7, sp, #0
 800c31a:	60f8      	str	r0, [r7, #12]
 800c31c:	60b9      	str	r1, [r7, #8]
 800c31e:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	2b05      	cmp	r3, #5
 800c324:	d802      	bhi.n	800c32c <can1_ams_s02_voltages_1_pack+0x18>
        return (-EINVAL);
 800c326:	f06f 0315 	mvn.w	r3, #21
 800c32a:	e069      	b.n	800c400 <can1_ams_s02_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800c32c:	2206      	movs	r2, #6
 800c32e:	2100      	movs	r1, #0
 800c330:	68f8      	ldr	r0, [r7, #12]
 800c332:	f004 fa6d 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s02v01, 0u, 0xffu);
 800c336:	68bb      	ldr	r3, [r7, #8]
 800c338:	781b      	ldrb	r3, [r3, #0]
 800c33a:	22ff      	movs	r2, #255	@ 0xff
 800c33c:	2100      	movs	r1, #0
 800c33e:	4618      	mov	r0, r3
 800c340:	f7fc ff38 	bl	80091b4 <pack_left_shift_u8>
 800c344:	4603      	mov	r3, r0
 800c346:	461a      	mov	r2, r3
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	781b      	ldrb	r3, [r3, #0]
 800c34c:	4313      	orrs	r3, r2
 800c34e:	b2da      	uxtb	r2, r3
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s02v02, 0u, 0xffu);
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	785b      	ldrb	r3, [r3, #1]
 800c358:	22ff      	movs	r2, #255	@ 0xff
 800c35a:	2100      	movs	r1, #0
 800c35c:	4618      	mov	r0, r3
 800c35e:	f7fc ff29 	bl	80091b4 <pack_left_shift_u8>
 800c362:	4603      	mov	r3, r0
 800c364:	4619      	mov	r1, r3
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	3301      	adds	r3, #1
 800c36a:	781a      	ldrb	r2, [r3, #0]
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	3301      	adds	r3, #1
 800c370:	430a      	orrs	r2, r1
 800c372:	b2d2      	uxtb	r2, r2
 800c374:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s02v03, 0u, 0xffu);
 800c376:	68bb      	ldr	r3, [r7, #8]
 800c378:	789b      	ldrb	r3, [r3, #2]
 800c37a:	22ff      	movs	r2, #255	@ 0xff
 800c37c:	2100      	movs	r1, #0
 800c37e:	4618      	mov	r0, r3
 800c380:	f7fc ff18 	bl	80091b4 <pack_left_shift_u8>
 800c384:	4603      	mov	r3, r0
 800c386:	4619      	mov	r1, r3
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	3302      	adds	r3, #2
 800c38c:	781a      	ldrb	r2, [r3, #0]
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	3302      	adds	r3, #2
 800c392:	430a      	orrs	r2, r1
 800c394:	b2d2      	uxtb	r2, r2
 800c396:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s02v04, 0u, 0xffu);
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	78db      	ldrb	r3, [r3, #3]
 800c39c:	22ff      	movs	r2, #255	@ 0xff
 800c39e:	2100      	movs	r1, #0
 800c3a0:	4618      	mov	r0, r3
 800c3a2:	f7fc ff07 	bl	80091b4 <pack_left_shift_u8>
 800c3a6:	4603      	mov	r3, r0
 800c3a8:	4619      	mov	r1, r3
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	3303      	adds	r3, #3
 800c3ae:	781a      	ldrb	r2, [r3, #0]
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	3303      	adds	r3, #3
 800c3b4:	430a      	orrs	r2, r1
 800c3b6:	b2d2      	uxtb	r2, r2
 800c3b8:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s02v05, 0u, 0xffu);
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	791b      	ldrb	r3, [r3, #4]
 800c3be:	22ff      	movs	r2, #255	@ 0xff
 800c3c0:	2100      	movs	r1, #0
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7fc fef6 	bl	80091b4 <pack_left_shift_u8>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	4619      	mov	r1, r3
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	3304      	adds	r3, #4
 800c3d0:	781a      	ldrb	r2, [r3, #0]
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	3304      	adds	r3, #4
 800c3d6:	430a      	orrs	r2, r1
 800c3d8:	b2d2      	uxtb	r2, r2
 800c3da:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s02v06, 0u, 0xffu);
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	795b      	ldrb	r3, [r3, #5]
 800c3e0:	22ff      	movs	r2, #255	@ 0xff
 800c3e2:	2100      	movs	r1, #0
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7fc fee5 	bl	80091b4 <pack_left_shift_u8>
 800c3ea:	4603      	mov	r3, r0
 800c3ec:	4619      	mov	r1, r3
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	3305      	adds	r3, #5
 800c3f2:	781a      	ldrb	r2, [r3, #0]
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	3305      	adds	r3, #5
 800c3f8:	430a      	orrs	r2, r1
 800c3fa:	b2d2      	uxtb	r2, r2
 800c3fc:	701a      	strb	r2, [r3, #0]

    return (6);
 800c3fe:	2306      	movs	r3, #6
}
 800c400:	4618      	mov	r0, r3
 800c402:	3710      	adds	r7, #16
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}

0800c408 <can1_ams_s02_voltages_1_s02v01_encode>:

    return 0;
}

uint8_t can1_ams_s02_voltages_1_s02v01_encode(double value)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b082      	sub	sp, #8
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c412:	f04f 0200 	mov.w	r2, #0
 800c416:	4b10      	ldr	r3, [pc, #64]	@ (800c458 <can1_ams_s02_voltages_1_s02v01_encode+0x50>)
 800c418:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c41c:	f7f3 fed8 	bl	80001d0 <__aeabi_dsub>
 800c420:	4602      	mov	r2, r0
 800c422:	460b      	mov	r3, r1
 800c424:	4610      	mov	r0, r2
 800c426:	4619      	mov	r1, r3
 800c428:	a309      	add	r3, pc, #36	@ (adr r3, 800c450 <can1_ams_s02_voltages_1_s02v01_encode+0x48>)
 800c42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42e:	f7f4 f9b1 	bl	8000794 <__aeabi_ddiv>
 800c432:	4602      	mov	r2, r0
 800c434:	460b      	mov	r3, r1
 800c436:	4610      	mov	r0, r2
 800c438:	4619      	mov	r1, r3
 800c43a:	f7f4 fb43 	bl	8000ac4 <__aeabi_d2uiz>
 800c43e:	4603      	mov	r3, r0
 800c440:	b2db      	uxtb	r3, r3
}
 800c442:	4618      	mov	r0, r3
 800c444:	3708      	adds	r7, #8
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}
 800c44a:	bf00      	nop
 800c44c:	f3af 8000 	nop.w
 800c450:	fcce1c58 	.word	0xfcce1c58
 800c454:	3f800e6a 	.word	0x3f800e6a
 800c458:	40040000 	.word	0x40040000
 800c45c:	00000000 	.word	0x00000000

0800c460 <can1_ams_s02_voltages_1_s02v02_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_1_s02v02_encode(double value)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b082      	sub	sp, #8
 800c464:	af00      	add	r7, sp, #0
 800c466:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c46a:	f04f 0200 	mov.w	r2, #0
 800c46e:	4b10      	ldr	r3, [pc, #64]	@ (800c4b0 <can1_ams_s02_voltages_1_s02v02_encode+0x50>)
 800c470:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c474:	f7f3 feac 	bl	80001d0 <__aeabi_dsub>
 800c478:	4602      	mov	r2, r0
 800c47a:	460b      	mov	r3, r1
 800c47c:	4610      	mov	r0, r2
 800c47e:	4619      	mov	r1, r3
 800c480:	a309      	add	r3, pc, #36	@ (adr r3, 800c4a8 <can1_ams_s02_voltages_1_s02v02_encode+0x48>)
 800c482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c486:	f7f4 f985 	bl	8000794 <__aeabi_ddiv>
 800c48a:	4602      	mov	r2, r0
 800c48c:	460b      	mov	r3, r1
 800c48e:	4610      	mov	r0, r2
 800c490:	4619      	mov	r1, r3
 800c492:	f7f4 fb17 	bl	8000ac4 <__aeabi_d2uiz>
 800c496:	4603      	mov	r3, r0
 800c498:	b2db      	uxtb	r3, r3
}
 800c49a:	4618      	mov	r0, r3
 800c49c:	3708      	adds	r7, #8
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
 800c4a2:	bf00      	nop
 800c4a4:	f3af 8000 	nop.w
 800c4a8:	fcce1c58 	.word	0xfcce1c58
 800c4ac:	3f800e6a 	.word	0x3f800e6a
 800c4b0:	40040000 	.word	0x40040000
 800c4b4:	00000000 	.word	0x00000000

0800c4b8 <can1_ams_s02_voltages_1_s02v03_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_1_s02v03_encode(double value)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b082      	sub	sp, #8
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c4c2:	f04f 0200 	mov.w	r2, #0
 800c4c6:	4b10      	ldr	r3, [pc, #64]	@ (800c508 <can1_ams_s02_voltages_1_s02v03_encode+0x50>)
 800c4c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c4cc:	f7f3 fe80 	bl	80001d0 <__aeabi_dsub>
 800c4d0:	4602      	mov	r2, r0
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	4610      	mov	r0, r2
 800c4d6:	4619      	mov	r1, r3
 800c4d8:	a309      	add	r3, pc, #36	@ (adr r3, 800c500 <can1_ams_s02_voltages_1_s02v03_encode+0x48>)
 800c4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4de:	f7f4 f959 	bl	8000794 <__aeabi_ddiv>
 800c4e2:	4602      	mov	r2, r0
 800c4e4:	460b      	mov	r3, r1
 800c4e6:	4610      	mov	r0, r2
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	f7f4 faeb 	bl	8000ac4 <__aeabi_d2uiz>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	b2db      	uxtb	r3, r3
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3708      	adds	r7, #8
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	bd80      	pop	{r7, pc}
 800c4fa:	bf00      	nop
 800c4fc:	f3af 8000 	nop.w
 800c500:	fcce1c58 	.word	0xfcce1c58
 800c504:	3f800e6a 	.word	0x3f800e6a
 800c508:	40040000 	.word	0x40040000
 800c50c:	00000000 	.word	0x00000000

0800c510 <can1_ams_s02_voltages_1_s02v04_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_1_s02v04_encode(double value)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b082      	sub	sp, #8
 800c514:	af00      	add	r7, sp, #0
 800c516:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c51a:	f04f 0200 	mov.w	r2, #0
 800c51e:	4b10      	ldr	r3, [pc, #64]	@ (800c560 <can1_ams_s02_voltages_1_s02v04_encode+0x50>)
 800c520:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c524:	f7f3 fe54 	bl	80001d0 <__aeabi_dsub>
 800c528:	4602      	mov	r2, r0
 800c52a:	460b      	mov	r3, r1
 800c52c:	4610      	mov	r0, r2
 800c52e:	4619      	mov	r1, r3
 800c530:	a309      	add	r3, pc, #36	@ (adr r3, 800c558 <can1_ams_s02_voltages_1_s02v04_encode+0x48>)
 800c532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c536:	f7f4 f92d 	bl	8000794 <__aeabi_ddiv>
 800c53a:	4602      	mov	r2, r0
 800c53c:	460b      	mov	r3, r1
 800c53e:	4610      	mov	r0, r2
 800c540:	4619      	mov	r1, r3
 800c542:	f7f4 fabf 	bl	8000ac4 <__aeabi_d2uiz>
 800c546:	4603      	mov	r3, r0
 800c548:	b2db      	uxtb	r3, r3
}
 800c54a:	4618      	mov	r0, r3
 800c54c:	3708      	adds	r7, #8
 800c54e:	46bd      	mov	sp, r7
 800c550:	bd80      	pop	{r7, pc}
 800c552:	bf00      	nop
 800c554:	f3af 8000 	nop.w
 800c558:	fcce1c58 	.word	0xfcce1c58
 800c55c:	3f800e6a 	.word	0x3f800e6a
 800c560:	40040000 	.word	0x40040000
 800c564:	00000000 	.word	0x00000000

0800c568 <can1_ams_s02_voltages_1_s02v05_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_1_s02v05_encode(double value)
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b082      	sub	sp, #8
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c572:	f04f 0200 	mov.w	r2, #0
 800c576:	4b10      	ldr	r3, [pc, #64]	@ (800c5b8 <can1_ams_s02_voltages_1_s02v05_encode+0x50>)
 800c578:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c57c:	f7f3 fe28 	bl	80001d0 <__aeabi_dsub>
 800c580:	4602      	mov	r2, r0
 800c582:	460b      	mov	r3, r1
 800c584:	4610      	mov	r0, r2
 800c586:	4619      	mov	r1, r3
 800c588:	a309      	add	r3, pc, #36	@ (adr r3, 800c5b0 <can1_ams_s02_voltages_1_s02v05_encode+0x48>)
 800c58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c58e:	f7f4 f901 	bl	8000794 <__aeabi_ddiv>
 800c592:	4602      	mov	r2, r0
 800c594:	460b      	mov	r3, r1
 800c596:	4610      	mov	r0, r2
 800c598:	4619      	mov	r1, r3
 800c59a:	f7f4 fa93 	bl	8000ac4 <__aeabi_d2uiz>
 800c59e:	4603      	mov	r3, r0
 800c5a0:	b2db      	uxtb	r3, r3
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3708      	adds	r7, #8
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	bd80      	pop	{r7, pc}
 800c5aa:	bf00      	nop
 800c5ac:	f3af 8000 	nop.w
 800c5b0:	fcce1c58 	.word	0xfcce1c58
 800c5b4:	3f800e6a 	.word	0x3f800e6a
 800c5b8:	40040000 	.word	0x40040000
 800c5bc:	00000000 	.word	0x00000000

0800c5c0 <can1_ams_s02_voltages_1_s02v06_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_1_s02v06_encode(double value)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b082      	sub	sp, #8
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c5ca:	f04f 0200 	mov.w	r2, #0
 800c5ce:	4b10      	ldr	r3, [pc, #64]	@ (800c610 <can1_ams_s02_voltages_1_s02v06_encode+0x50>)
 800c5d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c5d4:	f7f3 fdfc 	bl	80001d0 <__aeabi_dsub>
 800c5d8:	4602      	mov	r2, r0
 800c5da:	460b      	mov	r3, r1
 800c5dc:	4610      	mov	r0, r2
 800c5de:	4619      	mov	r1, r3
 800c5e0:	a309      	add	r3, pc, #36	@ (adr r3, 800c608 <can1_ams_s02_voltages_1_s02v06_encode+0x48>)
 800c5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5e6:	f7f4 f8d5 	bl	8000794 <__aeabi_ddiv>
 800c5ea:	4602      	mov	r2, r0
 800c5ec:	460b      	mov	r3, r1
 800c5ee:	4610      	mov	r0, r2
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	f7f4 fa67 	bl	8000ac4 <__aeabi_d2uiz>
 800c5f6:	4603      	mov	r3, r0
 800c5f8:	b2db      	uxtb	r3, r3
}
 800c5fa:	4618      	mov	r0, r3
 800c5fc:	3708      	adds	r7, #8
 800c5fe:	46bd      	mov	sp, r7
 800c600:	bd80      	pop	{r7, pc}
 800c602:	bf00      	nop
 800c604:	f3af 8000 	nop.w
 800c608:	fcce1c58 	.word	0xfcce1c58
 800c60c:	3f800e6a 	.word	0x3f800e6a
 800c610:	40040000 	.word	0x40040000

0800c614 <can1_ams_s02_voltages_2_pack>:

int can1_ams_s02_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s02_voltages_2_t *src_p,
    size_t size)
{
 800c614:	b580      	push	{r7, lr}
 800c616:	b084      	sub	sp, #16
 800c618:	af00      	add	r7, sp, #0
 800c61a:	60f8      	str	r0, [r7, #12]
 800c61c:	60b9      	str	r1, [r7, #8]
 800c61e:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2b04      	cmp	r3, #4
 800c624:	d802      	bhi.n	800c62c <can1_ams_s02_voltages_2_pack+0x18>
        return (-EINVAL);
 800c626:	f06f 0315 	mvn.w	r3, #21
 800c62a:	e058      	b.n	800c6de <can1_ams_s02_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800c62c:	2205      	movs	r2, #5
 800c62e:	2100      	movs	r1, #0
 800c630:	68f8      	ldr	r0, [r7, #12]
 800c632:	f004 f8ed 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s02v07, 0u, 0xffu);
 800c636:	68bb      	ldr	r3, [r7, #8]
 800c638:	781b      	ldrb	r3, [r3, #0]
 800c63a:	22ff      	movs	r2, #255	@ 0xff
 800c63c:	2100      	movs	r1, #0
 800c63e:	4618      	mov	r0, r3
 800c640:	f7fc fdb8 	bl	80091b4 <pack_left_shift_u8>
 800c644:	4603      	mov	r3, r0
 800c646:	461a      	mov	r2, r3
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	781b      	ldrb	r3, [r3, #0]
 800c64c:	4313      	orrs	r3, r2
 800c64e:	b2da      	uxtb	r2, r3
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s02v08, 0u, 0xffu);
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	785b      	ldrb	r3, [r3, #1]
 800c658:	22ff      	movs	r2, #255	@ 0xff
 800c65a:	2100      	movs	r1, #0
 800c65c:	4618      	mov	r0, r3
 800c65e:	f7fc fda9 	bl	80091b4 <pack_left_shift_u8>
 800c662:	4603      	mov	r3, r0
 800c664:	4619      	mov	r1, r3
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	3301      	adds	r3, #1
 800c66a:	781a      	ldrb	r2, [r3, #0]
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	3301      	adds	r3, #1
 800c670:	430a      	orrs	r2, r1
 800c672:	b2d2      	uxtb	r2, r2
 800c674:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s02v09, 0u, 0xffu);
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	789b      	ldrb	r3, [r3, #2]
 800c67a:	22ff      	movs	r2, #255	@ 0xff
 800c67c:	2100      	movs	r1, #0
 800c67e:	4618      	mov	r0, r3
 800c680:	f7fc fd98 	bl	80091b4 <pack_left_shift_u8>
 800c684:	4603      	mov	r3, r0
 800c686:	4619      	mov	r1, r3
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	3302      	adds	r3, #2
 800c68c:	781a      	ldrb	r2, [r3, #0]
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	3302      	adds	r3, #2
 800c692:	430a      	orrs	r2, r1
 800c694:	b2d2      	uxtb	r2, r2
 800c696:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s02v10, 0u, 0xffu);
 800c698:	68bb      	ldr	r3, [r7, #8]
 800c69a:	78db      	ldrb	r3, [r3, #3]
 800c69c:	22ff      	movs	r2, #255	@ 0xff
 800c69e:	2100      	movs	r1, #0
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	f7fc fd87 	bl	80091b4 <pack_left_shift_u8>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	4619      	mov	r1, r3
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	3303      	adds	r3, #3
 800c6ae:	781a      	ldrb	r2, [r3, #0]
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	3303      	adds	r3, #3
 800c6b4:	430a      	orrs	r2, r1
 800c6b6:	b2d2      	uxtb	r2, r2
 800c6b8:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s02v11, 0u, 0xffu);
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	791b      	ldrb	r3, [r3, #4]
 800c6be:	22ff      	movs	r2, #255	@ 0xff
 800c6c0:	2100      	movs	r1, #0
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	f7fc fd76 	bl	80091b4 <pack_left_shift_u8>
 800c6c8:	4603      	mov	r3, r0
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	3304      	adds	r3, #4
 800c6d0:	781a      	ldrb	r2, [r3, #0]
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	3304      	adds	r3, #4
 800c6d6:	430a      	orrs	r2, r1
 800c6d8:	b2d2      	uxtb	r2, r2
 800c6da:	701a      	strb	r2, [r3, #0]

    return (5);
 800c6dc:	2305      	movs	r3, #5
}
 800c6de:	4618      	mov	r0, r3
 800c6e0:	3710      	adds	r7, #16
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	bd80      	pop	{r7, pc}
	...

0800c6e8 <can1_ams_s02_voltages_2_s02v07_encode>:

    return 0;
}

uint8_t can1_ams_s02_voltages_2_s02v07_encode(double value)
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
 800c6ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c6f2:	f04f 0200 	mov.w	r2, #0
 800c6f6:	4b10      	ldr	r3, [pc, #64]	@ (800c738 <can1_ams_s02_voltages_2_s02v07_encode+0x50>)
 800c6f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c6fc:	f7f3 fd68 	bl	80001d0 <__aeabi_dsub>
 800c700:	4602      	mov	r2, r0
 800c702:	460b      	mov	r3, r1
 800c704:	4610      	mov	r0, r2
 800c706:	4619      	mov	r1, r3
 800c708:	a309      	add	r3, pc, #36	@ (adr r3, 800c730 <can1_ams_s02_voltages_2_s02v07_encode+0x48>)
 800c70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70e:	f7f4 f841 	bl	8000794 <__aeabi_ddiv>
 800c712:	4602      	mov	r2, r0
 800c714:	460b      	mov	r3, r1
 800c716:	4610      	mov	r0, r2
 800c718:	4619      	mov	r1, r3
 800c71a:	f7f4 f9d3 	bl	8000ac4 <__aeabi_d2uiz>
 800c71e:	4603      	mov	r3, r0
 800c720:	b2db      	uxtb	r3, r3
}
 800c722:	4618      	mov	r0, r3
 800c724:	3708      	adds	r7, #8
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}
 800c72a:	bf00      	nop
 800c72c:	f3af 8000 	nop.w
 800c730:	fcce1c58 	.word	0xfcce1c58
 800c734:	3f800e6a 	.word	0x3f800e6a
 800c738:	40040000 	.word	0x40040000
 800c73c:	00000000 	.word	0x00000000

0800c740 <can1_ams_s02_voltages_2_s02v08_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_2_s02v08_encode(double value)
{
 800c740:	b580      	push	{r7, lr}
 800c742:	b082      	sub	sp, #8
 800c744:	af00      	add	r7, sp, #0
 800c746:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c74a:	f04f 0200 	mov.w	r2, #0
 800c74e:	4b10      	ldr	r3, [pc, #64]	@ (800c790 <can1_ams_s02_voltages_2_s02v08_encode+0x50>)
 800c750:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c754:	f7f3 fd3c 	bl	80001d0 <__aeabi_dsub>
 800c758:	4602      	mov	r2, r0
 800c75a:	460b      	mov	r3, r1
 800c75c:	4610      	mov	r0, r2
 800c75e:	4619      	mov	r1, r3
 800c760:	a309      	add	r3, pc, #36	@ (adr r3, 800c788 <can1_ams_s02_voltages_2_s02v08_encode+0x48>)
 800c762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c766:	f7f4 f815 	bl	8000794 <__aeabi_ddiv>
 800c76a:	4602      	mov	r2, r0
 800c76c:	460b      	mov	r3, r1
 800c76e:	4610      	mov	r0, r2
 800c770:	4619      	mov	r1, r3
 800c772:	f7f4 f9a7 	bl	8000ac4 <__aeabi_d2uiz>
 800c776:	4603      	mov	r3, r0
 800c778:	b2db      	uxtb	r3, r3
}
 800c77a:	4618      	mov	r0, r3
 800c77c:	3708      	adds	r7, #8
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}
 800c782:	bf00      	nop
 800c784:	f3af 8000 	nop.w
 800c788:	fcce1c58 	.word	0xfcce1c58
 800c78c:	3f800e6a 	.word	0x3f800e6a
 800c790:	40040000 	.word	0x40040000
 800c794:	00000000 	.word	0x00000000

0800c798 <can1_ams_s02_voltages_2_s02v09_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_2_s02v09_encode(double value)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b082      	sub	sp, #8
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c7a2:	f04f 0200 	mov.w	r2, #0
 800c7a6:	4b10      	ldr	r3, [pc, #64]	@ (800c7e8 <can1_ams_s02_voltages_2_s02v09_encode+0x50>)
 800c7a8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c7ac:	f7f3 fd10 	bl	80001d0 <__aeabi_dsub>
 800c7b0:	4602      	mov	r2, r0
 800c7b2:	460b      	mov	r3, r1
 800c7b4:	4610      	mov	r0, r2
 800c7b6:	4619      	mov	r1, r3
 800c7b8:	a309      	add	r3, pc, #36	@ (adr r3, 800c7e0 <can1_ams_s02_voltages_2_s02v09_encode+0x48>)
 800c7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7be:	f7f3 ffe9 	bl	8000794 <__aeabi_ddiv>
 800c7c2:	4602      	mov	r2, r0
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	4610      	mov	r0, r2
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	f7f4 f97b 	bl	8000ac4 <__aeabi_d2uiz>
 800c7ce:	4603      	mov	r3, r0
 800c7d0:	b2db      	uxtb	r3, r3
}
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	3708      	adds	r7, #8
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}
 800c7da:	bf00      	nop
 800c7dc:	f3af 8000 	nop.w
 800c7e0:	fcce1c58 	.word	0xfcce1c58
 800c7e4:	3f800e6a 	.word	0x3f800e6a
 800c7e8:	40040000 	.word	0x40040000
 800c7ec:	00000000 	.word	0x00000000

0800c7f0 <can1_ams_s02_voltages_2_s02v10_encode>:

    return (true);
}

uint8_t can1_ams_s02_voltages_2_s02v10_encode(double value)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b082      	sub	sp, #8
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c7fa:	f04f 0200 	mov.w	r2, #0
 800c7fe:	4b10      	ldr	r3, [pc, #64]	@ (800c840 <can1_ams_s02_voltages_2_s02v10_encode+0x50>)
 800c800:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c804:	f7f3 fce4 	bl	80001d0 <__aeabi_dsub>
 800c808:	4602      	mov	r2, r0
 800c80a:	460b      	mov	r3, r1
 800c80c:	4610      	mov	r0, r2
 800c80e:	4619      	mov	r1, r3
 800c810:	a309      	add	r3, pc, #36	@ (adr r3, 800c838 <can1_ams_s02_voltages_2_s02v10_encode+0x48>)
 800c812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c816:	f7f3 ffbd 	bl	8000794 <__aeabi_ddiv>
 800c81a:	4602      	mov	r2, r0
 800c81c:	460b      	mov	r3, r1
 800c81e:	4610      	mov	r0, r2
 800c820:	4619      	mov	r1, r3
 800c822:	f7f4 f94f 	bl	8000ac4 <__aeabi_d2uiz>
 800c826:	4603      	mov	r3, r0
 800c828:	b2db      	uxtb	r3, r3
}
 800c82a:	4618      	mov	r0, r3
 800c82c:	3708      	adds	r7, #8
 800c82e:	46bd      	mov	sp, r7
 800c830:	bd80      	pop	{r7, pc}
 800c832:	bf00      	nop
 800c834:	f3af 8000 	nop.w
 800c838:	fcce1c58 	.word	0xfcce1c58
 800c83c:	3f800e6a 	.word	0x3f800e6a
 800c840:	40040000 	.word	0x40040000

0800c844 <can1_ams_s03_voltages_1_pack>:

int can1_ams_s03_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s03_voltages_1_t *src_p,
    size_t size)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b084      	sub	sp, #16
 800c848:	af00      	add	r7, sp, #0
 800c84a:	60f8      	str	r0, [r7, #12]
 800c84c:	60b9      	str	r1, [r7, #8]
 800c84e:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	2b05      	cmp	r3, #5
 800c854:	d802      	bhi.n	800c85c <can1_ams_s03_voltages_1_pack+0x18>
        return (-EINVAL);
 800c856:	f06f 0315 	mvn.w	r3, #21
 800c85a:	e069      	b.n	800c930 <can1_ams_s03_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800c85c:	2206      	movs	r2, #6
 800c85e:	2100      	movs	r1, #0
 800c860:	68f8      	ldr	r0, [r7, #12]
 800c862:	f003 ffd5 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s03v01, 0u, 0xffu);
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	781b      	ldrb	r3, [r3, #0]
 800c86a:	22ff      	movs	r2, #255	@ 0xff
 800c86c:	2100      	movs	r1, #0
 800c86e:	4618      	mov	r0, r3
 800c870:	f7fc fca0 	bl	80091b4 <pack_left_shift_u8>
 800c874:	4603      	mov	r3, r0
 800c876:	461a      	mov	r2, r3
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	781b      	ldrb	r3, [r3, #0]
 800c87c:	4313      	orrs	r3, r2
 800c87e:	b2da      	uxtb	r2, r3
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s03v02, 0u, 0xffu);
 800c884:	68bb      	ldr	r3, [r7, #8]
 800c886:	785b      	ldrb	r3, [r3, #1]
 800c888:	22ff      	movs	r2, #255	@ 0xff
 800c88a:	2100      	movs	r1, #0
 800c88c:	4618      	mov	r0, r3
 800c88e:	f7fc fc91 	bl	80091b4 <pack_left_shift_u8>
 800c892:	4603      	mov	r3, r0
 800c894:	4619      	mov	r1, r3
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	3301      	adds	r3, #1
 800c89a:	781a      	ldrb	r2, [r3, #0]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	3301      	adds	r3, #1
 800c8a0:	430a      	orrs	r2, r1
 800c8a2:	b2d2      	uxtb	r2, r2
 800c8a4:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s03v03, 0u, 0xffu);
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	789b      	ldrb	r3, [r3, #2]
 800c8aa:	22ff      	movs	r2, #255	@ 0xff
 800c8ac:	2100      	movs	r1, #0
 800c8ae:	4618      	mov	r0, r3
 800c8b0:	f7fc fc80 	bl	80091b4 <pack_left_shift_u8>
 800c8b4:	4603      	mov	r3, r0
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	3302      	adds	r3, #2
 800c8bc:	781a      	ldrb	r2, [r3, #0]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	3302      	adds	r3, #2
 800c8c2:	430a      	orrs	r2, r1
 800c8c4:	b2d2      	uxtb	r2, r2
 800c8c6:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s03v04, 0u, 0xffu);
 800c8c8:	68bb      	ldr	r3, [r7, #8]
 800c8ca:	78db      	ldrb	r3, [r3, #3]
 800c8cc:	22ff      	movs	r2, #255	@ 0xff
 800c8ce:	2100      	movs	r1, #0
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	f7fc fc6f 	bl	80091b4 <pack_left_shift_u8>
 800c8d6:	4603      	mov	r3, r0
 800c8d8:	4619      	mov	r1, r3
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	3303      	adds	r3, #3
 800c8de:	781a      	ldrb	r2, [r3, #0]
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	3303      	adds	r3, #3
 800c8e4:	430a      	orrs	r2, r1
 800c8e6:	b2d2      	uxtb	r2, r2
 800c8e8:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s03v05, 0u, 0xffu);
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	791b      	ldrb	r3, [r3, #4]
 800c8ee:	22ff      	movs	r2, #255	@ 0xff
 800c8f0:	2100      	movs	r1, #0
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	f7fc fc5e 	bl	80091b4 <pack_left_shift_u8>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	3304      	adds	r3, #4
 800c900:	781a      	ldrb	r2, [r3, #0]
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	3304      	adds	r3, #4
 800c906:	430a      	orrs	r2, r1
 800c908:	b2d2      	uxtb	r2, r2
 800c90a:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s03v06, 0u, 0xffu);
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	795b      	ldrb	r3, [r3, #5]
 800c910:	22ff      	movs	r2, #255	@ 0xff
 800c912:	2100      	movs	r1, #0
 800c914:	4618      	mov	r0, r3
 800c916:	f7fc fc4d 	bl	80091b4 <pack_left_shift_u8>
 800c91a:	4603      	mov	r3, r0
 800c91c:	4619      	mov	r1, r3
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	3305      	adds	r3, #5
 800c922:	781a      	ldrb	r2, [r3, #0]
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	3305      	adds	r3, #5
 800c928:	430a      	orrs	r2, r1
 800c92a:	b2d2      	uxtb	r2, r2
 800c92c:	701a      	strb	r2, [r3, #0]

    return (6);
 800c92e:	2306      	movs	r3, #6
}
 800c930:	4618      	mov	r0, r3
 800c932:	3710      	adds	r7, #16
 800c934:	46bd      	mov	sp, r7
 800c936:	bd80      	pop	{r7, pc}

0800c938 <can1_ams_s03_voltages_1_s03v01_encode>:

    return 0;
}

uint8_t can1_ams_s03_voltages_1_s03v01_encode(double value)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b082      	sub	sp, #8
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c942:	f04f 0200 	mov.w	r2, #0
 800c946:	4b10      	ldr	r3, [pc, #64]	@ (800c988 <can1_ams_s03_voltages_1_s03v01_encode+0x50>)
 800c948:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c94c:	f7f3 fc40 	bl	80001d0 <__aeabi_dsub>
 800c950:	4602      	mov	r2, r0
 800c952:	460b      	mov	r3, r1
 800c954:	4610      	mov	r0, r2
 800c956:	4619      	mov	r1, r3
 800c958:	a309      	add	r3, pc, #36	@ (adr r3, 800c980 <can1_ams_s03_voltages_1_s03v01_encode+0x48>)
 800c95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95e:	f7f3 ff19 	bl	8000794 <__aeabi_ddiv>
 800c962:	4602      	mov	r2, r0
 800c964:	460b      	mov	r3, r1
 800c966:	4610      	mov	r0, r2
 800c968:	4619      	mov	r1, r3
 800c96a:	f7f4 f8ab 	bl	8000ac4 <__aeabi_d2uiz>
 800c96e:	4603      	mov	r3, r0
 800c970:	b2db      	uxtb	r3, r3
}
 800c972:	4618      	mov	r0, r3
 800c974:	3708      	adds	r7, #8
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	f3af 8000 	nop.w
 800c980:	fcce1c58 	.word	0xfcce1c58
 800c984:	3f800e6a 	.word	0x3f800e6a
 800c988:	40040000 	.word	0x40040000
 800c98c:	00000000 	.word	0x00000000

0800c990 <can1_ams_s03_voltages_1_s03v02_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_1_s03v02_encode(double value)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b082      	sub	sp, #8
 800c994:	af00      	add	r7, sp, #0
 800c996:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c99a:	f04f 0200 	mov.w	r2, #0
 800c99e:	4b10      	ldr	r3, [pc, #64]	@ (800c9e0 <can1_ams_s03_voltages_1_s03v02_encode+0x50>)
 800c9a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c9a4:	f7f3 fc14 	bl	80001d0 <__aeabi_dsub>
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	4610      	mov	r0, r2
 800c9ae:	4619      	mov	r1, r3
 800c9b0:	a309      	add	r3, pc, #36	@ (adr r3, 800c9d8 <can1_ams_s03_voltages_1_s03v02_encode+0x48>)
 800c9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9b6:	f7f3 feed 	bl	8000794 <__aeabi_ddiv>
 800c9ba:	4602      	mov	r2, r0
 800c9bc:	460b      	mov	r3, r1
 800c9be:	4610      	mov	r0, r2
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	f7f4 f87f 	bl	8000ac4 <__aeabi_d2uiz>
 800c9c6:	4603      	mov	r3, r0
 800c9c8:	b2db      	uxtb	r3, r3
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3708      	adds	r7, #8
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}
 800c9d2:	bf00      	nop
 800c9d4:	f3af 8000 	nop.w
 800c9d8:	fcce1c58 	.word	0xfcce1c58
 800c9dc:	3f800e6a 	.word	0x3f800e6a
 800c9e0:	40040000 	.word	0x40040000
 800c9e4:	00000000 	.word	0x00000000

0800c9e8 <can1_ams_s03_voltages_1_s03v03_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_1_s03v03_encode(double value)
{
 800c9e8:	b580      	push	{r7, lr}
 800c9ea:	b082      	sub	sp, #8
 800c9ec:	af00      	add	r7, sp, #0
 800c9ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800c9f2:	f04f 0200 	mov.w	r2, #0
 800c9f6:	4b10      	ldr	r3, [pc, #64]	@ (800ca38 <can1_ams_s03_voltages_1_s03v03_encode+0x50>)
 800c9f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c9fc:	f7f3 fbe8 	bl	80001d0 <__aeabi_dsub>
 800ca00:	4602      	mov	r2, r0
 800ca02:	460b      	mov	r3, r1
 800ca04:	4610      	mov	r0, r2
 800ca06:	4619      	mov	r1, r3
 800ca08:	a309      	add	r3, pc, #36	@ (adr r3, 800ca30 <can1_ams_s03_voltages_1_s03v03_encode+0x48>)
 800ca0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca0e:	f7f3 fec1 	bl	8000794 <__aeabi_ddiv>
 800ca12:	4602      	mov	r2, r0
 800ca14:	460b      	mov	r3, r1
 800ca16:	4610      	mov	r0, r2
 800ca18:	4619      	mov	r1, r3
 800ca1a:	f7f4 f853 	bl	8000ac4 <__aeabi_d2uiz>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	b2db      	uxtb	r3, r3
}
 800ca22:	4618      	mov	r0, r3
 800ca24:	3708      	adds	r7, #8
 800ca26:	46bd      	mov	sp, r7
 800ca28:	bd80      	pop	{r7, pc}
 800ca2a:	bf00      	nop
 800ca2c:	f3af 8000 	nop.w
 800ca30:	fcce1c58 	.word	0xfcce1c58
 800ca34:	3f800e6a 	.word	0x3f800e6a
 800ca38:	40040000 	.word	0x40040000
 800ca3c:	00000000 	.word	0x00000000

0800ca40 <can1_ams_s03_voltages_1_s03v04_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_1_s03v04_encode(double value)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ca4a:	f04f 0200 	mov.w	r2, #0
 800ca4e:	4b10      	ldr	r3, [pc, #64]	@ (800ca90 <can1_ams_s03_voltages_1_s03v04_encode+0x50>)
 800ca50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ca54:	f7f3 fbbc 	bl	80001d0 <__aeabi_dsub>
 800ca58:	4602      	mov	r2, r0
 800ca5a:	460b      	mov	r3, r1
 800ca5c:	4610      	mov	r0, r2
 800ca5e:	4619      	mov	r1, r3
 800ca60:	a309      	add	r3, pc, #36	@ (adr r3, 800ca88 <can1_ams_s03_voltages_1_s03v04_encode+0x48>)
 800ca62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca66:	f7f3 fe95 	bl	8000794 <__aeabi_ddiv>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	460b      	mov	r3, r1
 800ca6e:	4610      	mov	r0, r2
 800ca70:	4619      	mov	r1, r3
 800ca72:	f7f4 f827 	bl	8000ac4 <__aeabi_d2uiz>
 800ca76:	4603      	mov	r3, r0
 800ca78:	b2db      	uxtb	r3, r3
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3708      	adds	r7, #8
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	f3af 8000 	nop.w
 800ca88:	fcce1c58 	.word	0xfcce1c58
 800ca8c:	3f800e6a 	.word	0x3f800e6a
 800ca90:	40040000 	.word	0x40040000
 800ca94:	00000000 	.word	0x00000000

0800ca98 <can1_ams_s03_voltages_1_s03v05_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_1_s03v05_encode(double value)
{
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b082      	sub	sp, #8
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800caa2:	f04f 0200 	mov.w	r2, #0
 800caa6:	4b10      	ldr	r3, [pc, #64]	@ (800cae8 <can1_ams_s03_voltages_1_s03v05_encode+0x50>)
 800caa8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800caac:	f7f3 fb90 	bl	80001d0 <__aeabi_dsub>
 800cab0:	4602      	mov	r2, r0
 800cab2:	460b      	mov	r3, r1
 800cab4:	4610      	mov	r0, r2
 800cab6:	4619      	mov	r1, r3
 800cab8:	a309      	add	r3, pc, #36	@ (adr r3, 800cae0 <can1_ams_s03_voltages_1_s03v05_encode+0x48>)
 800caba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cabe:	f7f3 fe69 	bl	8000794 <__aeabi_ddiv>
 800cac2:	4602      	mov	r2, r0
 800cac4:	460b      	mov	r3, r1
 800cac6:	4610      	mov	r0, r2
 800cac8:	4619      	mov	r1, r3
 800caca:	f7f3 fffb 	bl	8000ac4 <__aeabi_d2uiz>
 800cace:	4603      	mov	r3, r0
 800cad0:	b2db      	uxtb	r3, r3
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3708      	adds	r7, #8
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
 800cada:	bf00      	nop
 800cadc:	f3af 8000 	nop.w
 800cae0:	fcce1c58 	.word	0xfcce1c58
 800cae4:	3f800e6a 	.word	0x3f800e6a
 800cae8:	40040000 	.word	0x40040000
 800caec:	00000000 	.word	0x00000000

0800caf0 <can1_ams_s03_voltages_1_s03v06_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_1_s03v06_encode(double value)
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b082      	sub	sp, #8
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cafa:	f04f 0200 	mov.w	r2, #0
 800cafe:	4b10      	ldr	r3, [pc, #64]	@ (800cb40 <can1_ams_s03_voltages_1_s03v06_encode+0x50>)
 800cb00:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cb04:	f7f3 fb64 	bl	80001d0 <__aeabi_dsub>
 800cb08:	4602      	mov	r2, r0
 800cb0a:	460b      	mov	r3, r1
 800cb0c:	4610      	mov	r0, r2
 800cb0e:	4619      	mov	r1, r3
 800cb10:	a309      	add	r3, pc, #36	@ (adr r3, 800cb38 <can1_ams_s03_voltages_1_s03v06_encode+0x48>)
 800cb12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb16:	f7f3 fe3d 	bl	8000794 <__aeabi_ddiv>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	460b      	mov	r3, r1
 800cb1e:	4610      	mov	r0, r2
 800cb20:	4619      	mov	r1, r3
 800cb22:	f7f3 ffcf 	bl	8000ac4 <__aeabi_d2uiz>
 800cb26:	4603      	mov	r3, r0
 800cb28:	b2db      	uxtb	r3, r3
}
 800cb2a:	4618      	mov	r0, r3
 800cb2c:	3708      	adds	r7, #8
 800cb2e:	46bd      	mov	sp, r7
 800cb30:	bd80      	pop	{r7, pc}
 800cb32:	bf00      	nop
 800cb34:	f3af 8000 	nop.w
 800cb38:	fcce1c58 	.word	0xfcce1c58
 800cb3c:	3f800e6a 	.word	0x3f800e6a
 800cb40:	40040000 	.word	0x40040000

0800cb44 <can1_ams_s03_voltages_2_pack>:

int can1_ams_s03_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s03_voltages_2_t *src_p,
    size_t size)
{
 800cb44:	b580      	push	{r7, lr}
 800cb46:	b084      	sub	sp, #16
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2b04      	cmp	r3, #4
 800cb54:	d802      	bhi.n	800cb5c <can1_ams_s03_voltages_2_pack+0x18>
        return (-EINVAL);
 800cb56:	f06f 0315 	mvn.w	r3, #21
 800cb5a:	e058      	b.n	800cc0e <can1_ams_s03_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800cb5c:	2205      	movs	r2, #5
 800cb5e:	2100      	movs	r1, #0
 800cb60:	68f8      	ldr	r0, [r7, #12]
 800cb62:	f003 fe55 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s03v07, 0u, 0xffu);
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	22ff      	movs	r2, #255	@ 0xff
 800cb6c:	2100      	movs	r1, #0
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f7fc fb20 	bl	80091b4 <pack_left_shift_u8>
 800cb74:	4603      	mov	r3, r0
 800cb76:	461a      	mov	r2, r3
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	781b      	ldrb	r3, [r3, #0]
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	b2da      	uxtb	r2, r3
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s03v08, 0u, 0xffu);
 800cb84:	68bb      	ldr	r3, [r7, #8]
 800cb86:	785b      	ldrb	r3, [r3, #1]
 800cb88:	22ff      	movs	r2, #255	@ 0xff
 800cb8a:	2100      	movs	r1, #0
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f7fc fb11 	bl	80091b4 <pack_left_shift_u8>
 800cb92:	4603      	mov	r3, r0
 800cb94:	4619      	mov	r1, r3
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	3301      	adds	r3, #1
 800cb9a:	781a      	ldrb	r2, [r3, #0]
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	3301      	adds	r3, #1
 800cba0:	430a      	orrs	r2, r1
 800cba2:	b2d2      	uxtb	r2, r2
 800cba4:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s03v09, 0u, 0xffu);
 800cba6:	68bb      	ldr	r3, [r7, #8]
 800cba8:	789b      	ldrb	r3, [r3, #2]
 800cbaa:	22ff      	movs	r2, #255	@ 0xff
 800cbac:	2100      	movs	r1, #0
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f7fc fb00 	bl	80091b4 <pack_left_shift_u8>
 800cbb4:	4603      	mov	r3, r0
 800cbb6:	4619      	mov	r1, r3
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	3302      	adds	r3, #2
 800cbbc:	781a      	ldrb	r2, [r3, #0]
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	3302      	adds	r3, #2
 800cbc2:	430a      	orrs	r2, r1
 800cbc4:	b2d2      	uxtb	r2, r2
 800cbc6:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s03v10, 0u, 0xffu);
 800cbc8:	68bb      	ldr	r3, [r7, #8]
 800cbca:	78db      	ldrb	r3, [r3, #3]
 800cbcc:	22ff      	movs	r2, #255	@ 0xff
 800cbce:	2100      	movs	r1, #0
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	f7fc faef 	bl	80091b4 <pack_left_shift_u8>
 800cbd6:	4603      	mov	r3, r0
 800cbd8:	4619      	mov	r1, r3
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	3303      	adds	r3, #3
 800cbde:	781a      	ldrb	r2, [r3, #0]
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	3303      	adds	r3, #3
 800cbe4:	430a      	orrs	r2, r1
 800cbe6:	b2d2      	uxtb	r2, r2
 800cbe8:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s03v11, 0u, 0xffu);
 800cbea:	68bb      	ldr	r3, [r7, #8]
 800cbec:	791b      	ldrb	r3, [r3, #4]
 800cbee:	22ff      	movs	r2, #255	@ 0xff
 800cbf0:	2100      	movs	r1, #0
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	f7fc fade 	bl	80091b4 <pack_left_shift_u8>
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	4619      	mov	r1, r3
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	3304      	adds	r3, #4
 800cc00:	781a      	ldrb	r2, [r3, #0]
 800cc02:	68fb      	ldr	r3, [r7, #12]
 800cc04:	3304      	adds	r3, #4
 800cc06:	430a      	orrs	r2, r1
 800cc08:	b2d2      	uxtb	r2, r2
 800cc0a:	701a      	strb	r2, [r3, #0]

    return (5);
 800cc0c:	2305      	movs	r3, #5
}
 800cc0e:	4618      	mov	r0, r3
 800cc10:	3710      	adds	r7, #16
 800cc12:	46bd      	mov	sp, r7
 800cc14:	bd80      	pop	{r7, pc}
	...

0800cc18 <can1_ams_s03_voltages_2_s03v07_encode>:

    return 0;
}

uint8_t can1_ams_s03_voltages_2_s03v07_encode(double value)
{
 800cc18:	b580      	push	{r7, lr}
 800cc1a:	b082      	sub	sp, #8
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cc22:	f04f 0200 	mov.w	r2, #0
 800cc26:	4b10      	ldr	r3, [pc, #64]	@ (800cc68 <can1_ams_s03_voltages_2_s03v07_encode+0x50>)
 800cc28:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc2c:	f7f3 fad0 	bl	80001d0 <__aeabi_dsub>
 800cc30:	4602      	mov	r2, r0
 800cc32:	460b      	mov	r3, r1
 800cc34:	4610      	mov	r0, r2
 800cc36:	4619      	mov	r1, r3
 800cc38:	a309      	add	r3, pc, #36	@ (adr r3, 800cc60 <can1_ams_s03_voltages_2_s03v07_encode+0x48>)
 800cc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc3e:	f7f3 fda9 	bl	8000794 <__aeabi_ddiv>
 800cc42:	4602      	mov	r2, r0
 800cc44:	460b      	mov	r3, r1
 800cc46:	4610      	mov	r0, r2
 800cc48:	4619      	mov	r1, r3
 800cc4a:	f7f3 ff3b 	bl	8000ac4 <__aeabi_d2uiz>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	b2db      	uxtb	r3, r3
}
 800cc52:	4618      	mov	r0, r3
 800cc54:	3708      	adds	r7, #8
 800cc56:	46bd      	mov	sp, r7
 800cc58:	bd80      	pop	{r7, pc}
 800cc5a:	bf00      	nop
 800cc5c:	f3af 8000 	nop.w
 800cc60:	fcce1c58 	.word	0xfcce1c58
 800cc64:	3f800e6a 	.word	0x3f800e6a
 800cc68:	40040000 	.word	0x40040000
 800cc6c:	00000000 	.word	0x00000000

0800cc70 <can1_ams_s03_voltages_2_s03v08_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_2_s03v08_encode(double value)
{
 800cc70:	b580      	push	{r7, lr}
 800cc72:	b082      	sub	sp, #8
 800cc74:	af00      	add	r7, sp, #0
 800cc76:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cc7a:	f04f 0200 	mov.w	r2, #0
 800cc7e:	4b10      	ldr	r3, [pc, #64]	@ (800ccc0 <can1_ams_s03_voltages_2_s03v08_encode+0x50>)
 800cc80:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cc84:	f7f3 faa4 	bl	80001d0 <__aeabi_dsub>
 800cc88:	4602      	mov	r2, r0
 800cc8a:	460b      	mov	r3, r1
 800cc8c:	4610      	mov	r0, r2
 800cc8e:	4619      	mov	r1, r3
 800cc90:	a309      	add	r3, pc, #36	@ (adr r3, 800ccb8 <can1_ams_s03_voltages_2_s03v08_encode+0x48>)
 800cc92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc96:	f7f3 fd7d 	bl	8000794 <__aeabi_ddiv>
 800cc9a:	4602      	mov	r2, r0
 800cc9c:	460b      	mov	r3, r1
 800cc9e:	4610      	mov	r0, r2
 800cca0:	4619      	mov	r1, r3
 800cca2:	f7f3 ff0f 	bl	8000ac4 <__aeabi_d2uiz>
 800cca6:	4603      	mov	r3, r0
 800cca8:	b2db      	uxtb	r3, r3
}
 800ccaa:	4618      	mov	r0, r3
 800ccac:	3708      	adds	r7, #8
 800ccae:	46bd      	mov	sp, r7
 800ccb0:	bd80      	pop	{r7, pc}
 800ccb2:	bf00      	nop
 800ccb4:	f3af 8000 	nop.w
 800ccb8:	fcce1c58 	.word	0xfcce1c58
 800ccbc:	3f800e6a 	.word	0x3f800e6a
 800ccc0:	40040000 	.word	0x40040000
 800ccc4:	00000000 	.word	0x00000000

0800ccc8 <can1_ams_s03_voltages_2_s03v09_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_2_s03v09_encode(double value)
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
 800ccce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ccd2:	f04f 0200 	mov.w	r2, #0
 800ccd6:	4b10      	ldr	r3, [pc, #64]	@ (800cd18 <can1_ams_s03_voltages_2_s03v09_encode+0x50>)
 800ccd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ccdc:	f7f3 fa78 	bl	80001d0 <__aeabi_dsub>
 800cce0:	4602      	mov	r2, r0
 800cce2:	460b      	mov	r3, r1
 800cce4:	4610      	mov	r0, r2
 800cce6:	4619      	mov	r1, r3
 800cce8:	a309      	add	r3, pc, #36	@ (adr r3, 800cd10 <can1_ams_s03_voltages_2_s03v09_encode+0x48>)
 800ccea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccee:	f7f3 fd51 	bl	8000794 <__aeabi_ddiv>
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	4610      	mov	r0, r2
 800ccf8:	4619      	mov	r1, r3
 800ccfa:	f7f3 fee3 	bl	8000ac4 <__aeabi_d2uiz>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	b2db      	uxtb	r3, r3
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3708      	adds	r7, #8
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}
 800cd0a:	bf00      	nop
 800cd0c:	f3af 8000 	nop.w
 800cd10:	fcce1c58 	.word	0xfcce1c58
 800cd14:	3f800e6a 	.word	0x3f800e6a
 800cd18:	40040000 	.word	0x40040000
 800cd1c:	00000000 	.word	0x00000000

0800cd20 <can1_ams_s03_voltages_2_s03v10_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_2_s03v10_encode(double value)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b082      	sub	sp, #8
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cd2a:	f04f 0200 	mov.w	r2, #0
 800cd2e:	4b10      	ldr	r3, [pc, #64]	@ (800cd70 <can1_ams_s03_voltages_2_s03v10_encode+0x50>)
 800cd30:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd34:	f7f3 fa4c 	bl	80001d0 <__aeabi_dsub>
 800cd38:	4602      	mov	r2, r0
 800cd3a:	460b      	mov	r3, r1
 800cd3c:	4610      	mov	r0, r2
 800cd3e:	4619      	mov	r1, r3
 800cd40:	a309      	add	r3, pc, #36	@ (adr r3, 800cd68 <can1_ams_s03_voltages_2_s03v10_encode+0x48>)
 800cd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd46:	f7f3 fd25 	bl	8000794 <__aeabi_ddiv>
 800cd4a:	4602      	mov	r2, r0
 800cd4c:	460b      	mov	r3, r1
 800cd4e:	4610      	mov	r0, r2
 800cd50:	4619      	mov	r1, r3
 800cd52:	f7f3 feb7 	bl	8000ac4 <__aeabi_d2uiz>
 800cd56:	4603      	mov	r3, r0
 800cd58:	b2db      	uxtb	r3, r3
}
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	3708      	adds	r7, #8
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop
 800cd64:	f3af 8000 	nop.w
 800cd68:	fcce1c58 	.word	0xfcce1c58
 800cd6c:	3f800e6a 	.word	0x3f800e6a
 800cd70:	40040000 	.word	0x40040000
 800cd74:	00000000 	.word	0x00000000

0800cd78 <can1_ams_s03_voltages_2_s03v11_encode>:

    return (true);
}

uint8_t can1_ams_s03_voltages_2_s03v11_encode(double value)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b082      	sub	sp, #8
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cd82:	f04f 0200 	mov.w	r2, #0
 800cd86:	4b10      	ldr	r3, [pc, #64]	@ (800cdc8 <can1_ams_s03_voltages_2_s03v11_encode+0x50>)
 800cd88:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cd8c:	f7f3 fa20 	bl	80001d0 <__aeabi_dsub>
 800cd90:	4602      	mov	r2, r0
 800cd92:	460b      	mov	r3, r1
 800cd94:	4610      	mov	r0, r2
 800cd96:	4619      	mov	r1, r3
 800cd98:	a309      	add	r3, pc, #36	@ (adr r3, 800cdc0 <can1_ams_s03_voltages_2_s03v11_encode+0x48>)
 800cd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9e:	f7f3 fcf9 	bl	8000794 <__aeabi_ddiv>
 800cda2:	4602      	mov	r2, r0
 800cda4:	460b      	mov	r3, r1
 800cda6:	4610      	mov	r0, r2
 800cda8:	4619      	mov	r1, r3
 800cdaa:	f7f3 fe8b 	bl	8000ac4 <__aeabi_d2uiz>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	b2db      	uxtb	r3, r3
}
 800cdb2:	4618      	mov	r0, r3
 800cdb4:	3708      	adds	r7, #8
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	bd80      	pop	{r7, pc}
 800cdba:	bf00      	nop
 800cdbc:	f3af 8000 	nop.w
 800cdc0:	fcce1c58 	.word	0xfcce1c58
 800cdc4:	3f800e6a 	.word	0x3f800e6a
 800cdc8:	40040000 	.word	0x40040000

0800cdcc <can1_ams_s04_voltages_1_pack>:

int can1_ams_s04_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s04_voltages_1_t *src_p,
    size_t size)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b084      	sub	sp, #16
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	60f8      	str	r0, [r7, #12]
 800cdd4:	60b9      	str	r1, [r7, #8]
 800cdd6:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	2b05      	cmp	r3, #5
 800cddc:	d802      	bhi.n	800cde4 <can1_ams_s04_voltages_1_pack+0x18>
        return (-EINVAL);
 800cdde:	f06f 0315 	mvn.w	r3, #21
 800cde2:	e069      	b.n	800ceb8 <can1_ams_s04_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800cde4:	2206      	movs	r2, #6
 800cde6:	2100      	movs	r1, #0
 800cde8:	68f8      	ldr	r0, [r7, #12]
 800cdea:	f003 fd11 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s04v01, 0u, 0xffu);
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	781b      	ldrb	r3, [r3, #0]
 800cdf2:	22ff      	movs	r2, #255	@ 0xff
 800cdf4:	2100      	movs	r1, #0
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	f7fc f9dc 	bl	80091b4 <pack_left_shift_u8>
 800cdfc:	4603      	mov	r3, r0
 800cdfe:	461a      	mov	r2, r3
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	781b      	ldrb	r3, [r3, #0]
 800ce04:	4313      	orrs	r3, r2
 800ce06:	b2da      	uxtb	r2, r3
 800ce08:	68fb      	ldr	r3, [r7, #12]
 800ce0a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s04v02, 0u, 0xffu);
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	785b      	ldrb	r3, [r3, #1]
 800ce10:	22ff      	movs	r2, #255	@ 0xff
 800ce12:	2100      	movs	r1, #0
 800ce14:	4618      	mov	r0, r3
 800ce16:	f7fc f9cd 	bl	80091b4 <pack_left_shift_u8>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	4619      	mov	r1, r3
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	3301      	adds	r3, #1
 800ce22:	781a      	ldrb	r2, [r3, #0]
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	3301      	adds	r3, #1
 800ce28:	430a      	orrs	r2, r1
 800ce2a:	b2d2      	uxtb	r2, r2
 800ce2c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s04v03, 0u, 0xffu);
 800ce2e:	68bb      	ldr	r3, [r7, #8]
 800ce30:	789b      	ldrb	r3, [r3, #2]
 800ce32:	22ff      	movs	r2, #255	@ 0xff
 800ce34:	2100      	movs	r1, #0
 800ce36:	4618      	mov	r0, r3
 800ce38:	f7fc f9bc 	bl	80091b4 <pack_left_shift_u8>
 800ce3c:	4603      	mov	r3, r0
 800ce3e:	4619      	mov	r1, r3
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	3302      	adds	r3, #2
 800ce44:	781a      	ldrb	r2, [r3, #0]
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	3302      	adds	r3, #2
 800ce4a:	430a      	orrs	r2, r1
 800ce4c:	b2d2      	uxtb	r2, r2
 800ce4e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s04v04, 0u, 0xffu);
 800ce50:	68bb      	ldr	r3, [r7, #8]
 800ce52:	78db      	ldrb	r3, [r3, #3]
 800ce54:	22ff      	movs	r2, #255	@ 0xff
 800ce56:	2100      	movs	r1, #0
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f7fc f9ab 	bl	80091b4 <pack_left_shift_u8>
 800ce5e:	4603      	mov	r3, r0
 800ce60:	4619      	mov	r1, r3
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	3303      	adds	r3, #3
 800ce66:	781a      	ldrb	r2, [r3, #0]
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	3303      	adds	r3, #3
 800ce6c:	430a      	orrs	r2, r1
 800ce6e:	b2d2      	uxtb	r2, r2
 800ce70:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s04v05, 0u, 0xffu);
 800ce72:	68bb      	ldr	r3, [r7, #8]
 800ce74:	791b      	ldrb	r3, [r3, #4]
 800ce76:	22ff      	movs	r2, #255	@ 0xff
 800ce78:	2100      	movs	r1, #0
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f7fc f99a 	bl	80091b4 <pack_left_shift_u8>
 800ce80:	4603      	mov	r3, r0
 800ce82:	4619      	mov	r1, r3
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	3304      	adds	r3, #4
 800ce88:	781a      	ldrb	r2, [r3, #0]
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	3304      	adds	r3, #4
 800ce8e:	430a      	orrs	r2, r1
 800ce90:	b2d2      	uxtb	r2, r2
 800ce92:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s04v06, 0u, 0xffu);
 800ce94:	68bb      	ldr	r3, [r7, #8]
 800ce96:	795b      	ldrb	r3, [r3, #5]
 800ce98:	22ff      	movs	r2, #255	@ 0xff
 800ce9a:	2100      	movs	r1, #0
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	f7fc f989 	bl	80091b4 <pack_left_shift_u8>
 800cea2:	4603      	mov	r3, r0
 800cea4:	4619      	mov	r1, r3
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	3305      	adds	r3, #5
 800ceaa:	781a      	ldrb	r2, [r3, #0]
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	3305      	adds	r3, #5
 800ceb0:	430a      	orrs	r2, r1
 800ceb2:	b2d2      	uxtb	r2, r2
 800ceb4:	701a      	strb	r2, [r3, #0]

    return (6);
 800ceb6:	2306      	movs	r3, #6
}
 800ceb8:	4618      	mov	r0, r3
 800ceba:	3710      	adds	r7, #16
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}

0800cec0 <can1_ams_s04_voltages_1_s04v01_encode>:

    return 0;
}

uint8_t can1_ams_s04_voltages_1_s04v01_encode(double value)
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b082      	sub	sp, #8
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ceca:	f04f 0200 	mov.w	r2, #0
 800cece:	4b10      	ldr	r3, [pc, #64]	@ (800cf10 <can1_ams_s04_voltages_1_s04v01_encode+0x50>)
 800ced0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ced4:	f7f3 f97c 	bl	80001d0 <__aeabi_dsub>
 800ced8:	4602      	mov	r2, r0
 800ceda:	460b      	mov	r3, r1
 800cedc:	4610      	mov	r0, r2
 800cede:	4619      	mov	r1, r3
 800cee0:	a309      	add	r3, pc, #36	@ (adr r3, 800cf08 <can1_ams_s04_voltages_1_s04v01_encode+0x48>)
 800cee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee6:	f7f3 fc55 	bl	8000794 <__aeabi_ddiv>
 800ceea:	4602      	mov	r2, r0
 800ceec:	460b      	mov	r3, r1
 800ceee:	4610      	mov	r0, r2
 800cef0:	4619      	mov	r1, r3
 800cef2:	f7f3 fde7 	bl	8000ac4 <__aeabi_d2uiz>
 800cef6:	4603      	mov	r3, r0
 800cef8:	b2db      	uxtb	r3, r3
}
 800cefa:	4618      	mov	r0, r3
 800cefc:	3708      	adds	r7, #8
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}
 800cf02:	bf00      	nop
 800cf04:	f3af 8000 	nop.w
 800cf08:	fcce1c58 	.word	0xfcce1c58
 800cf0c:	3f800e6a 	.word	0x3f800e6a
 800cf10:	40040000 	.word	0x40040000
 800cf14:	00000000 	.word	0x00000000

0800cf18 <can1_ams_s04_voltages_1_s04v02_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_1_s04v02_encode(double value)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b082      	sub	sp, #8
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cf22:	f04f 0200 	mov.w	r2, #0
 800cf26:	4b10      	ldr	r3, [pc, #64]	@ (800cf68 <can1_ams_s04_voltages_1_s04v02_encode+0x50>)
 800cf28:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf2c:	f7f3 f950 	bl	80001d0 <__aeabi_dsub>
 800cf30:	4602      	mov	r2, r0
 800cf32:	460b      	mov	r3, r1
 800cf34:	4610      	mov	r0, r2
 800cf36:	4619      	mov	r1, r3
 800cf38:	a309      	add	r3, pc, #36	@ (adr r3, 800cf60 <can1_ams_s04_voltages_1_s04v02_encode+0x48>)
 800cf3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3e:	f7f3 fc29 	bl	8000794 <__aeabi_ddiv>
 800cf42:	4602      	mov	r2, r0
 800cf44:	460b      	mov	r3, r1
 800cf46:	4610      	mov	r0, r2
 800cf48:	4619      	mov	r1, r3
 800cf4a:	f7f3 fdbb 	bl	8000ac4 <__aeabi_d2uiz>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	b2db      	uxtb	r3, r3
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3708      	adds	r7, #8
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}
 800cf5a:	bf00      	nop
 800cf5c:	f3af 8000 	nop.w
 800cf60:	fcce1c58 	.word	0xfcce1c58
 800cf64:	3f800e6a 	.word	0x3f800e6a
 800cf68:	40040000 	.word	0x40040000
 800cf6c:	00000000 	.word	0x00000000

0800cf70 <can1_ams_s04_voltages_1_s04v03_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_1_s04v03_encode(double value)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cf7a:	f04f 0200 	mov.w	r2, #0
 800cf7e:	4b10      	ldr	r3, [pc, #64]	@ (800cfc0 <can1_ams_s04_voltages_1_s04v03_encode+0x50>)
 800cf80:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cf84:	f7f3 f924 	bl	80001d0 <__aeabi_dsub>
 800cf88:	4602      	mov	r2, r0
 800cf8a:	460b      	mov	r3, r1
 800cf8c:	4610      	mov	r0, r2
 800cf8e:	4619      	mov	r1, r3
 800cf90:	a309      	add	r3, pc, #36	@ (adr r3, 800cfb8 <can1_ams_s04_voltages_1_s04v03_encode+0x48>)
 800cf92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf96:	f7f3 fbfd 	bl	8000794 <__aeabi_ddiv>
 800cf9a:	4602      	mov	r2, r0
 800cf9c:	460b      	mov	r3, r1
 800cf9e:	4610      	mov	r0, r2
 800cfa0:	4619      	mov	r1, r3
 800cfa2:	f7f3 fd8f 	bl	8000ac4 <__aeabi_d2uiz>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	b2db      	uxtb	r3, r3
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3708      	adds	r7, #8
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}
 800cfb2:	bf00      	nop
 800cfb4:	f3af 8000 	nop.w
 800cfb8:	fcce1c58 	.word	0xfcce1c58
 800cfbc:	3f800e6a 	.word	0x3f800e6a
 800cfc0:	40040000 	.word	0x40040000
 800cfc4:	00000000 	.word	0x00000000

0800cfc8 <can1_ams_s04_voltages_1_s04v04_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_1_s04v04_encode(double value)
{
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	b082      	sub	sp, #8
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800cfd2:	f04f 0200 	mov.w	r2, #0
 800cfd6:	4b10      	ldr	r3, [pc, #64]	@ (800d018 <can1_ams_s04_voltages_1_s04v04_encode+0x50>)
 800cfd8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800cfdc:	f7f3 f8f8 	bl	80001d0 <__aeabi_dsub>
 800cfe0:	4602      	mov	r2, r0
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	4610      	mov	r0, r2
 800cfe6:	4619      	mov	r1, r3
 800cfe8:	a309      	add	r3, pc, #36	@ (adr r3, 800d010 <can1_ams_s04_voltages_1_s04v04_encode+0x48>)
 800cfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfee:	f7f3 fbd1 	bl	8000794 <__aeabi_ddiv>
 800cff2:	4602      	mov	r2, r0
 800cff4:	460b      	mov	r3, r1
 800cff6:	4610      	mov	r0, r2
 800cff8:	4619      	mov	r1, r3
 800cffa:	f7f3 fd63 	bl	8000ac4 <__aeabi_d2uiz>
 800cffe:	4603      	mov	r3, r0
 800d000:	b2db      	uxtb	r3, r3
}
 800d002:	4618      	mov	r0, r3
 800d004:	3708      	adds	r7, #8
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
 800d00a:	bf00      	nop
 800d00c:	f3af 8000 	nop.w
 800d010:	fcce1c58 	.word	0xfcce1c58
 800d014:	3f800e6a 	.word	0x3f800e6a
 800d018:	40040000 	.word	0x40040000
 800d01c:	00000000 	.word	0x00000000

0800d020 <can1_ams_s04_voltages_1_s04v05_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_1_s04v05_encode(double value)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b082      	sub	sp, #8
 800d024:	af00      	add	r7, sp, #0
 800d026:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d02a:	f04f 0200 	mov.w	r2, #0
 800d02e:	4b10      	ldr	r3, [pc, #64]	@ (800d070 <can1_ams_s04_voltages_1_s04v05_encode+0x50>)
 800d030:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d034:	f7f3 f8cc 	bl	80001d0 <__aeabi_dsub>
 800d038:	4602      	mov	r2, r0
 800d03a:	460b      	mov	r3, r1
 800d03c:	4610      	mov	r0, r2
 800d03e:	4619      	mov	r1, r3
 800d040:	a309      	add	r3, pc, #36	@ (adr r3, 800d068 <can1_ams_s04_voltages_1_s04v05_encode+0x48>)
 800d042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d046:	f7f3 fba5 	bl	8000794 <__aeabi_ddiv>
 800d04a:	4602      	mov	r2, r0
 800d04c:	460b      	mov	r3, r1
 800d04e:	4610      	mov	r0, r2
 800d050:	4619      	mov	r1, r3
 800d052:	f7f3 fd37 	bl	8000ac4 <__aeabi_d2uiz>
 800d056:	4603      	mov	r3, r0
 800d058:	b2db      	uxtb	r3, r3
}
 800d05a:	4618      	mov	r0, r3
 800d05c:	3708      	adds	r7, #8
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
 800d062:	bf00      	nop
 800d064:	f3af 8000 	nop.w
 800d068:	fcce1c58 	.word	0xfcce1c58
 800d06c:	3f800e6a 	.word	0x3f800e6a
 800d070:	40040000 	.word	0x40040000
 800d074:	00000000 	.word	0x00000000

0800d078 <can1_ams_s04_voltages_1_s04v06_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_1_s04v06_encode(double value)
{
 800d078:	b580      	push	{r7, lr}
 800d07a:	b082      	sub	sp, #8
 800d07c:	af00      	add	r7, sp, #0
 800d07e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d082:	f04f 0200 	mov.w	r2, #0
 800d086:	4b10      	ldr	r3, [pc, #64]	@ (800d0c8 <can1_ams_s04_voltages_1_s04v06_encode+0x50>)
 800d088:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d08c:	f7f3 f8a0 	bl	80001d0 <__aeabi_dsub>
 800d090:	4602      	mov	r2, r0
 800d092:	460b      	mov	r3, r1
 800d094:	4610      	mov	r0, r2
 800d096:	4619      	mov	r1, r3
 800d098:	a309      	add	r3, pc, #36	@ (adr r3, 800d0c0 <can1_ams_s04_voltages_1_s04v06_encode+0x48>)
 800d09a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d09e:	f7f3 fb79 	bl	8000794 <__aeabi_ddiv>
 800d0a2:	4602      	mov	r2, r0
 800d0a4:	460b      	mov	r3, r1
 800d0a6:	4610      	mov	r0, r2
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	f7f3 fd0b 	bl	8000ac4 <__aeabi_d2uiz>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	b2db      	uxtb	r3, r3
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3708      	adds	r7, #8
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}
 800d0ba:	bf00      	nop
 800d0bc:	f3af 8000 	nop.w
 800d0c0:	fcce1c58 	.word	0xfcce1c58
 800d0c4:	3f800e6a 	.word	0x3f800e6a
 800d0c8:	40040000 	.word	0x40040000

0800d0cc <can1_ams_s04_voltages_2_pack>:

int can1_ams_s04_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s04_voltages_2_t *src_p,
    size_t size)
{
 800d0cc:	b580      	push	{r7, lr}
 800d0ce:	b084      	sub	sp, #16
 800d0d0:	af00      	add	r7, sp, #0
 800d0d2:	60f8      	str	r0, [r7, #12]
 800d0d4:	60b9      	str	r1, [r7, #8]
 800d0d6:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	2b04      	cmp	r3, #4
 800d0dc:	d802      	bhi.n	800d0e4 <can1_ams_s04_voltages_2_pack+0x18>
        return (-EINVAL);
 800d0de:	f06f 0315 	mvn.w	r3, #21
 800d0e2:	e058      	b.n	800d196 <can1_ams_s04_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800d0e4:	2205      	movs	r2, #5
 800d0e6:	2100      	movs	r1, #0
 800d0e8:	68f8      	ldr	r0, [r7, #12]
 800d0ea:	f003 fb91 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s04v07, 0u, 0xffu);
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	781b      	ldrb	r3, [r3, #0]
 800d0f2:	22ff      	movs	r2, #255	@ 0xff
 800d0f4:	2100      	movs	r1, #0
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7fc f85c 	bl	80091b4 <pack_left_shift_u8>
 800d0fc:	4603      	mov	r3, r0
 800d0fe:	461a      	mov	r2, r3
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	781b      	ldrb	r3, [r3, #0]
 800d104:	4313      	orrs	r3, r2
 800d106:	b2da      	uxtb	r2, r3
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s04v08, 0u, 0xffu);
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	785b      	ldrb	r3, [r3, #1]
 800d110:	22ff      	movs	r2, #255	@ 0xff
 800d112:	2100      	movs	r1, #0
 800d114:	4618      	mov	r0, r3
 800d116:	f7fc f84d 	bl	80091b4 <pack_left_shift_u8>
 800d11a:	4603      	mov	r3, r0
 800d11c:	4619      	mov	r1, r3
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	3301      	adds	r3, #1
 800d122:	781a      	ldrb	r2, [r3, #0]
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	3301      	adds	r3, #1
 800d128:	430a      	orrs	r2, r1
 800d12a:	b2d2      	uxtb	r2, r2
 800d12c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s04v09, 0u, 0xffu);
 800d12e:	68bb      	ldr	r3, [r7, #8]
 800d130:	789b      	ldrb	r3, [r3, #2]
 800d132:	22ff      	movs	r2, #255	@ 0xff
 800d134:	2100      	movs	r1, #0
 800d136:	4618      	mov	r0, r3
 800d138:	f7fc f83c 	bl	80091b4 <pack_left_shift_u8>
 800d13c:	4603      	mov	r3, r0
 800d13e:	4619      	mov	r1, r3
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	3302      	adds	r3, #2
 800d144:	781a      	ldrb	r2, [r3, #0]
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	3302      	adds	r3, #2
 800d14a:	430a      	orrs	r2, r1
 800d14c:	b2d2      	uxtb	r2, r2
 800d14e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s04v10, 0u, 0xffu);
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	78db      	ldrb	r3, [r3, #3]
 800d154:	22ff      	movs	r2, #255	@ 0xff
 800d156:	2100      	movs	r1, #0
 800d158:	4618      	mov	r0, r3
 800d15a:	f7fc f82b 	bl	80091b4 <pack_left_shift_u8>
 800d15e:	4603      	mov	r3, r0
 800d160:	4619      	mov	r1, r3
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	3303      	adds	r3, #3
 800d166:	781a      	ldrb	r2, [r3, #0]
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	3303      	adds	r3, #3
 800d16c:	430a      	orrs	r2, r1
 800d16e:	b2d2      	uxtb	r2, r2
 800d170:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s04v11, 0u, 0xffu);
 800d172:	68bb      	ldr	r3, [r7, #8]
 800d174:	791b      	ldrb	r3, [r3, #4]
 800d176:	22ff      	movs	r2, #255	@ 0xff
 800d178:	2100      	movs	r1, #0
 800d17a:	4618      	mov	r0, r3
 800d17c:	f7fc f81a 	bl	80091b4 <pack_left_shift_u8>
 800d180:	4603      	mov	r3, r0
 800d182:	4619      	mov	r1, r3
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	3304      	adds	r3, #4
 800d188:	781a      	ldrb	r2, [r3, #0]
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	3304      	adds	r3, #4
 800d18e:	430a      	orrs	r2, r1
 800d190:	b2d2      	uxtb	r2, r2
 800d192:	701a      	strb	r2, [r3, #0]

    return (5);
 800d194:	2305      	movs	r3, #5
}
 800d196:	4618      	mov	r0, r3
 800d198:	3710      	adds	r7, #16
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bd80      	pop	{r7, pc}
	...

0800d1a0 <can1_ams_s04_voltages_2_s04v07_encode>:

    return 0;
}

uint8_t can1_ams_s04_voltages_2_s04v07_encode(double value)
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	b082      	sub	sp, #8
 800d1a4:	af00      	add	r7, sp, #0
 800d1a6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d1aa:	f04f 0200 	mov.w	r2, #0
 800d1ae:	4b10      	ldr	r3, [pc, #64]	@ (800d1f0 <can1_ams_s04_voltages_2_s04v07_encode+0x50>)
 800d1b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d1b4:	f7f3 f80c 	bl	80001d0 <__aeabi_dsub>
 800d1b8:	4602      	mov	r2, r0
 800d1ba:	460b      	mov	r3, r1
 800d1bc:	4610      	mov	r0, r2
 800d1be:	4619      	mov	r1, r3
 800d1c0:	a309      	add	r3, pc, #36	@ (adr r3, 800d1e8 <can1_ams_s04_voltages_2_s04v07_encode+0x48>)
 800d1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1c6:	f7f3 fae5 	bl	8000794 <__aeabi_ddiv>
 800d1ca:	4602      	mov	r2, r0
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	4610      	mov	r0, r2
 800d1d0:	4619      	mov	r1, r3
 800d1d2:	f7f3 fc77 	bl	8000ac4 <__aeabi_d2uiz>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	b2db      	uxtb	r3, r3
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3708      	adds	r7, #8
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
 800d1e2:	bf00      	nop
 800d1e4:	f3af 8000 	nop.w
 800d1e8:	fcce1c58 	.word	0xfcce1c58
 800d1ec:	3f800e6a 	.word	0x3f800e6a
 800d1f0:	40040000 	.word	0x40040000
 800d1f4:	00000000 	.word	0x00000000

0800d1f8 <can1_ams_s04_voltages_2_s04v08_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_2_s04v08_encode(double value)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b082      	sub	sp, #8
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d202:	f04f 0200 	mov.w	r2, #0
 800d206:	4b10      	ldr	r3, [pc, #64]	@ (800d248 <can1_ams_s04_voltages_2_s04v08_encode+0x50>)
 800d208:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d20c:	f7f2 ffe0 	bl	80001d0 <__aeabi_dsub>
 800d210:	4602      	mov	r2, r0
 800d212:	460b      	mov	r3, r1
 800d214:	4610      	mov	r0, r2
 800d216:	4619      	mov	r1, r3
 800d218:	a309      	add	r3, pc, #36	@ (adr r3, 800d240 <can1_ams_s04_voltages_2_s04v08_encode+0x48>)
 800d21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d21e:	f7f3 fab9 	bl	8000794 <__aeabi_ddiv>
 800d222:	4602      	mov	r2, r0
 800d224:	460b      	mov	r3, r1
 800d226:	4610      	mov	r0, r2
 800d228:	4619      	mov	r1, r3
 800d22a:	f7f3 fc4b 	bl	8000ac4 <__aeabi_d2uiz>
 800d22e:	4603      	mov	r3, r0
 800d230:	b2db      	uxtb	r3, r3
}
 800d232:	4618      	mov	r0, r3
 800d234:	3708      	adds	r7, #8
 800d236:	46bd      	mov	sp, r7
 800d238:	bd80      	pop	{r7, pc}
 800d23a:	bf00      	nop
 800d23c:	f3af 8000 	nop.w
 800d240:	fcce1c58 	.word	0xfcce1c58
 800d244:	3f800e6a 	.word	0x3f800e6a
 800d248:	40040000 	.word	0x40040000
 800d24c:	00000000 	.word	0x00000000

0800d250 <can1_ams_s04_voltages_2_s04v09_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_2_s04v09_encode(double value)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	b082      	sub	sp, #8
 800d254:	af00      	add	r7, sp, #0
 800d256:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d25a:	f04f 0200 	mov.w	r2, #0
 800d25e:	4b10      	ldr	r3, [pc, #64]	@ (800d2a0 <can1_ams_s04_voltages_2_s04v09_encode+0x50>)
 800d260:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d264:	f7f2 ffb4 	bl	80001d0 <__aeabi_dsub>
 800d268:	4602      	mov	r2, r0
 800d26a:	460b      	mov	r3, r1
 800d26c:	4610      	mov	r0, r2
 800d26e:	4619      	mov	r1, r3
 800d270:	a309      	add	r3, pc, #36	@ (adr r3, 800d298 <can1_ams_s04_voltages_2_s04v09_encode+0x48>)
 800d272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d276:	f7f3 fa8d 	bl	8000794 <__aeabi_ddiv>
 800d27a:	4602      	mov	r2, r0
 800d27c:	460b      	mov	r3, r1
 800d27e:	4610      	mov	r0, r2
 800d280:	4619      	mov	r1, r3
 800d282:	f7f3 fc1f 	bl	8000ac4 <__aeabi_d2uiz>
 800d286:	4603      	mov	r3, r0
 800d288:	b2db      	uxtb	r3, r3
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	3708      	adds	r7, #8
 800d28e:	46bd      	mov	sp, r7
 800d290:	bd80      	pop	{r7, pc}
 800d292:	bf00      	nop
 800d294:	f3af 8000 	nop.w
 800d298:	fcce1c58 	.word	0xfcce1c58
 800d29c:	3f800e6a 	.word	0x3f800e6a
 800d2a0:	40040000 	.word	0x40040000
 800d2a4:	00000000 	.word	0x00000000

0800d2a8 <can1_ams_s04_voltages_2_s04v10_encode>:

    return (true);
}

uint8_t can1_ams_s04_voltages_2_s04v10_encode(double value)
{
 800d2a8:	b580      	push	{r7, lr}
 800d2aa:	b082      	sub	sp, #8
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d2b2:	f04f 0200 	mov.w	r2, #0
 800d2b6:	4b10      	ldr	r3, [pc, #64]	@ (800d2f8 <can1_ams_s04_voltages_2_s04v10_encode+0x50>)
 800d2b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d2bc:	f7f2 ff88 	bl	80001d0 <__aeabi_dsub>
 800d2c0:	4602      	mov	r2, r0
 800d2c2:	460b      	mov	r3, r1
 800d2c4:	4610      	mov	r0, r2
 800d2c6:	4619      	mov	r1, r3
 800d2c8:	a309      	add	r3, pc, #36	@ (adr r3, 800d2f0 <can1_ams_s04_voltages_2_s04v10_encode+0x48>)
 800d2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ce:	f7f3 fa61 	bl	8000794 <__aeabi_ddiv>
 800d2d2:	4602      	mov	r2, r0
 800d2d4:	460b      	mov	r3, r1
 800d2d6:	4610      	mov	r0, r2
 800d2d8:	4619      	mov	r1, r3
 800d2da:	f7f3 fbf3 	bl	8000ac4 <__aeabi_d2uiz>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	b2db      	uxtb	r3, r3
}
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	3708      	adds	r7, #8
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}
 800d2ea:	bf00      	nop
 800d2ec:	f3af 8000 	nop.w
 800d2f0:	fcce1c58 	.word	0xfcce1c58
 800d2f4:	3f800e6a 	.word	0x3f800e6a
 800d2f8:	40040000 	.word	0x40040000

0800d2fc <can1_ams_s05_voltages_1_pack>:

int can1_ams_s05_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s05_voltages_1_t *src_p,
    size_t size)
{
 800d2fc:	b580      	push	{r7, lr}
 800d2fe:	b084      	sub	sp, #16
 800d300:	af00      	add	r7, sp, #0
 800d302:	60f8      	str	r0, [r7, #12]
 800d304:	60b9      	str	r1, [r7, #8]
 800d306:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2b05      	cmp	r3, #5
 800d30c:	d802      	bhi.n	800d314 <can1_ams_s05_voltages_1_pack+0x18>
        return (-EINVAL);
 800d30e:	f06f 0315 	mvn.w	r3, #21
 800d312:	e069      	b.n	800d3e8 <can1_ams_s05_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800d314:	2206      	movs	r2, #6
 800d316:	2100      	movs	r1, #0
 800d318:	68f8      	ldr	r0, [r7, #12]
 800d31a:	f003 fa79 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s05v01, 0u, 0xffu);
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	781b      	ldrb	r3, [r3, #0]
 800d322:	22ff      	movs	r2, #255	@ 0xff
 800d324:	2100      	movs	r1, #0
 800d326:	4618      	mov	r0, r3
 800d328:	f7fb ff44 	bl	80091b4 <pack_left_shift_u8>
 800d32c:	4603      	mov	r3, r0
 800d32e:	461a      	mov	r2, r3
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	781b      	ldrb	r3, [r3, #0]
 800d334:	4313      	orrs	r3, r2
 800d336:	b2da      	uxtb	r2, r3
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s05v02, 0u, 0xffu);
 800d33c:	68bb      	ldr	r3, [r7, #8]
 800d33e:	785b      	ldrb	r3, [r3, #1]
 800d340:	22ff      	movs	r2, #255	@ 0xff
 800d342:	2100      	movs	r1, #0
 800d344:	4618      	mov	r0, r3
 800d346:	f7fb ff35 	bl	80091b4 <pack_left_shift_u8>
 800d34a:	4603      	mov	r3, r0
 800d34c:	4619      	mov	r1, r3
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	3301      	adds	r3, #1
 800d352:	781a      	ldrb	r2, [r3, #0]
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	3301      	adds	r3, #1
 800d358:	430a      	orrs	r2, r1
 800d35a:	b2d2      	uxtb	r2, r2
 800d35c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s05v03, 0u, 0xffu);
 800d35e:	68bb      	ldr	r3, [r7, #8]
 800d360:	789b      	ldrb	r3, [r3, #2]
 800d362:	22ff      	movs	r2, #255	@ 0xff
 800d364:	2100      	movs	r1, #0
 800d366:	4618      	mov	r0, r3
 800d368:	f7fb ff24 	bl	80091b4 <pack_left_shift_u8>
 800d36c:	4603      	mov	r3, r0
 800d36e:	4619      	mov	r1, r3
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	3302      	adds	r3, #2
 800d374:	781a      	ldrb	r2, [r3, #0]
 800d376:	68fb      	ldr	r3, [r7, #12]
 800d378:	3302      	adds	r3, #2
 800d37a:	430a      	orrs	r2, r1
 800d37c:	b2d2      	uxtb	r2, r2
 800d37e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s05v04, 0u, 0xffu);
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	78db      	ldrb	r3, [r3, #3]
 800d384:	22ff      	movs	r2, #255	@ 0xff
 800d386:	2100      	movs	r1, #0
 800d388:	4618      	mov	r0, r3
 800d38a:	f7fb ff13 	bl	80091b4 <pack_left_shift_u8>
 800d38e:	4603      	mov	r3, r0
 800d390:	4619      	mov	r1, r3
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	3303      	adds	r3, #3
 800d396:	781a      	ldrb	r2, [r3, #0]
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	3303      	adds	r3, #3
 800d39c:	430a      	orrs	r2, r1
 800d39e:	b2d2      	uxtb	r2, r2
 800d3a0:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s05v05, 0u, 0xffu);
 800d3a2:	68bb      	ldr	r3, [r7, #8]
 800d3a4:	791b      	ldrb	r3, [r3, #4]
 800d3a6:	22ff      	movs	r2, #255	@ 0xff
 800d3a8:	2100      	movs	r1, #0
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	f7fb ff02 	bl	80091b4 <pack_left_shift_u8>
 800d3b0:	4603      	mov	r3, r0
 800d3b2:	4619      	mov	r1, r3
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	3304      	adds	r3, #4
 800d3b8:	781a      	ldrb	r2, [r3, #0]
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	3304      	adds	r3, #4
 800d3be:	430a      	orrs	r2, r1
 800d3c0:	b2d2      	uxtb	r2, r2
 800d3c2:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s05v06, 0u, 0xffu);
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	795b      	ldrb	r3, [r3, #5]
 800d3c8:	22ff      	movs	r2, #255	@ 0xff
 800d3ca:	2100      	movs	r1, #0
 800d3cc:	4618      	mov	r0, r3
 800d3ce:	f7fb fef1 	bl	80091b4 <pack_left_shift_u8>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	4619      	mov	r1, r3
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	3305      	adds	r3, #5
 800d3da:	781a      	ldrb	r2, [r3, #0]
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	3305      	adds	r3, #5
 800d3e0:	430a      	orrs	r2, r1
 800d3e2:	b2d2      	uxtb	r2, r2
 800d3e4:	701a      	strb	r2, [r3, #0]

    return (6);
 800d3e6:	2306      	movs	r3, #6
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3710      	adds	r7, #16
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}

0800d3f0 <can1_ams_s05_voltages_1_s05v01_encode>:

    return 0;
}

uint8_t can1_ams_s05_voltages_1_s05v01_encode(double value)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b082      	sub	sp, #8
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d3fa:	f04f 0200 	mov.w	r2, #0
 800d3fe:	4b10      	ldr	r3, [pc, #64]	@ (800d440 <can1_ams_s05_voltages_1_s05v01_encode+0x50>)
 800d400:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d404:	f7f2 fee4 	bl	80001d0 <__aeabi_dsub>
 800d408:	4602      	mov	r2, r0
 800d40a:	460b      	mov	r3, r1
 800d40c:	4610      	mov	r0, r2
 800d40e:	4619      	mov	r1, r3
 800d410:	a309      	add	r3, pc, #36	@ (adr r3, 800d438 <can1_ams_s05_voltages_1_s05v01_encode+0x48>)
 800d412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d416:	f7f3 f9bd 	bl	8000794 <__aeabi_ddiv>
 800d41a:	4602      	mov	r2, r0
 800d41c:	460b      	mov	r3, r1
 800d41e:	4610      	mov	r0, r2
 800d420:	4619      	mov	r1, r3
 800d422:	f7f3 fb4f 	bl	8000ac4 <__aeabi_d2uiz>
 800d426:	4603      	mov	r3, r0
 800d428:	b2db      	uxtb	r3, r3
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3708      	adds	r7, #8
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
 800d432:	bf00      	nop
 800d434:	f3af 8000 	nop.w
 800d438:	fcce1c58 	.word	0xfcce1c58
 800d43c:	3f800e6a 	.word	0x3f800e6a
 800d440:	40040000 	.word	0x40040000
 800d444:	00000000 	.word	0x00000000

0800d448 <can1_ams_s05_voltages_1_s05v02_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_1_s05v02_encode(double value)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b082      	sub	sp, #8
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d452:	f04f 0200 	mov.w	r2, #0
 800d456:	4b10      	ldr	r3, [pc, #64]	@ (800d498 <can1_ams_s05_voltages_1_s05v02_encode+0x50>)
 800d458:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d45c:	f7f2 feb8 	bl	80001d0 <__aeabi_dsub>
 800d460:	4602      	mov	r2, r0
 800d462:	460b      	mov	r3, r1
 800d464:	4610      	mov	r0, r2
 800d466:	4619      	mov	r1, r3
 800d468:	a309      	add	r3, pc, #36	@ (adr r3, 800d490 <can1_ams_s05_voltages_1_s05v02_encode+0x48>)
 800d46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d46e:	f7f3 f991 	bl	8000794 <__aeabi_ddiv>
 800d472:	4602      	mov	r2, r0
 800d474:	460b      	mov	r3, r1
 800d476:	4610      	mov	r0, r2
 800d478:	4619      	mov	r1, r3
 800d47a:	f7f3 fb23 	bl	8000ac4 <__aeabi_d2uiz>
 800d47e:	4603      	mov	r3, r0
 800d480:	b2db      	uxtb	r3, r3
}
 800d482:	4618      	mov	r0, r3
 800d484:	3708      	adds	r7, #8
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}
 800d48a:	bf00      	nop
 800d48c:	f3af 8000 	nop.w
 800d490:	fcce1c58 	.word	0xfcce1c58
 800d494:	3f800e6a 	.word	0x3f800e6a
 800d498:	40040000 	.word	0x40040000
 800d49c:	00000000 	.word	0x00000000

0800d4a0 <can1_ams_s05_voltages_1_s05v03_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_1_s05v03_encode(double value)
{
 800d4a0:	b580      	push	{r7, lr}
 800d4a2:	b082      	sub	sp, #8
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d4aa:	f04f 0200 	mov.w	r2, #0
 800d4ae:	4b10      	ldr	r3, [pc, #64]	@ (800d4f0 <can1_ams_s05_voltages_1_s05v03_encode+0x50>)
 800d4b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d4b4:	f7f2 fe8c 	bl	80001d0 <__aeabi_dsub>
 800d4b8:	4602      	mov	r2, r0
 800d4ba:	460b      	mov	r3, r1
 800d4bc:	4610      	mov	r0, r2
 800d4be:	4619      	mov	r1, r3
 800d4c0:	a309      	add	r3, pc, #36	@ (adr r3, 800d4e8 <can1_ams_s05_voltages_1_s05v03_encode+0x48>)
 800d4c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4c6:	f7f3 f965 	bl	8000794 <__aeabi_ddiv>
 800d4ca:	4602      	mov	r2, r0
 800d4cc:	460b      	mov	r3, r1
 800d4ce:	4610      	mov	r0, r2
 800d4d0:	4619      	mov	r1, r3
 800d4d2:	f7f3 faf7 	bl	8000ac4 <__aeabi_d2uiz>
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	b2db      	uxtb	r3, r3
}
 800d4da:	4618      	mov	r0, r3
 800d4dc:	3708      	adds	r7, #8
 800d4de:	46bd      	mov	sp, r7
 800d4e0:	bd80      	pop	{r7, pc}
 800d4e2:	bf00      	nop
 800d4e4:	f3af 8000 	nop.w
 800d4e8:	fcce1c58 	.word	0xfcce1c58
 800d4ec:	3f800e6a 	.word	0x3f800e6a
 800d4f0:	40040000 	.word	0x40040000
 800d4f4:	00000000 	.word	0x00000000

0800d4f8 <can1_ams_s05_voltages_1_s05v04_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_1_s05v04_encode(double value)
{
 800d4f8:	b580      	push	{r7, lr}
 800d4fa:	b082      	sub	sp, #8
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d502:	f04f 0200 	mov.w	r2, #0
 800d506:	4b10      	ldr	r3, [pc, #64]	@ (800d548 <can1_ams_s05_voltages_1_s05v04_encode+0x50>)
 800d508:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d50c:	f7f2 fe60 	bl	80001d0 <__aeabi_dsub>
 800d510:	4602      	mov	r2, r0
 800d512:	460b      	mov	r3, r1
 800d514:	4610      	mov	r0, r2
 800d516:	4619      	mov	r1, r3
 800d518:	a309      	add	r3, pc, #36	@ (adr r3, 800d540 <can1_ams_s05_voltages_1_s05v04_encode+0x48>)
 800d51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51e:	f7f3 f939 	bl	8000794 <__aeabi_ddiv>
 800d522:	4602      	mov	r2, r0
 800d524:	460b      	mov	r3, r1
 800d526:	4610      	mov	r0, r2
 800d528:	4619      	mov	r1, r3
 800d52a:	f7f3 facb 	bl	8000ac4 <__aeabi_d2uiz>
 800d52e:	4603      	mov	r3, r0
 800d530:	b2db      	uxtb	r3, r3
}
 800d532:	4618      	mov	r0, r3
 800d534:	3708      	adds	r7, #8
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}
 800d53a:	bf00      	nop
 800d53c:	f3af 8000 	nop.w
 800d540:	fcce1c58 	.word	0xfcce1c58
 800d544:	3f800e6a 	.word	0x3f800e6a
 800d548:	40040000 	.word	0x40040000
 800d54c:	00000000 	.word	0x00000000

0800d550 <can1_ams_s05_voltages_1_s05v05_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_1_s05v05_encode(double value)
{
 800d550:	b580      	push	{r7, lr}
 800d552:	b082      	sub	sp, #8
 800d554:	af00      	add	r7, sp, #0
 800d556:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d55a:	f04f 0200 	mov.w	r2, #0
 800d55e:	4b10      	ldr	r3, [pc, #64]	@ (800d5a0 <can1_ams_s05_voltages_1_s05v05_encode+0x50>)
 800d560:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d564:	f7f2 fe34 	bl	80001d0 <__aeabi_dsub>
 800d568:	4602      	mov	r2, r0
 800d56a:	460b      	mov	r3, r1
 800d56c:	4610      	mov	r0, r2
 800d56e:	4619      	mov	r1, r3
 800d570:	a309      	add	r3, pc, #36	@ (adr r3, 800d598 <can1_ams_s05_voltages_1_s05v05_encode+0x48>)
 800d572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d576:	f7f3 f90d 	bl	8000794 <__aeabi_ddiv>
 800d57a:	4602      	mov	r2, r0
 800d57c:	460b      	mov	r3, r1
 800d57e:	4610      	mov	r0, r2
 800d580:	4619      	mov	r1, r3
 800d582:	f7f3 fa9f 	bl	8000ac4 <__aeabi_d2uiz>
 800d586:	4603      	mov	r3, r0
 800d588:	b2db      	uxtb	r3, r3
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	3708      	adds	r7, #8
 800d58e:	46bd      	mov	sp, r7
 800d590:	bd80      	pop	{r7, pc}
 800d592:	bf00      	nop
 800d594:	f3af 8000 	nop.w
 800d598:	fcce1c58 	.word	0xfcce1c58
 800d59c:	3f800e6a 	.word	0x3f800e6a
 800d5a0:	40040000 	.word	0x40040000
 800d5a4:	00000000 	.word	0x00000000

0800d5a8 <can1_ams_s05_voltages_1_s05v06_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_1_s05v06_encode(double value)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d5b2:	f04f 0200 	mov.w	r2, #0
 800d5b6:	4b10      	ldr	r3, [pc, #64]	@ (800d5f8 <can1_ams_s05_voltages_1_s05v06_encode+0x50>)
 800d5b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d5bc:	f7f2 fe08 	bl	80001d0 <__aeabi_dsub>
 800d5c0:	4602      	mov	r2, r0
 800d5c2:	460b      	mov	r3, r1
 800d5c4:	4610      	mov	r0, r2
 800d5c6:	4619      	mov	r1, r3
 800d5c8:	a309      	add	r3, pc, #36	@ (adr r3, 800d5f0 <can1_ams_s05_voltages_1_s05v06_encode+0x48>)
 800d5ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ce:	f7f3 f8e1 	bl	8000794 <__aeabi_ddiv>
 800d5d2:	4602      	mov	r2, r0
 800d5d4:	460b      	mov	r3, r1
 800d5d6:	4610      	mov	r0, r2
 800d5d8:	4619      	mov	r1, r3
 800d5da:	f7f3 fa73 	bl	8000ac4 <__aeabi_d2uiz>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	b2db      	uxtb	r3, r3
}
 800d5e2:	4618      	mov	r0, r3
 800d5e4:	3708      	adds	r7, #8
 800d5e6:	46bd      	mov	sp, r7
 800d5e8:	bd80      	pop	{r7, pc}
 800d5ea:	bf00      	nop
 800d5ec:	f3af 8000 	nop.w
 800d5f0:	fcce1c58 	.word	0xfcce1c58
 800d5f4:	3f800e6a 	.word	0x3f800e6a
 800d5f8:	40040000 	.word	0x40040000

0800d5fc <can1_ams_s05_voltages_2_pack>:

int can1_ams_s05_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s05_voltages_2_t *src_p,
    size_t size)
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b084      	sub	sp, #16
 800d600:	af00      	add	r7, sp, #0
 800d602:	60f8      	str	r0, [r7, #12]
 800d604:	60b9      	str	r1, [r7, #8]
 800d606:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	2b04      	cmp	r3, #4
 800d60c:	d802      	bhi.n	800d614 <can1_ams_s05_voltages_2_pack+0x18>
        return (-EINVAL);
 800d60e:	f06f 0315 	mvn.w	r3, #21
 800d612:	e058      	b.n	800d6c6 <can1_ams_s05_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800d614:	2205      	movs	r2, #5
 800d616:	2100      	movs	r1, #0
 800d618:	68f8      	ldr	r0, [r7, #12]
 800d61a:	f003 f8f9 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s05v07, 0u, 0xffu);
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	781b      	ldrb	r3, [r3, #0]
 800d622:	22ff      	movs	r2, #255	@ 0xff
 800d624:	2100      	movs	r1, #0
 800d626:	4618      	mov	r0, r3
 800d628:	f7fb fdc4 	bl	80091b4 <pack_left_shift_u8>
 800d62c:	4603      	mov	r3, r0
 800d62e:	461a      	mov	r2, r3
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	781b      	ldrb	r3, [r3, #0]
 800d634:	4313      	orrs	r3, r2
 800d636:	b2da      	uxtb	r2, r3
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s05v08, 0u, 0xffu);
 800d63c:	68bb      	ldr	r3, [r7, #8]
 800d63e:	785b      	ldrb	r3, [r3, #1]
 800d640:	22ff      	movs	r2, #255	@ 0xff
 800d642:	2100      	movs	r1, #0
 800d644:	4618      	mov	r0, r3
 800d646:	f7fb fdb5 	bl	80091b4 <pack_left_shift_u8>
 800d64a:	4603      	mov	r3, r0
 800d64c:	4619      	mov	r1, r3
 800d64e:	68fb      	ldr	r3, [r7, #12]
 800d650:	3301      	adds	r3, #1
 800d652:	781a      	ldrb	r2, [r3, #0]
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	3301      	adds	r3, #1
 800d658:	430a      	orrs	r2, r1
 800d65a:	b2d2      	uxtb	r2, r2
 800d65c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s05v09, 0u, 0xffu);
 800d65e:	68bb      	ldr	r3, [r7, #8]
 800d660:	789b      	ldrb	r3, [r3, #2]
 800d662:	22ff      	movs	r2, #255	@ 0xff
 800d664:	2100      	movs	r1, #0
 800d666:	4618      	mov	r0, r3
 800d668:	f7fb fda4 	bl	80091b4 <pack_left_shift_u8>
 800d66c:	4603      	mov	r3, r0
 800d66e:	4619      	mov	r1, r3
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	3302      	adds	r3, #2
 800d674:	781a      	ldrb	r2, [r3, #0]
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	3302      	adds	r3, #2
 800d67a:	430a      	orrs	r2, r1
 800d67c:	b2d2      	uxtb	r2, r2
 800d67e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s05v10, 0u, 0xffu);
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	78db      	ldrb	r3, [r3, #3]
 800d684:	22ff      	movs	r2, #255	@ 0xff
 800d686:	2100      	movs	r1, #0
 800d688:	4618      	mov	r0, r3
 800d68a:	f7fb fd93 	bl	80091b4 <pack_left_shift_u8>
 800d68e:	4603      	mov	r3, r0
 800d690:	4619      	mov	r1, r3
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	3303      	adds	r3, #3
 800d696:	781a      	ldrb	r2, [r3, #0]
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	3303      	adds	r3, #3
 800d69c:	430a      	orrs	r2, r1
 800d69e:	b2d2      	uxtb	r2, r2
 800d6a0:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s05v11, 0u, 0xffu);
 800d6a2:	68bb      	ldr	r3, [r7, #8]
 800d6a4:	791b      	ldrb	r3, [r3, #4]
 800d6a6:	22ff      	movs	r2, #255	@ 0xff
 800d6a8:	2100      	movs	r1, #0
 800d6aa:	4618      	mov	r0, r3
 800d6ac:	f7fb fd82 	bl	80091b4 <pack_left_shift_u8>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	4619      	mov	r1, r3
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	3304      	adds	r3, #4
 800d6b8:	781a      	ldrb	r2, [r3, #0]
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	3304      	adds	r3, #4
 800d6be:	430a      	orrs	r2, r1
 800d6c0:	b2d2      	uxtb	r2, r2
 800d6c2:	701a      	strb	r2, [r3, #0]

    return (5);
 800d6c4:	2305      	movs	r3, #5
}
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	3710      	adds	r7, #16
 800d6ca:	46bd      	mov	sp, r7
 800d6cc:	bd80      	pop	{r7, pc}
	...

0800d6d0 <can1_ams_s05_voltages_2_s05v07_encode>:

    return 0;
}

uint8_t can1_ams_s05_voltages_2_s05v07_encode(double value)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b082      	sub	sp, #8
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d6da:	f04f 0200 	mov.w	r2, #0
 800d6de:	4b10      	ldr	r3, [pc, #64]	@ (800d720 <can1_ams_s05_voltages_2_s05v07_encode+0x50>)
 800d6e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d6e4:	f7f2 fd74 	bl	80001d0 <__aeabi_dsub>
 800d6e8:	4602      	mov	r2, r0
 800d6ea:	460b      	mov	r3, r1
 800d6ec:	4610      	mov	r0, r2
 800d6ee:	4619      	mov	r1, r3
 800d6f0:	a309      	add	r3, pc, #36	@ (adr r3, 800d718 <can1_ams_s05_voltages_2_s05v07_encode+0x48>)
 800d6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f6:	f7f3 f84d 	bl	8000794 <__aeabi_ddiv>
 800d6fa:	4602      	mov	r2, r0
 800d6fc:	460b      	mov	r3, r1
 800d6fe:	4610      	mov	r0, r2
 800d700:	4619      	mov	r1, r3
 800d702:	f7f3 f9df 	bl	8000ac4 <__aeabi_d2uiz>
 800d706:	4603      	mov	r3, r0
 800d708:	b2db      	uxtb	r3, r3
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	3708      	adds	r7, #8
 800d70e:	46bd      	mov	sp, r7
 800d710:	bd80      	pop	{r7, pc}
 800d712:	bf00      	nop
 800d714:	f3af 8000 	nop.w
 800d718:	fcce1c58 	.word	0xfcce1c58
 800d71c:	3f800e6a 	.word	0x3f800e6a
 800d720:	40040000 	.word	0x40040000
 800d724:	00000000 	.word	0x00000000

0800d728 <can1_ams_s05_voltages_2_s05v08_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_2_s05v08_encode(double value)
{
 800d728:	b580      	push	{r7, lr}
 800d72a:	b082      	sub	sp, #8
 800d72c:	af00      	add	r7, sp, #0
 800d72e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d732:	f04f 0200 	mov.w	r2, #0
 800d736:	4b10      	ldr	r3, [pc, #64]	@ (800d778 <can1_ams_s05_voltages_2_s05v08_encode+0x50>)
 800d738:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d73c:	f7f2 fd48 	bl	80001d0 <__aeabi_dsub>
 800d740:	4602      	mov	r2, r0
 800d742:	460b      	mov	r3, r1
 800d744:	4610      	mov	r0, r2
 800d746:	4619      	mov	r1, r3
 800d748:	a309      	add	r3, pc, #36	@ (adr r3, 800d770 <can1_ams_s05_voltages_2_s05v08_encode+0x48>)
 800d74a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d74e:	f7f3 f821 	bl	8000794 <__aeabi_ddiv>
 800d752:	4602      	mov	r2, r0
 800d754:	460b      	mov	r3, r1
 800d756:	4610      	mov	r0, r2
 800d758:	4619      	mov	r1, r3
 800d75a:	f7f3 f9b3 	bl	8000ac4 <__aeabi_d2uiz>
 800d75e:	4603      	mov	r3, r0
 800d760:	b2db      	uxtb	r3, r3
}
 800d762:	4618      	mov	r0, r3
 800d764:	3708      	adds	r7, #8
 800d766:	46bd      	mov	sp, r7
 800d768:	bd80      	pop	{r7, pc}
 800d76a:	bf00      	nop
 800d76c:	f3af 8000 	nop.w
 800d770:	fcce1c58 	.word	0xfcce1c58
 800d774:	3f800e6a 	.word	0x3f800e6a
 800d778:	40040000 	.word	0x40040000
 800d77c:	00000000 	.word	0x00000000

0800d780 <can1_ams_s05_voltages_2_s05v09_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_2_s05v09_encode(double value)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b082      	sub	sp, #8
 800d784:	af00      	add	r7, sp, #0
 800d786:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d78a:	f04f 0200 	mov.w	r2, #0
 800d78e:	4b10      	ldr	r3, [pc, #64]	@ (800d7d0 <can1_ams_s05_voltages_2_s05v09_encode+0x50>)
 800d790:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d794:	f7f2 fd1c 	bl	80001d0 <__aeabi_dsub>
 800d798:	4602      	mov	r2, r0
 800d79a:	460b      	mov	r3, r1
 800d79c:	4610      	mov	r0, r2
 800d79e:	4619      	mov	r1, r3
 800d7a0:	a309      	add	r3, pc, #36	@ (adr r3, 800d7c8 <can1_ams_s05_voltages_2_s05v09_encode+0x48>)
 800d7a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7a6:	f7f2 fff5 	bl	8000794 <__aeabi_ddiv>
 800d7aa:	4602      	mov	r2, r0
 800d7ac:	460b      	mov	r3, r1
 800d7ae:	4610      	mov	r0, r2
 800d7b0:	4619      	mov	r1, r3
 800d7b2:	f7f3 f987 	bl	8000ac4 <__aeabi_d2uiz>
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	b2db      	uxtb	r3, r3
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3708      	adds	r7, #8
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}
 800d7c2:	bf00      	nop
 800d7c4:	f3af 8000 	nop.w
 800d7c8:	fcce1c58 	.word	0xfcce1c58
 800d7cc:	3f800e6a 	.word	0x3f800e6a
 800d7d0:	40040000 	.word	0x40040000
 800d7d4:	00000000 	.word	0x00000000

0800d7d8 <can1_ams_s05_voltages_2_s05v10_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_2_s05v10_encode(double value)
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b082      	sub	sp, #8
 800d7dc:	af00      	add	r7, sp, #0
 800d7de:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d7e2:	f04f 0200 	mov.w	r2, #0
 800d7e6:	4b10      	ldr	r3, [pc, #64]	@ (800d828 <can1_ams_s05_voltages_2_s05v10_encode+0x50>)
 800d7e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d7ec:	f7f2 fcf0 	bl	80001d0 <__aeabi_dsub>
 800d7f0:	4602      	mov	r2, r0
 800d7f2:	460b      	mov	r3, r1
 800d7f4:	4610      	mov	r0, r2
 800d7f6:	4619      	mov	r1, r3
 800d7f8:	a309      	add	r3, pc, #36	@ (adr r3, 800d820 <can1_ams_s05_voltages_2_s05v10_encode+0x48>)
 800d7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7fe:	f7f2 ffc9 	bl	8000794 <__aeabi_ddiv>
 800d802:	4602      	mov	r2, r0
 800d804:	460b      	mov	r3, r1
 800d806:	4610      	mov	r0, r2
 800d808:	4619      	mov	r1, r3
 800d80a:	f7f3 f95b 	bl	8000ac4 <__aeabi_d2uiz>
 800d80e:	4603      	mov	r3, r0
 800d810:	b2db      	uxtb	r3, r3
}
 800d812:	4618      	mov	r0, r3
 800d814:	3708      	adds	r7, #8
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}
 800d81a:	bf00      	nop
 800d81c:	f3af 8000 	nop.w
 800d820:	fcce1c58 	.word	0xfcce1c58
 800d824:	3f800e6a 	.word	0x3f800e6a
 800d828:	40040000 	.word	0x40040000
 800d82c:	00000000 	.word	0x00000000

0800d830 <can1_ams_s05_voltages_2_s05v11_encode>:

    return (true);
}

uint8_t can1_ams_s05_voltages_2_s05v11_encode(double value)
{
 800d830:	b580      	push	{r7, lr}
 800d832:	b082      	sub	sp, #8
 800d834:	af00      	add	r7, sp, #0
 800d836:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d83a:	f04f 0200 	mov.w	r2, #0
 800d83e:	4b10      	ldr	r3, [pc, #64]	@ (800d880 <can1_ams_s05_voltages_2_s05v11_encode+0x50>)
 800d840:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d844:	f7f2 fcc4 	bl	80001d0 <__aeabi_dsub>
 800d848:	4602      	mov	r2, r0
 800d84a:	460b      	mov	r3, r1
 800d84c:	4610      	mov	r0, r2
 800d84e:	4619      	mov	r1, r3
 800d850:	a309      	add	r3, pc, #36	@ (adr r3, 800d878 <can1_ams_s05_voltages_2_s05v11_encode+0x48>)
 800d852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d856:	f7f2 ff9d 	bl	8000794 <__aeabi_ddiv>
 800d85a:	4602      	mov	r2, r0
 800d85c:	460b      	mov	r3, r1
 800d85e:	4610      	mov	r0, r2
 800d860:	4619      	mov	r1, r3
 800d862:	f7f3 f92f 	bl	8000ac4 <__aeabi_d2uiz>
 800d866:	4603      	mov	r3, r0
 800d868:	b2db      	uxtb	r3, r3
}
 800d86a:	4618      	mov	r0, r3
 800d86c:	3708      	adds	r7, #8
 800d86e:	46bd      	mov	sp, r7
 800d870:	bd80      	pop	{r7, pc}
 800d872:	bf00      	nop
 800d874:	f3af 8000 	nop.w
 800d878:	fcce1c58 	.word	0xfcce1c58
 800d87c:	3f800e6a 	.word	0x3f800e6a
 800d880:	40040000 	.word	0x40040000

0800d884 <can1_ams_s06_voltages_1_pack>:

int can1_ams_s06_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s06_voltages_1_t *src_p,
    size_t size)
{
 800d884:	b580      	push	{r7, lr}
 800d886:	b084      	sub	sp, #16
 800d888:	af00      	add	r7, sp, #0
 800d88a:	60f8      	str	r0, [r7, #12]
 800d88c:	60b9      	str	r1, [r7, #8]
 800d88e:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2b05      	cmp	r3, #5
 800d894:	d802      	bhi.n	800d89c <can1_ams_s06_voltages_1_pack+0x18>
        return (-EINVAL);
 800d896:	f06f 0315 	mvn.w	r3, #21
 800d89a:	e069      	b.n	800d970 <can1_ams_s06_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800d89c:	2206      	movs	r2, #6
 800d89e:	2100      	movs	r1, #0
 800d8a0:	68f8      	ldr	r0, [r7, #12]
 800d8a2:	f002 ffb5 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s06v01, 0u, 0xffu);
 800d8a6:	68bb      	ldr	r3, [r7, #8]
 800d8a8:	781b      	ldrb	r3, [r3, #0]
 800d8aa:	22ff      	movs	r2, #255	@ 0xff
 800d8ac:	2100      	movs	r1, #0
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7fb fc80 	bl	80091b4 <pack_left_shift_u8>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	461a      	mov	r2, r3
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	781b      	ldrb	r3, [r3, #0]
 800d8bc:	4313      	orrs	r3, r2
 800d8be:	b2da      	uxtb	r2, r3
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s06v02, 0u, 0xffu);
 800d8c4:	68bb      	ldr	r3, [r7, #8]
 800d8c6:	785b      	ldrb	r3, [r3, #1]
 800d8c8:	22ff      	movs	r2, #255	@ 0xff
 800d8ca:	2100      	movs	r1, #0
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	f7fb fc71 	bl	80091b4 <pack_left_shift_u8>
 800d8d2:	4603      	mov	r3, r0
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	3301      	adds	r3, #1
 800d8da:	781a      	ldrb	r2, [r3, #0]
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	3301      	adds	r3, #1
 800d8e0:	430a      	orrs	r2, r1
 800d8e2:	b2d2      	uxtb	r2, r2
 800d8e4:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s06v03, 0u, 0xffu);
 800d8e6:	68bb      	ldr	r3, [r7, #8]
 800d8e8:	789b      	ldrb	r3, [r3, #2]
 800d8ea:	22ff      	movs	r2, #255	@ 0xff
 800d8ec:	2100      	movs	r1, #0
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7fb fc60 	bl	80091b4 <pack_left_shift_u8>
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	4619      	mov	r1, r3
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	3302      	adds	r3, #2
 800d8fc:	781a      	ldrb	r2, [r3, #0]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	3302      	adds	r3, #2
 800d902:	430a      	orrs	r2, r1
 800d904:	b2d2      	uxtb	r2, r2
 800d906:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s06v04, 0u, 0xffu);
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	78db      	ldrb	r3, [r3, #3]
 800d90c:	22ff      	movs	r2, #255	@ 0xff
 800d90e:	2100      	movs	r1, #0
 800d910:	4618      	mov	r0, r3
 800d912:	f7fb fc4f 	bl	80091b4 <pack_left_shift_u8>
 800d916:	4603      	mov	r3, r0
 800d918:	4619      	mov	r1, r3
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	3303      	adds	r3, #3
 800d91e:	781a      	ldrb	r2, [r3, #0]
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	3303      	adds	r3, #3
 800d924:	430a      	orrs	r2, r1
 800d926:	b2d2      	uxtb	r2, r2
 800d928:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s06v05, 0u, 0xffu);
 800d92a:	68bb      	ldr	r3, [r7, #8]
 800d92c:	791b      	ldrb	r3, [r3, #4]
 800d92e:	22ff      	movs	r2, #255	@ 0xff
 800d930:	2100      	movs	r1, #0
 800d932:	4618      	mov	r0, r3
 800d934:	f7fb fc3e 	bl	80091b4 <pack_left_shift_u8>
 800d938:	4603      	mov	r3, r0
 800d93a:	4619      	mov	r1, r3
 800d93c:	68fb      	ldr	r3, [r7, #12]
 800d93e:	3304      	adds	r3, #4
 800d940:	781a      	ldrb	r2, [r3, #0]
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	3304      	adds	r3, #4
 800d946:	430a      	orrs	r2, r1
 800d948:	b2d2      	uxtb	r2, r2
 800d94a:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s06v06, 0u, 0xffu);
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	795b      	ldrb	r3, [r3, #5]
 800d950:	22ff      	movs	r2, #255	@ 0xff
 800d952:	2100      	movs	r1, #0
 800d954:	4618      	mov	r0, r3
 800d956:	f7fb fc2d 	bl	80091b4 <pack_left_shift_u8>
 800d95a:	4603      	mov	r3, r0
 800d95c:	4619      	mov	r1, r3
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	3305      	adds	r3, #5
 800d962:	781a      	ldrb	r2, [r3, #0]
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	3305      	adds	r3, #5
 800d968:	430a      	orrs	r2, r1
 800d96a:	b2d2      	uxtb	r2, r2
 800d96c:	701a      	strb	r2, [r3, #0]

    return (6);
 800d96e:	2306      	movs	r3, #6
}
 800d970:	4618      	mov	r0, r3
 800d972:	3710      	adds	r7, #16
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}

0800d978 <can1_ams_s06_voltages_1_s06v01_encode>:

    return 0;
}

uint8_t can1_ams_s06_voltages_1_s06v01_encode(double value)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d982:	f04f 0200 	mov.w	r2, #0
 800d986:	4b10      	ldr	r3, [pc, #64]	@ (800d9c8 <can1_ams_s06_voltages_1_s06v01_encode+0x50>)
 800d988:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d98c:	f7f2 fc20 	bl	80001d0 <__aeabi_dsub>
 800d990:	4602      	mov	r2, r0
 800d992:	460b      	mov	r3, r1
 800d994:	4610      	mov	r0, r2
 800d996:	4619      	mov	r1, r3
 800d998:	a309      	add	r3, pc, #36	@ (adr r3, 800d9c0 <can1_ams_s06_voltages_1_s06v01_encode+0x48>)
 800d99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99e:	f7f2 fef9 	bl	8000794 <__aeabi_ddiv>
 800d9a2:	4602      	mov	r2, r0
 800d9a4:	460b      	mov	r3, r1
 800d9a6:	4610      	mov	r0, r2
 800d9a8:	4619      	mov	r1, r3
 800d9aa:	f7f3 f88b 	bl	8000ac4 <__aeabi_d2uiz>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	b2db      	uxtb	r3, r3
}
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	3708      	adds	r7, #8
 800d9b6:	46bd      	mov	sp, r7
 800d9b8:	bd80      	pop	{r7, pc}
 800d9ba:	bf00      	nop
 800d9bc:	f3af 8000 	nop.w
 800d9c0:	fcce1c58 	.word	0xfcce1c58
 800d9c4:	3f800e6a 	.word	0x3f800e6a
 800d9c8:	40040000 	.word	0x40040000
 800d9cc:	00000000 	.word	0x00000000

0800d9d0 <can1_ams_s06_voltages_1_s06v02_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_1_s06v02_encode(double value)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b082      	sub	sp, #8
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800d9da:	f04f 0200 	mov.w	r2, #0
 800d9de:	4b10      	ldr	r3, [pc, #64]	@ (800da20 <can1_ams_s06_voltages_1_s06v02_encode+0x50>)
 800d9e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800d9e4:	f7f2 fbf4 	bl	80001d0 <__aeabi_dsub>
 800d9e8:	4602      	mov	r2, r0
 800d9ea:	460b      	mov	r3, r1
 800d9ec:	4610      	mov	r0, r2
 800d9ee:	4619      	mov	r1, r3
 800d9f0:	a309      	add	r3, pc, #36	@ (adr r3, 800da18 <can1_ams_s06_voltages_1_s06v02_encode+0x48>)
 800d9f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f6:	f7f2 fecd 	bl	8000794 <__aeabi_ddiv>
 800d9fa:	4602      	mov	r2, r0
 800d9fc:	460b      	mov	r3, r1
 800d9fe:	4610      	mov	r0, r2
 800da00:	4619      	mov	r1, r3
 800da02:	f7f3 f85f 	bl	8000ac4 <__aeabi_d2uiz>
 800da06:	4603      	mov	r3, r0
 800da08:	b2db      	uxtb	r3, r3
}
 800da0a:	4618      	mov	r0, r3
 800da0c:	3708      	adds	r7, #8
 800da0e:	46bd      	mov	sp, r7
 800da10:	bd80      	pop	{r7, pc}
 800da12:	bf00      	nop
 800da14:	f3af 8000 	nop.w
 800da18:	fcce1c58 	.word	0xfcce1c58
 800da1c:	3f800e6a 	.word	0x3f800e6a
 800da20:	40040000 	.word	0x40040000
 800da24:	00000000 	.word	0x00000000

0800da28 <can1_ams_s06_voltages_1_s06v03_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_1_s06v03_encode(double value)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b082      	sub	sp, #8
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800da32:	f04f 0200 	mov.w	r2, #0
 800da36:	4b10      	ldr	r3, [pc, #64]	@ (800da78 <can1_ams_s06_voltages_1_s06v03_encode+0x50>)
 800da38:	e9d7 0100 	ldrd	r0, r1, [r7]
 800da3c:	f7f2 fbc8 	bl	80001d0 <__aeabi_dsub>
 800da40:	4602      	mov	r2, r0
 800da42:	460b      	mov	r3, r1
 800da44:	4610      	mov	r0, r2
 800da46:	4619      	mov	r1, r3
 800da48:	a309      	add	r3, pc, #36	@ (adr r3, 800da70 <can1_ams_s06_voltages_1_s06v03_encode+0x48>)
 800da4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da4e:	f7f2 fea1 	bl	8000794 <__aeabi_ddiv>
 800da52:	4602      	mov	r2, r0
 800da54:	460b      	mov	r3, r1
 800da56:	4610      	mov	r0, r2
 800da58:	4619      	mov	r1, r3
 800da5a:	f7f3 f833 	bl	8000ac4 <__aeabi_d2uiz>
 800da5e:	4603      	mov	r3, r0
 800da60:	b2db      	uxtb	r3, r3
}
 800da62:	4618      	mov	r0, r3
 800da64:	3708      	adds	r7, #8
 800da66:	46bd      	mov	sp, r7
 800da68:	bd80      	pop	{r7, pc}
 800da6a:	bf00      	nop
 800da6c:	f3af 8000 	nop.w
 800da70:	fcce1c58 	.word	0xfcce1c58
 800da74:	3f800e6a 	.word	0x3f800e6a
 800da78:	40040000 	.word	0x40040000
 800da7c:	00000000 	.word	0x00000000

0800da80 <can1_ams_s06_voltages_1_s06v04_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_1_s06v04_encode(double value)
{
 800da80:	b580      	push	{r7, lr}
 800da82:	b082      	sub	sp, #8
 800da84:	af00      	add	r7, sp, #0
 800da86:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800da8a:	f04f 0200 	mov.w	r2, #0
 800da8e:	4b10      	ldr	r3, [pc, #64]	@ (800dad0 <can1_ams_s06_voltages_1_s06v04_encode+0x50>)
 800da90:	e9d7 0100 	ldrd	r0, r1, [r7]
 800da94:	f7f2 fb9c 	bl	80001d0 <__aeabi_dsub>
 800da98:	4602      	mov	r2, r0
 800da9a:	460b      	mov	r3, r1
 800da9c:	4610      	mov	r0, r2
 800da9e:	4619      	mov	r1, r3
 800daa0:	a309      	add	r3, pc, #36	@ (adr r3, 800dac8 <can1_ams_s06_voltages_1_s06v04_encode+0x48>)
 800daa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daa6:	f7f2 fe75 	bl	8000794 <__aeabi_ddiv>
 800daaa:	4602      	mov	r2, r0
 800daac:	460b      	mov	r3, r1
 800daae:	4610      	mov	r0, r2
 800dab0:	4619      	mov	r1, r3
 800dab2:	f7f3 f807 	bl	8000ac4 <__aeabi_d2uiz>
 800dab6:	4603      	mov	r3, r0
 800dab8:	b2db      	uxtb	r3, r3
}
 800daba:	4618      	mov	r0, r3
 800dabc:	3708      	adds	r7, #8
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bd80      	pop	{r7, pc}
 800dac2:	bf00      	nop
 800dac4:	f3af 8000 	nop.w
 800dac8:	fcce1c58 	.word	0xfcce1c58
 800dacc:	3f800e6a 	.word	0x3f800e6a
 800dad0:	40040000 	.word	0x40040000
 800dad4:	00000000 	.word	0x00000000

0800dad8 <can1_ams_s06_voltages_1_s06v05_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_1_s06v05_encode(double value)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b082      	sub	sp, #8
 800dadc:	af00      	add	r7, sp, #0
 800dade:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800dae2:	f04f 0200 	mov.w	r2, #0
 800dae6:	4b10      	ldr	r3, [pc, #64]	@ (800db28 <can1_ams_s06_voltages_1_s06v05_encode+0x50>)
 800dae8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800daec:	f7f2 fb70 	bl	80001d0 <__aeabi_dsub>
 800daf0:	4602      	mov	r2, r0
 800daf2:	460b      	mov	r3, r1
 800daf4:	4610      	mov	r0, r2
 800daf6:	4619      	mov	r1, r3
 800daf8:	a309      	add	r3, pc, #36	@ (adr r3, 800db20 <can1_ams_s06_voltages_1_s06v05_encode+0x48>)
 800dafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dafe:	f7f2 fe49 	bl	8000794 <__aeabi_ddiv>
 800db02:	4602      	mov	r2, r0
 800db04:	460b      	mov	r3, r1
 800db06:	4610      	mov	r0, r2
 800db08:	4619      	mov	r1, r3
 800db0a:	f7f2 ffdb 	bl	8000ac4 <__aeabi_d2uiz>
 800db0e:	4603      	mov	r3, r0
 800db10:	b2db      	uxtb	r3, r3
}
 800db12:	4618      	mov	r0, r3
 800db14:	3708      	adds	r7, #8
 800db16:	46bd      	mov	sp, r7
 800db18:	bd80      	pop	{r7, pc}
 800db1a:	bf00      	nop
 800db1c:	f3af 8000 	nop.w
 800db20:	fcce1c58 	.word	0xfcce1c58
 800db24:	3f800e6a 	.word	0x3f800e6a
 800db28:	40040000 	.word	0x40040000
 800db2c:	00000000 	.word	0x00000000

0800db30 <can1_ams_s06_voltages_1_s06v06_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_1_s06v06_encode(double value)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b082      	sub	sp, #8
 800db34:	af00      	add	r7, sp, #0
 800db36:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800db3a:	f04f 0200 	mov.w	r2, #0
 800db3e:	4b10      	ldr	r3, [pc, #64]	@ (800db80 <can1_ams_s06_voltages_1_s06v06_encode+0x50>)
 800db40:	e9d7 0100 	ldrd	r0, r1, [r7]
 800db44:	f7f2 fb44 	bl	80001d0 <__aeabi_dsub>
 800db48:	4602      	mov	r2, r0
 800db4a:	460b      	mov	r3, r1
 800db4c:	4610      	mov	r0, r2
 800db4e:	4619      	mov	r1, r3
 800db50:	a309      	add	r3, pc, #36	@ (adr r3, 800db78 <can1_ams_s06_voltages_1_s06v06_encode+0x48>)
 800db52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db56:	f7f2 fe1d 	bl	8000794 <__aeabi_ddiv>
 800db5a:	4602      	mov	r2, r0
 800db5c:	460b      	mov	r3, r1
 800db5e:	4610      	mov	r0, r2
 800db60:	4619      	mov	r1, r3
 800db62:	f7f2 ffaf 	bl	8000ac4 <__aeabi_d2uiz>
 800db66:	4603      	mov	r3, r0
 800db68:	b2db      	uxtb	r3, r3
}
 800db6a:	4618      	mov	r0, r3
 800db6c:	3708      	adds	r7, #8
 800db6e:	46bd      	mov	sp, r7
 800db70:	bd80      	pop	{r7, pc}
 800db72:	bf00      	nop
 800db74:	f3af 8000 	nop.w
 800db78:	fcce1c58 	.word	0xfcce1c58
 800db7c:	3f800e6a 	.word	0x3f800e6a
 800db80:	40040000 	.word	0x40040000

0800db84 <can1_ams_s06_voltages_2_pack>:

int can1_ams_s06_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s06_voltages_2_t *src_p,
    size_t size)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b084      	sub	sp, #16
 800db88:	af00      	add	r7, sp, #0
 800db8a:	60f8      	str	r0, [r7, #12]
 800db8c:	60b9      	str	r1, [r7, #8]
 800db8e:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	2b04      	cmp	r3, #4
 800db94:	d802      	bhi.n	800db9c <can1_ams_s06_voltages_2_pack+0x18>
        return (-EINVAL);
 800db96:	f06f 0315 	mvn.w	r3, #21
 800db9a:	e058      	b.n	800dc4e <can1_ams_s06_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800db9c:	2205      	movs	r2, #5
 800db9e:	2100      	movs	r1, #0
 800dba0:	68f8      	ldr	r0, [r7, #12]
 800dba2:	f002 fe35 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s06v07, 0u, 0xffu);
 800dba6:	68bb      	ldr	r3, [r7, #8]
 800dba8:	781b      	ldrb	r3, [r3, #0]
 800dbaa:	22ff      	movs	r2, #255	@ 0xff
 800dbac:	2100      	movs	r1, #0
 800dbae:	4618      	mov	r0, r3
 800dbb0:	f7fb fb00 	bl	80091b4 <pack_left_shift_u8>
 800dbb4:	4603      	mov	r3, r0
 800dbb6:	461a      	mov	r2, r3
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	781b      	ldrb	r3, [r3, #0]
 800dbbc:	4313      	orrs	r3, r2
 800dbbe:	b2da      	uxtb	r2, r3
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s06v08, 0u, 0xffu);
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	785b      	ldrb	r3, [r3, #1]
 800dbc8:	22ff      	movs	r2, #255	@ 0xff
 800dbca:	2100      	movs	r1, #0
 800dbcc:	4618      	mov	r0, r3
 800dbce:	f7fb faf1 	bl	80091b4 <pack_left_shift_u8>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	3301      	adds	r3, #1
 800dbda:	781a      	ldrb	r2, [r3, #0]
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	3301      	adds	r3, #1
 800dbe0:	430a      	orrs	r2, r1
 800dbe2:	b2d2      	uxtb	r2, r2
 800dbe4:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s06v09, 0u, 0xffu);
 800dbe6:	68bb      	ldr	r3, [r7, #8]
 800dbe8:	789b      	ldrb	r3, [r3, #2]
 800dbea:	22ff      	movs	r2, #255	@ 0xff
 800dbec:	2100      	movs	r1, #0
 800dbee:	4618      	mov	r0, r3
 800dbf0:	f7fb fae0 	bl	80091b4 <pack_left_shift_u8>
 800dbf4:	4603      	mov	r3, r0
 800dbf6:	4619      	mov	r1, r3
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	3302      	adds	r3, #2
 800dbfc:	781a      	ldrb	r2, [r3, #0]
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	3302      	adds	r3, #2
 800dc02:	430a      	orrs	r2, r1
 800dc04:	b2d2      	uxtb	r2, r2
 800dc06:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s06v10, 0u, 0xffu);
 800dc08:	68bb      	ldr	r3, [r7, #8]
 800dc0a:	78db      	ldrb	r3, [r3, #3]
 800dc0c:	22ff      	movs	r2, #255	@ 0xff
 800dc0e:	2100      	movs	r1, #0
 800dc10:	4618      	mov	r0, r3
 800dc12:	f7fb facf 	bl	80091b4 <pack_left_shift_u8>
 800dc16:	4603      	mov	r3, r0
 800dc18:	4619      	mov	r1, r3
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	3303      	adds	r3, #3
 800dc1e:	781a      	ldrb	r2, [r3, #0]
 800dc20:	68fb      	ldr	r3, [r7, #12]
 800dc22:	3303      	adds	r3, #3
 800dc24:	430a      	orrs	r2, r1
 800dc26:	b2d2      	uxtb	r2, r2
 800dc28:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s06v11, 0u, 0xffu);
 800dc2a:	68bb      	ldr	r3, [r7, #8]
 800dc2c:	791b      	ldrb	r3, [r3, #4]
 800dc2e:	22ff      	movs	r2, #255	@ 0xff
 800dc30:	2100      	movs	r1, #0
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7fb fabe 	bl	80091b4 <pack_left_shift_u8>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	4619      	mov	r1, r3
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	3304      	adds	r3, #4
 800dc40:	781a      	ldrb	r2, [r3, #0]
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	3304      	adds	r3, #4
 800dc46:	430a      	orrs	r2, r1
 800dc48:	b2d2      	uxtb	r2, r2
 800dc4a:	701a      	strb	r2, [r3, #0]

    return (5);
 800dc4c:	2305      	movs	r3, #5
}
 800dc4e:	4618      	mov	r0, r3
 800dc50:	3710      	adds	r7, #16
 800dc52:	46bd      	mov	sp, r7
 800dc54:	bd80      	pop	{r7, pc}
	...

0800dc58 <can1_ams_s06_voltages_2_s06v07_encode>:

    return 0;
}

uint8_t can1_ams_s06_voltages_2_s06v07_encode(double value)
{
 800dc58:	b580      	push	{r7, lr}
 800dc5a:	b082      	sub	sp, #8
 800dc5c:	af00      	add	r7, sp, #0
 800dc5e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800dc62:	f04f 0200 	mov.w	r2, #0
 800dc66:	4b10      	ldr	r3, [pc, #64]	@ (800dca8 <can1_ams_s06_voltages_2_s06v07_encode+0x50>)
 800dc68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dc6c:	f7f2 fab0 	bl	80001d0 <__aeabi_dsub>
 800dc70:	4602      	mov	r2, r0
 800dc72:	460b      	mov	r3, r1
 800dc74:	4610      	mov	r0, r2
 800dc76:	4619      	mov	r1, r3
 800dc78:	a309      	add	r3, pc, #36	@ (adr r3, 800dca0 <can1_ams_s06_voltages_2_s06v07_encode+0x48>)
 800dc7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc7e:	f7f2 fd89 	bl	8000794 <__aeabi_ddiv>
 800dc82:	4602      	mov	r2, r0
 800dc84:	460b      	mov	r3, r1
 800dc86:	4610      	mov	r0, r2
 800dc88:	4619      	mov	r1, r3
 800dc8a:	f7f2 ff1b 	bl	8000ac4 <__aeabi_d2uiz>
 800dc8e:	4603      	mov	r3, r0
 800dc90:	b2db      	uxtb	r3, r3
}
 800dc92:	4618      	mov	r0, r3
 800dc94:	3708      	adds	r7, #8
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}
 800dc9a:	bf00      	nop
 800dc9c:	f3af 8000 	nop.w
 800dca0:	fcce1c58 	.word	0xfcce1c58
 800dca4:	3f800e6a 	.word	0x3f800e6a
 800dca8:	40040000 	.word	0x40040000
 800dcac:	00000000 	.word	0x00000000

0800dcb0 <can1_ams_s06_voltages_2_s06v08_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_2_s06v08_encode(double value)
{
 800dcb0:	b580      	push	{r7, lr}
 800dcb2:	b082      	sub	sp, #8
 800dcb4:	af00      	add	r7, sp, #0
 800dcb6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800dcba:	f04f 0200 	mov.w	r2, #0
 800dcbe:	4b10      	ldr	r3, [pc, #64]	@ (800dd00 <can1_ams_s06_voltages_2_s06v08_encode+0x50>)
 800dcc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dcc4:	f7f2 fa84 	bl	80001d0 <__aeabi_dsub>
 800dcc8:	4602      	mov	r2, r0
 800dcca:	460b      	mov	r3, r1
 800dccc:	4610      	mov	r0, r2
 800dcce:	4619      	mov	r1, r3
 800dcd0:	a309      	add	r3, pc, #36	@ (adr r3, 800dcf8 <can1_ams_s06_voltages_2_s06v08_encode+0x48>)
 800dcd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcd6:	f7f2 fd5d 	bl	8000794 <__aeabi_ddiv>
 800dcda:	4602      	mov	r2, r0
 800dcdc:	460b      	mov	r3, r1
 800dcde:	4610      	mov	r0, r2
 800dce0:	4619      	mov	r1, r3
 800dce2:	f7f2 feef 	bl	8000ac4 <__aeabi_d2uiz>
 800dce6:	4603      	mov	r3, r0
 800dce8:	b2db      	uxtb	r3, r3
}
 800dcea:	4618      	mov	r0, r3
 800dcec:	3708      	adds	r7, #8
 800dcee:	46bd      	mov	sp, r7
 800dcf0:	bd80      	pop	{r7, pc}
 800dcf2:	bf00      	nop
 800dcf4:	f3af 8000 	nop.w
 800dcf8:	fcce1c58 	.word	0xfcce1c58
 800dcfc:	3f800e6a 	.word	0x3f800e6a
 800dd00:	40040000 	.word	0x40040000
 800dd04:	00000000 	.word	0x00000000

0800dd08 <can1_ams_s06_voltages_2_s06v09_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_2_s06v09_encode(double value)
{
 800dd08:	b580      	push	{r7, lr}
 800dd0a:	b082      	sub	sp, #8
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800dd12:	f04f 0200 	mov.w	r2, #0
 800dd16:	4b10      	ldr	r3, [pc, #64]	@ (800dd58 <can1_ams_s06_voltages_2_s06v09_encode+0x50>)
 800dd18:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dd1c:	f7f2 fa58 	bl	80001d0 <__aeabi_dsub>
 800dd20:	4602      	mov	r2, r0
 800dd22:	460b      	mov	r3, r1
 800dd24:	4610      	mov	r0, r2
 800dd26:	4619      	mov	r1, r3
 800dd28:	a309      	add	r3, pc, #36	@ (adr r3, 800dd50 <can1_ams_s06_voltages_2_s06v09_encode+0x48>)
 800dd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2e:	f7f2 fd31 	bl	8000794 <__aeabi_ddiv>
 800dd32:	4602      	mov	r2, r0
 800dd34:	460b      	mov	r3, r1
 800dd36:	4610      	mov	r0, r2
 800dd38:	4619      	mov	r1, r3
 800dd3a:	f7f2 fec3 	bl	8000ac4 <__aeabi_d2uiz>
 800dd3e:	4603      	mov	r3, r0
 800dd40:	b2db      	uxtb	r3, r3
}
 800dd42:	4618      	mov	r0, r3
 800dd44:	3708      	adds	r7, #8
 800dd46:	46bd      	mov	sp, r7
 800dd48:	bd80      	pop	{r7, pc}
 800dd4a:	bf00      	nop
 800dd4c:	f3af 8000 	nop.w
 800dd50:	fcce1c58 	.word	0xfcce1c58
 800dd54:	3f800e6a 	.word	0x3f800e6a
 800dd58:	40040000 	.word	0x40040000
 800dd5c:	00000000 	.word	0x00000000

0800dd60 <can1_ams_s06_voltages_2_s06v10_encode>:

    return (true);
}

uint8_t can1_ams_s06_voltages_2_s06v10_encode(double value)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b082      	sub	sp, #8
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800dd6a:	f04f 0200 	mov.w	r2, #0
 800dd6e:	4b10      	ldr	r3, [pc, #64]	@ (800ddb0 <can1_ams_s06_voltages_2_s06v10_encode+0x50>)
 800dd70:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dd74:	f7f2 fa2c 	bl	80001d0 <__aeabi_dsub>
 800dd78:	4602      	mov	r2, r0
 800dd7a:	460b      	mov	r3, r1
 800dd7c:	4610      	mov	r0, r2
 800dd7e:	4619      	mov	r1, r3
 800dd80:	a309      	add	r3, pc, #36	@ (adr r3, 800dda8 <can1_ams_s06_voltages_2_s06v10_encode+0x48>)
 800dd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd86:	f7f2 fd05 	bl	8000794 <__aeabi_ddiv>
 800dd8a:	4602      	mov	r2, r0
 800dd8c:	460b      	mov	r3, r1
 800dd8e:	4610      	mov	r0, r2
 800dd90:	4619      	mov	r1, r3
 800dd92:	f7f2 fe97 	bl	8000ac4 <__aeabi_d2uiz>
 800dd96:	4603      	mov	r3, r0
 800dd98:	b2db      	uxtb	r3, r3
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3708      	adds	r7, #8
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}
 800dda2:	bf00      	nop
 800dda4:	f3af 8000 	nop.w
 800dda8:	fcce1c58 	.word	0xfcce1c58
 800ddac:	3f800e6a 	.word	0x3f800e6a
 800ddb0:	40040000 	.word	0x40040000

0800ddb4 <can1_ams_s07_voltages_1_pack>:

int can1_ams_s07_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s07_voltages_1_t *src_p,
    size_t size)
{
 800ddb4:	b580      	push	{r7, lr}
 800ddb6:	b084      	sub	sp, #16
 800ddb8:	af00      	add	r7, sp, #0
 800ddba:	60f8      	str	r0, [r7, #12]
 800ddbc:	60b9      	str	r1, [r7, #8]
 800ddbe:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	2b05      	cmp	r3, #5
 800ddc4:	d802      	bhi.n	800ddcc <can1_ams_s07_voltages_1_pack+0x18>
        return (-EINVAL);
 800ddc6:	f06f 0315 	mvn.w	r3, #21
 800ddca:	e069      	b.n	800dea0 <can1_ams_s07_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800ddcc:	2206      	movs	r2, #6
 800ddce:	2100      	movs	r1, #0
 800ddd0:	68f8      	ldr	r0, [r7, #12]
 800ddd2:	f002 fd1d 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s07v01, 0u, 0xffu);
 800ddd6:	68bb      	ldr	r3, [r7, #8]
 800ddd8:	781b      	ldrb	r3, [r3, #0]
 800ddda:	22ff      	movs	r2, #255	@ 0xff
 800dddc:	2100      	movs	r1, #0
 800ddde:	4618      	mov	r0, r3
 800dde0:	f7fb f9e8 	bl	80091b4 <pack_left_shift_u8>
 800dde4:	4603      	mov	r3, r0
 800dde6:	461a      	mov	r2, r3
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	4313      	orrs	r3, r2
 800ddee:	b2da      	uxtb	r2, r3
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s07v02, 0u, 0xffu);
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	785b      	ldrb	r3, [r3, #1]
 800ddf8:	22ff      	movs	r2, #255	@ 0xff
 800ddfa:	2100      	movs	r1, #0
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f7fb f9d9 	bl	80091b4 <pack_left_shift_u8>
 800de02:	4603      	mov	r3, r0
 800de04:	4619      	mov	r1, r3
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	3301      	adds	r3, #1
 800de0a:	781a      	ldrb	r2, [r3, #0]
 800de0c:	68fb      	ldr	r3, [r7, #12]
 800de0e:	3301      	adds	r3, #1
 800de10:	430a      	orrs	r2, r1
 800de12:	b2d2      	uxtb	r2, r2
 800de14:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s07v03, 0u, 0xffu);
 800de16:	68bb      	ldr	r3, [r7, #8]
 800de18:	789b      	ldrb	r3, [r3, #2]
 800de1a:	22ff      	movs	r2, #255	@ 0xff
 800de1c:	2100      	movs	r1, #0
 800de1e:	4618      	mov	r0, r3
 800de20:	f7fb f9c8 	bl	80091b4 <pack_left_shift_u8>
 800de24:	4603      	mov	r3, r0
 800de26:	4619      	mov	r1, r3
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	3302      	adds	r3, #2
 800de2c:	781a      	ldrb	r2, [r3, #0]
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	3302      	adds	r3, #2
 800de32:	430a      	orrs	r2, r1
 800de34:	b2d2      	uxtb	r2, r2
 800de36:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s07v04, 0u, 0xffu);
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	78db      	ldrb	r3, [r3, #3]
 800de3c:	22ff      	movs	r2, #255	@ 0xff
 800de3e:	2100      	movs	r1, #0
 800de40:	4618      	mov	r0, r3
 800de42:	f7fb f9b7 	bl	80091b4 <pack_left_shift_u8>
 800de46:	4603      	mov	r3, r0
 800de48:	4619      	mov	r1, r3
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	3303      	adds	r3, #3
 800de4e:	781a      	ldrb	r2, [r3, #0]
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	3303      	adds	r3, #3
 800de54:	430a      	orrs	r2, r1
 800de56:	b2d2      	uxtb	r2, r2
 800de58:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s07v05, 0u, 0xffu);
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	791b      	ldrb	r3, [r3, #4]
 800de5e:	22ff      	movs	r2, #255	@ 0xff
 800de60:	2100      	movs	r1, #0
 800de62:	4618      	mov	r0, r3
 800de64:	f7fb f9a6 	bl	80091b4 <pack_left_shift_u8>
 800de68:	4603      	mov	r3, r0
 800de6a:	4619      	mov	r1, r3
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	3304      	adds	r3, #4
 800de70:	781a      	ldrb	r2, [r3, #0]
 800de72:	68fb      	ldr	r3, [r7, #12]
 800de74:	3304      	adds	r3, #4
 800de76:	430a      	orrs	r2, r1
 800de78:	b2d2      	uxtb	r2, r2
 800de7a:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s07v06, 0u, 0xffu);
 800de7c:	68bb      	ldr	r3, [r7, #8]
 800de7e:	795b      	ldrb	r3, [r3, #5]
 800de80:	22ff      	movs	r2, #255	@ 0xff
 800de82:	2100      	movs	r1, #0
 800de84:	4618      	mov	r0, r3
 800de86:	f7fb f995 	bl	80091b4 <pack_left_shift_u8>
 800de8a:	4603      	mov	r3, r0
 800de8c:	4619      	mov	r1, r3
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	3305      	adds	r3, #5
 800de92:	781a      	ldrb	r2, [r3, #0]
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	3305      	adds	r3, #5
 800de98:	430a      	orrs	r2, r1
 800de9a:	b2d2      	uxtb	r2, r2
 800de9c:	701a      	strb	r2, [r3, #0]

    return (6);
 800de9e:	2306      	movs	r3, #6
}
 800dea0:	4618      	mov	r0, r3
 800dea2:	3710      	adds	r7, #16
 800dea4:	46bd      	mov	sp, r7
 800dea6:	bd80      	pop	{r7, pc}

0800dea8 <can1_ams_s07_voltages_1_s07v01_encode>:

    return 0;
}

uint8_t can1_ams_s07_voltages_1_s07v01_encode(double value)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b082      	sub	sp, #8
 800deac:	af00      	add	r7, sp, #0
 800deae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800deb2:	f04f 0200 	mov.w	r2, #0
 800deb6:	4b10      	ldr	r3, [pc, #64]	@ (800def8 <can1_ams_s07_voltages_1_s07v01_encode+0x50>)
 800deb8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800debc:	f7f2 f988 	bl	80001d0 <__aeabi_dsub>
 800dec0:	4602      	mov	r2, r0
 800dec2:	460b      	mov	r3, r1
 800dec4:	4610      	mov	r0, r2
 800dec6:	4619      	mov	r1, r3
 800dec8:	a309      	add	r3, pc, #36	@ (adr r3, 800def0 <can1_ams_s07_voltages_1_s07v01_encode+0x48>)
 800deca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dece:	f7f2 fc61 	bl	8000794 <__aeabi_ddiv>
 800ded2:	4602      	mov	r2, r0
 800ded4:	460b      	mov	r3, r1
 800ded6:	4610      	mov	r0, r2
 800ded8:	4619      	mov	r1, r3
 800deda:	f7f2 fdf3 	bl	8000ac4 <__aeabi_d2uiz>
 800dede:	4603      	mov	r3, r0
 800dee0:	b2db      	uxtb	r3, r3
}
 800dee2:	4618      	mov	r0, r3
 800dee4:	3708      	adds	r7, #8
 800dee6:	46bd      	mov	sp, r7
 800dee8:	bd80      	pop	{r7, pc}
 800deea:	bf00      	nop
 800deec:	f3af 8000 	nop.w
 800def0:	fcce1c58 	.word	0xfcce1c58
 800def4:	3f800e6a 	.word	0x3f800e6a
 800def8:	40040000 	.word	0x40040000
 800defc:	00000000 	.word	0x00000000

0800df00 <can1_ams_s07_voltages_1_s07v02_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_1_s07v02_encode(double value)
{
 800df00:	b580      	push	{r7, lr}
 800df02:	b082      	sub	sp, #8
 800df04:	af00      	add	r7, sp, #0
 800df06:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800df0a:	f04f 0200 	mov.w	r2, #0
 800df0e:	4b10      	ldr	r3, [pc, #64]	@ (800df50 <can1_ams_s07_voltages_1_s07v02_encode+0x50>)
 800df10:	e9d7 0100 	ldrd	r0, r1, [r7]
 800df14:	f7f2 f95c 	bl	80001d0 <__aeabi_dsub>
 800df18:	4602      	mov	r2, r0
 800df1a:	460b      	mov	r3, r1
 800df1c:	4610      	mov	r0, r2
 800df1e:	4619      	mov	r1, r3
 800df20:	a309      	add	r3, pc, #36	@ (adr r3, 800df48 <can1_ams_s07_voltages_1_s07v02_encode+0x48>)
 800df22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df26:	f7f2 fc35 	bl	8000794 <__aeabi_ddiv>
 800df2a:	4602      	mov	r2, r0
 800df2c:	460b      	mov	r3, r1
 800df2e:	4610      	mov	r0, r2
 800df30:	4619      	mov	r1, r3
 800df32:	f7f2 fdc7 	bl	8000ac4 <__aeabi_d2uiz>
 800df36:	4603      	mov	r3, r0
 800df38:	b2db      	uxtb	r3, r3
}
 800df3a:	4618      	mov	r0, r3
 800df3c:	3708      	adds	r7, #8
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
 800df42:	bf00      	nop
 800df44:	f3af 8000 	nop.w
 800df48:	fcce1c58 	.word	0xfcce1c58
 800df4c:	3f800e6a 	.word	0x3f800e6a
 800df50:	40040000 	.word	0x40040000
 800df54:	00000000 	.word	0x00000000

0800df58 <can1_ams_s07_voltages_1_s07v03_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_1_s07v03_encode(double value)
{
 800df58:	b580      	push	{r7, lr}
 800df5a:	b082      	sub	sp, #8
 800df5c:	af00      	add	r7, sp, #0
 800df5e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800df62:	f04f 0200 	mov.w	r2, #0
 800df66:	4b10      	ldr	r3, [pc, #64]	@ (800dfa8 <can1_ams_s07_voltages_1_s07v03_encode+0x50>)
 800df68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800df6c:	f7f2 f930 	bl	80001d0 <__aeabi_dsub>
 800df70:	4602      	mov	r2, r0
 800df72:	460b      	mov	r3, r1
 800df74:	4610      	mov	r0, r2
 800df76:	4619      	mov	r1, r3
 800df78:	a309      	add	r3, pc, #36	@ (adr r3, 800dfa0 <can1_ams_s07_voltages_1_s07v03_encode+0x48>)
 800df7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7e:	f7f2 fc09 	bl	8000794 <__aeabi_ddiv>
 800df82:	4602      	mov	r2, r0
 800df84:	460b      	mov	r3, r1
 800df86:	4610      	mov	r0, r2
 800df88:	4619      	mov	r1, r3
 800df8a:	f7f2 fd9b 	bl	8000ac4 <__aeabi_d2uiz>
 800df8e:	4603      	mov	r3, r0
 800df90:	b2db      	uxtb	r3, r3
}
 800df92:	4618      	mov	r0, r3
 800df94:	3708      	adds	r7, #8
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
 800df9a:	bf00      	nop
 800df9c:	f3af 8000 	nop.w
 800dfa0:	fcce1c58 	.word	0xfcce1c58
 800dfa4:	3f800e6a 	.word	0x3f800e6a
 800dfa8:	40040000 	.word	0x40040000
 800dfac:	00000000 	.word	0x00000000

0800dfb0 <can1_ams_s07_voltages_1_s07v04_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_1_s07v04_encode(double value)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b082      	sub	sp, #8
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800dfba:	f04f 0200 	mov.w	r2, #0
 800dfbe:	4b10      	ldr	r3, [pc, #64]	@ (800e000 <can1_ams_s07_voltages_1_s07v04_encode+0x50>)
 800dfc0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800dfc4:	f7f2 f904 	bl	80001d0 <__aeabi_dsub>
 800dfc8:	4602      	mov	r2, r0
 800dfca:	460b      	mov	r3, r1
 800dfcc:	4610      	mov	r0, r2
 800dfce:	4619      	mov	r1, r3
 800dfd0:	a309      	add	r3, pc, #36	@ (adr r3, 800dff8 <can1_ams_s07_voltages_1_s07v04_encode+0x48>)
 800dfd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd6:	f7f2 fbdd 	bl	8000794 <__aeabi_ddiv>
 800dfda:	4602      	mov	r2, r0
 800dfdc:	460b      	mov	r3, r1
 800dfde:	4610      	mov	r0, r2
 800dfe0:	4619      	mov	r1, r3
 800dfe2:	f7f2 fd6f 	bl	8000ac4 <__aeabi_d2uiz>
 800dfe6:	4603      	mov	r3, r0
 800dfe8:	b2db      	uxtb	r3, r3
}
 800dfea:	4618      	mov	r0, r3
 800dfec:	3708      	adds	r7, #8
 800dfee:	46bd      	mov	sp, r7
 800dff0:	bd80      	pop	{r7, pc}
 800dff2:	bf00      	nop
 800dff4:	f3af 8000 	nop.w
 800dff8:	fcce1c58 	.word	0xfcce1c58
 800dffc:	3f800e6a 	.word	0x3f800e6a
 800e000:	40040000 	.word	0x40040000
 800e004:	00000000 	.word	0x00000000

0800e008 <can1_ams_s07_voltages_1_s07v05_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_1_s07v05_encode(double value)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b082      	sub	sp, #8
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e012:	f04f 0200 	mov.w	r2, #0
 800e016:	4b10      	ldr	r3, [pc, #64]	@ (800e058 <can1_ams_s07_voltages_1_s07v05_encode+0x50>)
 800e018:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e01c:	f7f2 f8d8 	bl	80001d0 <__aeabi_dsub>
 800e020:	4602      	mov	r2, r0
 800e022:	460b      	mov	r3, r1
 800e024:	4610      	mov	r0, r2
 800e026:	4619      	mov	r1, r3
 800e028:	a309      	add	r3, pc, #36	@ (adr r3, 800e050 <can1_ams_s07_voltages_1_s07v05_encode+0x48>)
 800e02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e02e:	f7f2 fbb1 	bl	8000794 <__aeabi_ddiv>
 800e032:	4602      	mov	r2, r0
 800e034:	460b      	mov	r3, r1
 800e036:	4610      	mov	r0, r2
 800e038:	4619      	mov	r1, r3
 800e03a:	f7f2 fd43 	bl	8000ac4 <__aeabi_d2uiz>
 800e03e:	4603      	mov	r3, r0
 800e040:	b2db      	uxtb	r3, r3
}
 800e042:	4618      	mov	r0, r3
 800e044:	3708      	adds	r7, #8
 800e046:	46bd      	mov	sp, r7
 800e048:	bd80      	pop	{r7, pc}
 800e04a:	bf00      	nop
 800e04c:	f3af 8000 	nop.w
 800e050:	fcce1c58 	.word	0xfcce1c58
 800e054:	3f800e6a 	.word	0x3f800e6a
 800e058:	40040000 	.word	0x40040000
 800e05c:	00000000 	.word	0x00000000

0800e060 <can1_ams_s07_voltages_1_s07v06_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_1_s07v06_encode(double value)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b082      	sub	sp, #8
 800e064:	af00      	add	r7, sp, #0
 800e066:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e06a:	f04f 0200 	mov.w	r2, #0
 800e06e:	4b10      	ldr	r3, [pc, #64]	@ (800e0b0 <can1_ams_s07_voltages_1_s07v06_encode+0x50>)
 800e070:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e074:	f7f2 f8ac 	bl	80001d0 <__aeabi_dsub>
 800e078:	4602      	mov	r2, r0
 800e07a:	460b      	mov	r3, r1
 800e07c:	4610      	mov	r0, r2
 800e07e:	4619      	mov	r1, r3
 800e080:	a309      	add	r3, pc, #36	@ (adr r3, 800e0a8 <can1_ams_s07_voltages_1_s07v06_encode+0x48>)
 800e082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e086:	f7f2 fb85 	bl	8000794 <__aeabi_ddiv>
 800e08a:	4602      	mov	r2, r0
 800e08c:	460b      	mov	r3, r1
 800e08e:	4610      	mov	r0, r2
 800e090:	4619      	mov	r1, r3
 800e092:	f7f2 fd17 	bl	8000ac4 <__aeabi_d2uiz>
 800e096:	4603      	mov	r3, r0
 800e098:	b2db      	uxtb	r3, r3
}
 800e09a:	4618      	mov	r0, r3
 800e09c:	3708      	adds	r7, #8
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}
 800e0a2:	bf00      	nop
 800e0a4:	f3af 8000 	nop.w
 800e0a8:	fcce1c58 	.word	0xfcce1c58
 800e0ac:	3f800e6a 	.word	0x3f800e6a
 800e0b0:	40040000 	.word	0x40040000

0800e0b4 <can1_ams_s07_voltages_2_pack>:

int can1_ams_s07_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s07_voltages_2_t *src_p,
    size_t size)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b084      	sub	sp, #16
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	60f8      	str	r0, [r7, #12]
 800e0bc:	60b9      	str	r1, [r7, #8]
 800e0be:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2b04      	cmp	r3, #4
 800e0c4:	d802      	bhi.n	800e0cc <can1_ams_s07_voltages_2_pack+0x18>
        return (-EINVAL);
 800e0c6:	f06f 0315 	mvn.w	r3, #21
 800e0ca:	e058      	b.n	800e17e <can1_ams_s07_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800e0cc:	2205      	movs	r2, #5
 800e0ce:	2100      	movs	r1, #0
 800e0d0:	68f8      	ldr	r0, [r7, #12]
 800e0d2:	f002 fb9d 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s07v07, 0u, 0xffu);
 800e0d6:	68bb      	ldr	r3, [r7, #8]
 800e0d8:	781b      	ldrb	r3, [r3, #0]
 800e0da:	22ff      	movs	r2, #255	@ 0xff
 800e0dc:	2100      	movs	r1, #0
 800e0de:	4618      	mov	r0, r3
 800e0e0:	f7fb f868 	bl	80091b4 <pack_left_shift_u8>
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	461a      	mov	r2, r3
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	4313      	orrs	r3, r2
 800e0ee:	b2da      	uxtb	r2, r3
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s07v08, 0u, 0xffu);
 800e0f4:	68bb      	ldr	r3, [r7, #8]
 800e0f6:	785b      	ldrb	r3, [r3, #1]
 800e0f8:	22ff      	movs	r2, #255	@ 0xff
 800e0fa:	2100      	movs	r1, #0
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	f7fb f859 	bl	80091b4 <pack_left_shift_u8>
 800e102:	4603      	mov	r3, r0
 800e104:	4619      	mov	r1, r3
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	3301      	adds	r3, #1
 800e10a:	781a      	ldrb	r2, [r3, #0]
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	3301      	adds	r3, #1
 800e110:	430a      	orrs	r2, r1
 800e112:	b2d2      	uxtb	r2, r2
 800e114:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s07v09, 0u, 0xffu);
 800e116:	68bb      	ldr	r3, [r7, #8]
 800e118:	789b      	ldrb	r3, [r3, #2]
 800e11a:	22ff      	movs	r2, #255	@ 0xff
 800e11c:	2100      	movs	r1, #0
 800e11e:	4618      	mov	r0, r3
 800e120:	f7fb f848 	bl	80091b4 <pack_left_shift_u8>
 800e124:	4603      	mov	r3, r0
 800e126:	4619      	mov	r1, r3
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	3302      	adds	r3, #2
 800e12c:	781a      	ldrb	r2, [r3, #0]
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	3302      	adds	r3, #2
 800e132:	430a      	orrs	r2, r1
 800e134:	b2d2      	uxtb	r2, r2
 800e136:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s07v10, 0u, 0xffu);
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	78db      	ldrb	r3, [r3, #3]
 800e13c:	22ff      	movs	r2, #255	@ 0xff
 800e13e:	2100      	movs	r1, #0
 800e140:	4618      	mov	r0, r3
 800e142:	f7fb f837 	bl	80091b4 <pack_left_shift_u8>
 800e146:	4603      	mov	r3, r0
 800e148:	4619      	mov	r1, r3
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	3303      	adds	r3, #3
 800e14e:	781a      	ldrb	r2, [r3, #0]
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	3303      	adds	r3, #3
 800e154:	430a      	orrs	r2, r1
 800e156:	b2d2      	uxtb	r2, r2
 800e158:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s07v11, 0u, 0xffu);
 800e15a:	68bb      	ldr	r3, [r7, #8]
 800e15c:	791b      	ldrb	r3, [r3, #4]
 800e15e:	22ff      	movs	r2, #255	@ 0xff
 800e160:	2100      	movs	r1, #0
 800e162:	4618      	mov	r0, r3
 800e164:	f7fb f826 	bl	80091b4 <pack_left_shift_u8>
 800e168:	4603      	mov	r3, r0
 800e16a:	4619      	mov	r1, r3
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	3304      	adds	r3, #4
 800e170:	781a      	ldrb	r2, [r3, #0]
 800e172:	68fb      	ldr	r3, [r7, #12]
 800e174:	3304      	adds	r3, #4
 800e176:	430a      	orrs	r2, r1
 800e178:	b2d2      	uxtb	r2, r2
 800e17a:	701a      	strb	r2, [r3, #0]

    return (5);
 800e17c:	2305      	movs	r3, #5
}
 800e17e:	4618      	mov	r0, r3
 800e180:	3710      	adds	r7, #16
 800e182:	46bd      	mov	sp, r7
 800e184:	bd80      	pop	{r7, pc}
	...

0800e188 <can1_ams_s07_voltages_2_s07v07_encode>:

    return 0;
}

uint8_t can1_ams_s07_voltages_2_s07v07_encode(double value)
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b082      	sub	sp, #8
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e192:	f04f 0200 	mov.w	r2, #0
 800e196:	4b10      	ldr	r3, [pc, #64]	@ (800e1d8 <can1_ams_s07_voltages_2_s07v07_encode+0x50>)
 800e198:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e19c:	f7f2 f818 	bl	80001d0 <__aeabi_dsub>
 800e1a0:	4602      	mov	r2, r0
 800e1a2:	460b      	mov	r3, r1
 800e1a4:	4610      	mov	r0, r2
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	a309      	add	r3, pc, #36	@ (adr r3, 800e1d0 <can1_ams_s07_voltages_2_s07v07_encode+0x48>)
 800e1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ae:	f7f2 faf1 	bl	8000794 <__aeabi_ddiv>
 800e1b2:	4602      	mov	r2, r0
 800e1b4:	460b      	mov	r3, r1
 800e1b6:	4610      	mov	r0, r2
 800e1b8:	4619      	mov	r1, r3
 800e1ba:	f7f2 fc83 	bl	8000ac4 <__aeabi_d2uiz>
 800e1be:	4603      	mov	r3, r0
 800e1c0:	b2db      	uxtb	r3, r3
}
 800e1c2:	4618      	mov	r0, r3
 800e1c4:	3708      	adds	r7, #8
 800e1c6:	46bd      	mov	sp, r7
 800e1c8:	bd80      	pop	{r7, pc}
 800e1ca:	bf00      	nop
 800e1cc:	f3af 8000 	nop.w
 800e1d0:	fcce1c58 	.word	0xfcce1c58
 800e1d4:	3f800e6a 	.word	0x3f800e6a
 800e1d8:	40040000 	.word	0x40040000
 800e1dc:	00000000 	.word	0x00000000

0800e1e0 <can1_ams_s07_voltages_2_s07v08_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_2_s07v08_encode(double value)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b082      	sub	sp, #8
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e1ea:	f04f 0200 	mov.w	r2, #0
 800e1ee:	4b10      	ldr	r3, [pc, #64]	@ (800e230 <can1_ams_s07_voltages_2_s07v08_encode+0x50>)
 800e1f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e1f4:	f7f1 ffec 	bl	80001d0 <__aeabi_dsub>
 800e1f8:	4602      	mov	r2, r0
 800e1fa:	460b      	mov	r3, r1
 800e1fc:	4610      	mov	r0, r2
 800e1fe:	4619      	mov	r1, r3
 800e200:	a309      	add	r3, pc, #36	@ (adr r3, 800e228 <can1_ams_s07_voltages_2_s07v08_encode+0x48>)
 800e202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e206:	f7f2 fac5 	bl	8000794 <__aeabi_ddiv>
 800e20a:	4602      	mov	r2, r0
 800e20c:	460b      	mov	r3, r1
 800e20e:	4610      	mov	r0, r2
 800e210:	4619      	mov	r1, r3
 800e212:	f7f2 fc57 	bl	8000ac4 <__aeabi_d2uiz>
 800e216:	4603      	mov	r3, r0
 800e218:	b2db      	uxtb	r3, r3
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	3708      	adds	r7, #8
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}
 800e222:	bf00      	nop
 800e224:	f3af 8000 	nop.w
 800e228:	fcce1c58 	.word	0xfcce1c58
 800e22c:	3f800e6a 	.word	0x3f800e6a
 800e230:	40040000 	.word	0x40040000
 800e234:	00000000 	.word	0x00000000

0800e238 <can1_ams_s07_voltages_2_s07v09_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_2_s07v09_encode(double value)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b082      	sub	sp, #8
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e242:	f04f 0200 	mov.w	r2, #0
 800e246:	4b10      	ldr	r3, [pc, #64]	@ (800e288 <can1_ams_s07_voltages_2_s07v09_encode+0x50>)
 800e248:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e24c:	f7f1 ffc0 	bl	80001d0 <__aeabi_dsub>
 800e250:	4602      	mov	r2, r0
 800e252:	460b      	mov	r3, r1
 800e254:	4610      	mov	r0, r2
 800e256:	4619      	mov	r1, r3
 800e258:	a309      	add	r3, pc, #36	@ (adr r3, 800e280 <can1_ams_s07_voltages_2_s07v09_encode+0x48>)
 800e25a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e25e:	f7f2 fa99 	bl	8000794 <__aeabi_ddiv>
 800e262:	4602      	mov	r2, r0
 800e264:	460b      	mov	r3, r1
 800e266:	4610      	mov	r0, r2
 800e268:	4619      	mov	r1, r3
 800e26a:	f7f2 fc2b 	bl	8000ac4 <__aeabi_d2uiz>
 800e26e:	4603      	mov	r3, r0
 800e270:	b2db      	uxtb	r3, r3
}
 800e272:	4618      	mov	r0, r3
 800e274:	3708      	adds	r7, #8
 800e276:	46bd      	mov	sp, r7
 800e278:	bd80      	pop	{r7, pc}
 800e27a:	bf00      	nop
 800e27c:	f3af 8000 	nop.w
 800e280:	fcce1c58 	.word	0xfcce1c58
 800e284:	3f800e6a 	.word	0x3f800e6a
 800e288:	40040000 	.word	0x40040000
 800e28c:	00000000 	.word	0x00000000

0800e290 <can1_ams_s07_voltages_2_s07v10_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_2_s07v10_encode(double value)
{
 800e290:	b580      	push	{r7, lr}
 800e292:	b082      	sub	sp, #8
 800e294:	af00      	add	r7, sp, #0
 800e296:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e29a:	f04f 0200 	mov.w	r2, #0
 800e29e:	4b10      	ldr	r3, [pc, #64]	@ (800e2e0 <can1_ams_s07_voltages_2_s07v10_encode+0x50>)
 800e2a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e2a4:	f7f1 ff94 	bl	80001d0 <__aeabi_dsub>
 800e2a8:	4602      	mov	r2, r0
 800e2aa:	460b      	mov	r3, r1
 800e2ac:	4610      	mov	r0, r2
 800e2ae:	4619      	mov	r1, r3
 800e2b0:	a309      	add	r3, pc, #36	@ (adr r3, 800e2d8 <can1_ams_s07_voltages_2_s07v10_encode+0x48>)
 800e2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2b6:	f7f2 fa6d 	bl	8000794 <__aeabi_ddiv>
 800e2ba:	4602      	mov	r2, r0
 800e2bc:	460b      	mov	r3, r1
 800e2be:	4610      	mov	r0, r2
 800e2c0:	4619      	mov	r1, r3
 800e2c2:	f7f2 fbff 	bl	8000ac4 <__aeabi_d2uiz>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	b2db      	uxtb	r3, r3
}
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	3708      	adds	r7, #8
 800e2ce:	46bd      	mov	sp, r7
 800e2d0:	bd80      	pop	{r7, pc}
 800e2d2:	bf00      	nop
 800e2d4:	f3af 8000 	nop.w
 800e2d8:	fcce1c58 	.word	0xfcce1c58
 800e2dc:	3f800e6a 	.word	0x3f800e6a
 800e2e0:	40040000 	.word	0x40040000
 800e2e4:	00000000 	.word	0x00000000

0800e2e8 <can1_ams_s07_voltages_2_s07v11_encode>:

    return (true);
}

uint8_t can1_ams_s07_voltages_2_s07v11_encode(double value)
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b082      	sub	sp, #8
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e2f2:	f04f 0200 	mov.w	r2, #0
 800e2f6:	4b10      	ldr	r3, [pc, #64]	@ (800e338 <can1_ams_s07_voltages_2_s07v11_encode+0x50>)
 800e2f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e2fc:	f7f1 ff68 	bl	80001d0 <__aeabi_dsub>
 800e300:	4602      	mov	r2, r0
 800e302:	460b      	mov	r3, r1
 800e304:	4610      	mov	r0, r2
 800e306:	4619      	mov	r1, r3
 800e308:	a309      	add	r3, pc, #36	@ (adr r3, 800e330 <can1_ams_s07_voltages_2_s07v11_encode+0x48>)
 800e30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e30e:	f7f2 fa41 	bl	8000794 <__aeabi_ddiv>
 800e312:	4602      	mov	r2, r0
 800e314:	460b      	mov	r3, r1
 800e316:	4610      	mov	r0, r2
 800e318:	4619      	mov	r1, r3
 800e31a:	f7f2 fbd3 	bl	8000ac4 <__aeabi_d2uiz>
 800e31e:	4603      	mov	r3, r0
 800e320:	b2db      	uxtb	r3, r3
}
 800e322:	4618      	mov	r0, r3
 800e324:	3708      	adds	r7, #8
 800e326:	46bd      	mov	sp, r7
 800e328:	bd80      	pop	{r7, pc}
 800e32a:	bf00      	nop
 800e32c:	f3af 8000 	nop.w
 800e330:	fcce1c58 	.word	0xfcce1c58
 800e334:	3f800e6a 	.word	0x3f800e6a
 800e338:	40040000 	.word	0x40040000

0800e33c <can1_ams_s08_voltages_1_pack>:

int can1_ams_s08_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s08_voltages_1_t *src_p,
    size_t size)
{
 800e33c:	b580      	push	{r7, lr}
 800e33e:	b084      	sub	sp, #16
 800e340:	af00      	add	r7, sp, #0
 800e342:	60f8      	str	r0, [r7, #12]
 800e344:	60b9      	str	r1, [r7, #8]
 800e346:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	2b05      	cmp	r3, #5
 800e34c:	d802      	bhi.n	800e354 <can1_ams_s08_voltages_1_pack+0x18>
        return (-EINVAL);
 800e34e:	f06f 0315 	mvn.w	r3, #21
 800e352:	e069      	b.n	800e428 <can1_ams_s08_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800e354:	2206      	movs	r2, #6
 800e356:	2100      	movs	r1, #0
 800e358:	68f8      	ldr	r0, [r7, #12]
 800e35a:	f002 fa59 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s08v01, 0u, 0xffu);
 800e35e:	68bb      	ldr	r3, [r7, #8]
 800e360:	781b      	ldrb	r3, [r3, #0]
 800e362:	22ff      	movs	r2, #255	@ 0xff
 800e364:	2100      	movs	r1, #0
 800e366:	4618      	mov	r0, r3
 800e368:	f7fa ff24 	bl	80091b4 <pack_left_shift_u8>
 800e36c:	4603      	mov	r3, r0
 800e36e:	461a      	mov	r2, r3
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	781b      	ldrb	r3, [r3, #0]
 800e374:	4313      	orrs	r3, r2
 800e376:	b2da      	uxtb	r2, r3
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s08v02, 0u, 0xffu);
 800e37c:	68bb      	ldr	r3, [r7, #8]
 800e37e:	785b      	ldrb	r3, [r3, #1]
 800e380:	22ff      	movs	r2, #255	@ 0xff
 800e382:	2100      	movs	r1, #0
 800e384:	4618      	mov	r0, r3
 800e386:	f7fa ff15 	bl	80091b4 <pack_left_shift_u8>
 800e38a:	4603      	mov	r3, r0
 800e38c:	4619      	mov	r1, r3
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	3301      	adds	r3, #1
 800e392:	781a      	ldrb	r2, [r3, #0]
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	3301      	adds	r3, #1
 800e398:	430a      	orrs	r2, r1
 800e39a:	b2d2      	uxtb	r2, r2
 800e39c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s08v03, 0u, 0xffu);
 800e39e:	68bb      	ldr	r3, [r7, #8]
 800e3a0:	789b      	ldrb	r3, [r3, #2]
 800e3a2:	22ff      	movs	r2, #255	@ 0xff
 800e3a4:	2100      	movs	r1, #0
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	f7fa ff04 	bl	80091b4 <pack_left_shift_u8>
 800e3ac:	4603      	mov	r3, r0
 800e3ae:	4619      	mov	r1, r3
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	3302      	adds	r3, #2
 800e3b4:	781a      	ldrb	r2, [r3, #0]
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	3302      	adds	r3, #2
 800e3ba:	430a      	orrs	r2, r1
 800e3bc:	b2d2      	uxtb	r2, r2
 800e3be:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s08v04, 0u, 0xffu);
 800e3c0:	68bb      	ldr	r3, [r7, #8]
 800e3c2:	78db      	ldrb	r3, [r3, #3]
 800e3c4:	22ff      	movs	r2, #255	@ 0xff
 800e3c6:	2100      	movs	r1, #0
 800e3c8:	4618      	mov	r0, r3
 800e3ca:	f7fa fef3 	bl	80091b4 <pack_left_shift_u8>
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	4619      	mov	r1, r3
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	3303      	adds	r3, #3
 800e3d6:	781a      	ldrb	r2, [r3, #0]
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	3303      	adds	r3, #3
 800e3dc:	430a      	orrs	r2, r1
 800e3de:	b2d2      	uxtb	r2, r2
 800e3e0:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s08v05, 0u, 0xffu);
 800e3e2:	68bb      	ldr	r3, [r7, #8]
 800e3e4:	791b      	ldrb	r3, [r3, #4]
 800e3e6:	22ff      	movs	r2, #255	@ 0xff
 800e3e8:	2100      	movs	r1, #0
 800e3ea:	4618      	mov	r0, r3
 800e3ec:	f7fa fee2 	bl	80091b4 <pack_left_shift_u8>
 800e3f0:	4603      	mov	r3, r0
 800e3f2:	4619      	mov	r1, r3
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	3304      	adds	r3, #4
 800e3f8:	781a      	ldrb	r2, [r3, #0]
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	3304      	adds	r3, #4
 800e3fe:	430a      	orrs	r2, r1
 800e400:	b2d2      	uxtb	r2, r2
 800e402:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s08v06, 0u, 0xffu);
 800e404:	68bb      	ldr	r3, [r7, #8]
 800e406:	795b      	ldrb	r3, [r3, #5]
 800e408:	22ff      	movs	r2, #255	@ 0xff
 800e40a:	2100      	movs	r1, #0
 800e40c:	4618      	mov	r0, r3
 800e40e:	f7fa fed1 	bl	80091b4 <pack_left_shift_u8>
 800e412:	4603      	mov	r3, r0
 800e414:	4619      	mov	r1, r3
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	3305      	adds	r3, #5
 800e41a:	781a      	ldrb	r2, [r3, #0]
 800e41c:	68fb      	ldr	r3, [r7, #12]
 800e41e:	3305      	adds	r3, #5
 800e420:	430a      	orrs	r2, r1
 800e422:	b2d2      	uxtb	r2, r2
 800e424:	701a      	strb	r2, [r3, #0]

    return (6);
 800e426:	2306      	movs	r3, #6
}
 800e428:	4618      	mov	r0, r3
 800e42a:	3710      	adds	r7, #16
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}

0800e430 <can1_ams_s08_voltages_1_s08v01_encode>:

    return 0;
}

uint8_t can1_ams_s08_voltages_1_s08v01_encode(double value)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b082      	sub	sp, #8
 800e434:	af00      	add	r7, sp, #0
 800e436:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e43a:	f04f 0200 	mov.w	r2, #0
 800e43e:	4b10      	ldr	r3, [pc, #64]	@ (800e480 <can1_ams_s08_voltages_1_s08v01_encode+0x50>)
 800e440:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e444:	f7f1 fec4 	bl	80001d0 <__aeabi_dsub>
 800e448:	4602      	mov	r2, r0
 800e44a:	460b      	mov	r3, r1
 800e44c:	4610      	mov	r0, r2
 800e44e:	4619      	mov	r1, r3
 800e450:	a309      	add	r3, pc, #36	@ (adr r3, 800e478 <can1_ams_s08_voltages_1_s08v01_encode+0x48>)
 800e452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e456:	f7f2 f99d 	bl	8000794 <__aeabi_ddiv>
 800e45a:	4602      	mov	r2, r0
 800e45c:	460b      	mov	r3, r1
 800e45e:	4610      	mov	r0, r2
 800e460:	4619      	mov	r1, r3
 800e462:	f7f2 fb2f 	bl	8000ac4 <__aeabi_d2uiz>
 800e466:	4603      	mov	r3, r0
 800e468:	b2db      	uxtb	r3, r3
}
 800e46a:	4618      	mov	r0, r3
 800e46c:	3708      	adds	r7, #8
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}
 800e472:	bf00      	nop
 800e474:	f3af 8000 	nop.w
 800e478:	fcce1c58 	.word	0xfcce1c58
 800e47c:	3f800e6a 	.word	0x3f800e6a
 800e480:	40040000 	.word	0x40040000
 800e484:	00000000 	.word	0x00000000

0800e488 <can1_ams_s08_voltages_1_s08v02_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_1_s08v02_encode(double value)
{
 800e488:	b580      	push	{r7, lr}
 800e48a:	b082      	sub	sp, #8
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e492:	f04f 0200 	mov.w	r2, #0
 800e496:	4b10      	ldr	r3, [pc, #64]	@ (800e4d8 <can1_ams_s08_voltages_1_s08v02_encode+0x50>)
 800e498:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e49c:	f7f1 fe98 	bl	80001d0 <__aeabi_dsub>
 800e4a0:	4602      	mov	r2, r0
 800e4a2:	460b      	mov	r3, r1
 800e4a4:	4610      	mov	r0, r2
 800e4a6:	4619      	mov	r1, r3
 800e4a8:	a309      	add	r3, pc, #36	@ (adr r3, 800e4d0 <can1_ams_s08_voltages_1_s08v02_encode+0x48>)
 800e4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ae:	f7f2 f971 	bl	8000794 <__aeabi_ddiv>
 800e4b2:	4602      	mov	r2, r0
 800e4b4:	460b      	mov	r3, r1
 800e4b6:	4610      	mov	r0, r2
 800e4b8:	4619      	mov	r1, r3
 800e4ba:	f7f2 fb03 	bl	8000ac4 <__aeabi_d2uiz>
 800e4be:	4603      	mov	r3, r0
 800e4c0:	b2db      	uxtb	r3, r3
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3708      	adds	r7, #8
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}
 800e4ca:	bf00      	nop
 800e4cc:	f3af 8000 	nop.w
 800e4d0:	fcce1c58 	.word	0xfcce1c58
 800e4d4:	3f800e6a 	.word	0x3f800e6a
 800e4d8:	40040000 	.word	0x40040000
 800e4dc:	00000000 	.word	0x00000000

0800e4e0 <can1_ams_s08_voltages_1_s08v03_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_1_s08v03_encode(double value)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b082      	sub	sp, #8
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e4ea:	f04f 0200 	mov.w	r2, #0
 800e4ee:	4b10      	ldr	r3, [pc, #64]	@ (800e530 <can1_ams_s08_voltages_1_s08v03_encode+0x50>)
 800e4f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e4f4:	f7f1 fe6c 	bl	80001d0 <__aeabi_dsub>
 800e4f8:	4602      	mov	r2, r0
 800e4fa:	460b      	mov	r3, r1
 800e4fc:	4610      	mov	r0, r2
 800e4fe:	4619      	mov	r1, r3
 800e500:	a309      	add	r3, pc, #36	@ (adr r3, 800e528 <can1_ams_s08_voltages_1_s08v03_encode+0x48>)
 800e502:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e506:	f7f2 f945 	bl	8000794 <__aeabi_ddiv>
 800e50a:	4602      	mov	r2, r0
 800e50c:	460b      	mov	r3, r1
 800e50e:	4610      	mov	r0, r2
 800e510:	4619      	mov	r1, r3
 800e512:	f7f2 fad7 	bl	8000ac4 <__aeabi_d2uiz>
 800e516:	4603      	mov	r3, r0
 800e518:	b2db      	uxtb	r3, r3
}
 800e51a:	4618      	mov	r0, r3
 800e51c:	3708      	adds	r7, #8
 800e51e:	46bd      	mov	sp, r7
 800e520:	bd80      	pop	{r7, pc}
 800e522:	bf00      	nop
 800e524:	f3af 8000 	nop.w
 800e528:	fcce1c58 	.word	0xfcce1c58
 800e52c:	3f800e6a 	.word	0x3f800e6a
 800e530:	40040000 	.word	0x40040000
 800e534:	00000000 	.word	0x00000000

0800e538 <can1_ams_s08_voltages_1_s08v04_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_1_s08v04_encode(double value)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e542:	f04f 0200 	mov.w	r2, #0
 800e546:	4b10      	ldr	r3, [pc, #64]	@ (800e588 <can1_ams_s08_voltages_1_s08v04_encode+0x50>)
 800e548:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e54c:	f7f1 fe40 	bl	80001d0 <__aeabi_dsub>
 800e550:	4602      	mov	r2, r0
 800e552:	460b      	mov	r3, r1
 800e554:	4610      	mov	r0, r2
 800e556:	4619      	mov	r1, r3
 800e558:	a309      	add	r3, pc, #36	@ (adr r3, 800e580 <can1_ams_s08_voltages_1_s08v04_encode+0x48>)
 800e55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55e:	f7f2 f919 	bl	8000794 <__aeabi_ddiv>
 800e562:	4602      	mov	r2, r0
 800e564:	460b      	mov	r3, r1
 800e566:	4610      	mov	r0, r2
 800e568:	4619      	mov	r1, r3
 800e56a:	f7f2 faab 	bl	8000ac4 <__aeabi_d2uiz>
 800e56e:	4603      	mov	r3, r0
 800e570:	b2db      	uxtb	r3, r3
}
 800e572:	4618      	mov	r0, r3
 800e574:	3708      	adds	r7, #8
 800e576:	46bd      	mov	sp, r7
 800e578:	bd80      	pop	{r7, pc}
 800e57a:	bf00      	nop
 800e57c:	f3af 8000 	nop.w
 800e580:	fcce1c58 	.word	0xfcce1c58
 800e584:	3f800e6a 	.word	0x3f800e6a
 800e588:	40040000 	.word	0x40040000
 800e58c:	00000000 	.word	0x00000000

0800e590 <can1_ams_s08_voltages_1_s08v05_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_1_s08v05_encode(double value)
{
 800e590:	b580      	push	{r7, lr}
 800e592:	b082      	sub	sp, #8
 800e594:	af00      	add	r7, sp, #0
 800e596:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e59a:	f04f 0200 	mov.w	r2, #0
 800e59e:	4b10      	ldr	r3, [pc, #64]	@ (800e5e0 <can1_ams_s08_voltages_1_s08v05_encode+0x50>)
 800e5a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e5a4:	f7f1 fe14 	bl	80001d0 <__aeabi_dsub>
 800e5a8:	4602      	mov	r2, r0
 800e5aa:	460b      	mov	r3, r1
 800e5ac:	4610      	mov	r0, r2
 800e5ae:	4619      	mov	r1, r3
 800e5b0:	a309      	add	r3, pc, #36	@ (adr r3, 800e5d8 <can1_ams_s08_voltages_1_s08v05_encode+0x48>)
 800e5b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b6:	f7f2 f8ed 	bl	8000794 <__aeabi_ddiv>
 800e5ba:	4602      	mov	r2, r0
 800e5bc:	460b      	mov	r3, r1
 800e5be:	4610      	mov	r0, r2
 800e5c0:	4619      	mov	r1, r3
 800e5c2:	f7f2 fa7f 	bl	8000ac4 <__aeabi_d2uiz>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	b2db      	uxtb	r3, r3
}
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	3708      	adds	r7, #8
 800e5ce:	46bd      	mov	sp, r7
 800e5d0:	bd80      	pop	{r7, pc}
 800e5d2:	bf00      	nop
 800e5d4:	f3af 8000 	nop.w
 800e5d8:	fcce1c58 	.word	0xfcce1c58
 800e5dc:	3f800e6a 	.word	0x3f800e6a
 800e5e0:	40040000 	.word	0x40040000
 800e5e4:	00000000 	.word	0x00000000

0800e5e8 <can1_ams_s08_voltages_1_s08v06_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_1_s08v06_encode(double value)
{
 800e5e8:	b580      	push	{r7, lr}
 800e5ea:	b082      	sub	sp, #8
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e5f2:	f04f 0200 	mov.w	r2, #0
 800e5f6:	4b10      	ldr	r3, [pc, #64]	@ (800e638 <can1_ams_s08_voltages_1_s08v06_encode+0x50>)
 800e5f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e5fc:	f7f1 fde8 	bl	80001d0 <__aeabi_dsub>
 800e600:	4602      	mov	r2, r0
 800e602:	460b      	mov	r3, r1
 800e604:	4610      	mov	r0, r2
 800e606:	4619      	mov	r1, r3
 800e608:	a309      	add	r3, pc, #36	@ (adr r3, 800e630 <can1_ams_s08_voltages_1_s08v06_encode+0x48>)
 800e60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e60e:	f7f2 f8c1 	bl	8000794 <__aeabi_ddiv>
 800e612:	4602      	mov	r2, r0
 800e614:	460b      	mov	r3, r1
 800e616:	4610      	mov	r0, r2
 800e618:	4619      	mov	r1, r3
 800e61a:	f7f2 fa53 	bl	8000ac4 <__aeabi_d2uiz>
 800e61e:	4603      	mov	r3, r0
 800e620:	b2db      	uxtb	r3, r3
}
 800e622:	4618      	mov	r0, r3
 800e624:	3708      	adds	r7, #8
 800e626:	46bd      	mov	sp, r7
 800e628:	bd80      	pop	{r7, pc}
 800e62a:	bf00      	nop
 800e62c:	f3af 8000 	nop.w
 800e630:	fcce1c58 	.word	0xfcce1c58
 800e634:	3f800e6a 	.word	0x3f800e6a
 800e638:	40040000 	.word	0x40040000

0800e63c <can1_ams_s08_voltages_2_pack>:

int can1_ams_s08_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s08_voltages_2_t *src_p,
    size_t size)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b084      	sub	sp, #16
 800e640:	af00      	add	r7, sp, #0
 800e642:	60f8      	str	r0, [r7, #12]
 800e644:	60b9      	str	r1, [r7, #8]
 800e646:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	2b04      	cmp	r3, #4
 800e64c:	d802      	bhi.n	800e654 <can1_ams_s08_voltages_2_pack+0x18>
        return (-EINVAL);
 800e64e:	f06f 0315 	mvn.w	r3, #21
 800e652:	e058      	b.n	800e706 <can1_ams_s08_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800e654:	2205      	movs	r2, #5
 800e656:	2100      	movs	r1, #0
 800e658:	68f8      	ldr	r0, [r7, #12]
 800e65a:	f002 f8d9 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s08v07, 0u, 0xffu);
 800e65e:	68bb      	ldr	r3, [r7, #8]
 800e660:	781b      	ldrb	r3, [r3, #0]
 800e662:	22ff      	movs	r2, #255	@ 0xff
 800e664:	2100      	movs	r1, #0
 800e666:	4618      	mov	r0, r3
 800e668:	f7fa fda4 	bl	80091b4 <pack_left_shift_u8>
 800e66c:	4603      	mov	r3, r0
 800e66e:	461a      	mov	r2, r3
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	781b      	ldrb	r3, [r3, #0]
 800e674:	4313      	orrs	r3, r2
 800e676:	b2da      	uxtb	r2, r3
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s08v08, 0u, 0xffu);
 800e67c:	68bb      	ldr	r3, [r7, #8]
 800e67e:	785b      	ldrb	r3, [r3, #1]
 800e680:	22ff      	movs	r2, #255	@ 0xff
 800e682:	2100      	movs	r1, #0
 800e684:	4618      	mov	r0, r3
 800e686:	f7fa fd95 	bl	80091b4 <pack_left_shift_u8>
 800e68a:	4603      	mov	r3, r0
 800e68c:	4619      	mov	r1, r3
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	3301      	adds	r3, #1
 800e692:	781a      	ldrb	r2, [r3, #0]
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	3301      	adds	r3, #1
 800e698:	430a      	orrs	r2, r1
 800e69a:	b2d2      	uxtb	r2, r2
 800e69c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s08v09, 0u, 0xffu);
 800e69e:	68bb      	ldr	r3, [r7, #8]
 800e6a0:	789b      	ldrb	r3, [r3, #2]
 800e6a2:	22ff      	movs	r2, #255	@ 0xff
 800e6a4:	2100      	movs	r1, #0
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	f7fa fd84 	bl	80091b4 <pack_left_shift_u8>
 800e6ac:	4603      	mov	r3, r0
 800e6ae:	4619      	mov	r1, r3
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	3302      	adds	r3, #2
 800e6b4:	781a      	ldrb	r2, [r3, #0]
 800e6b6:	68fb      	ldr	r3, [r7, #12]
 800e6b8:	3302      	adds	r3, #2
 800e6ba:	430a      	orrs	r2, r1
 800e6bc:	b2d2      	uxtb	r2, r2
 800e6be:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s08v10, 0u, 0xffu);
 800e6c0:	68bb      	ldr	r3, [r7, #8]
 800e6c2:	78db      	ldrb	r3, [r3, #3]
 800e6c4:	22ff      	movs	r2, #255	@ 0xff
 800e6c6:	2100      	movs	r1, #0
 800e6c8:	4618      	mov	r0, r3
 800e6ca:	f7fa fd73 	bl	80091b4 <pack_left_shift_u8>
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	68fb      	ldr	r3, [r7, #12]
 800e6d4:	3303      	adds	r3, #3
 800e6d6:	781a      	ldrb	r2, [r3, #0]
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	3303      	adds	r3, #3
 800e6dc:	430a      	orrs	r2, r1
 800e6de:	b2d2      	uxtb	r2, r2
 800e6e0:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s08v11, 0u, 0xffu);
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	791b      	ldrb	r3, [r3, #4]
 800e6e6:	22ff      	movs	r2, #255	@ 0xff
 800e6e8:	2100      	movs	r1, #0
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	f7fa fd62 	bl	80091b4 <pack_left_shift_u8>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	4619      	mov	r1, r3
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	3304      	adds	r3, #4
 800e6f8:	781a      	ldrb	r2, [r3, #0]
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	3304      	adds	r3, #4
 800e6fe:	430a      	orrs	r2, r1
 800e700:	b2d2      	uxtb	r2, r2
 800e702:	701a      	strb	r2, [r3, #0]

    return (5);
 800e704:	2305      	movs	r3, #5
}
 800e706:	4618      	mov	r0, r3
 800e708:	3710      	adds	r7, #16
 800e70a:	46bd      	mov	sp, r7
 800e70c:	bd80      	pop	{r7, pc}
	...

0800e710 <can1_ams_s08_voltages_2_s08v07_encode>:

    return 0;
}

uint8_t can1_ams_s08_voltages_2_s08v07_encode(double value)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b082      	sub	sp, #8
 800e714:	af00      	add	r7, sp, #0
 800e716:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e71a:	f04f 0200 	mov.w	r2, #0
 800e71e:	4b10      	ldr	r3, [pc, #64]	@ (800e760 <can1_ams_s08_voltages_2_s08v07_encode+0x50>)
 800e720:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e724:	f7f1 fd54 	bl	80001d0 <__aeabi_dsub>
 800e728:	4602      	mov	r2, r0
 800e72a:	460b      	mov	r3, r1
 800e72c:	4610      	mov	r0, r2
 800e72e:	4619      	mov	r1, r3
 800e730:	a309      	add	r3, pc, #36	@ (adr r3, 800e758 <can1_ams_s08_voltages_2_s08v07_encode+0x48>)
 800e732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e736:	f7f2 f82d 	bl	8000794 <__aeabi_ddiv>
 800e73a:	4602      	mov	r2, r0
 800e73c:	460b      	mov	r3, r1
 800e73e:	4610      	mov	r0, r2
 800e740:	4619      	mov	r1, r3
 800e742:	f7f2 f9bf 	bl	8000ac4 <__aeabi_d2uiz>
 800e746:	4603      	mov	r3, r0
 800e748:	b2db      	uxtb	r3, r3
}
 800e74a:	4618      	mov	r0, r3
 800e74c:	3708      	adds	r7, #8
 800e74e:	46bd      	mov	sp, r7
 800e750:	bd80      	pop	{r7, pc}
 800e752:	bf00      	nop
 800e754:	f3af 8000 	nop.w
 800e758:	fcce1c58 	.word	0xfcce1c58
 800e75c:	3f800e6a 	.word	0x3f800e6a
 800e760:	40040000 	.word	0x40040000
 800e764:	00000000 	.word	0x00000000

0800e768 <can1_ams_s08_voltages_2_s08v08_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_2_s08v08_encode(double value)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b082      	sub	sp, #8
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e772:	f04f 0200 	mov.w	r2, #0
 800e776:	4b10      	ldr	r3, [pc, #64]	@ (800e7b8 <can1_ams_s08_voltages_2_s08v08_encode+0x50>)
 800e778:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e77c:	f7f1 fd28 	bl	80001d0 <__aeabi_dsub>
 800e780:	4602      	mov	r2, r0
 800e782:	460b      	mov	r3, r1
 800e784:	4610      	mov	r0, r2
 800e786:	4619      	mov	r1, r3
 800e788:	a309      	add	r3, pc, #36	@ (adr r3, 800e7b0 <can1_ams_s08_voltages_2_s08v08_encode+0x48>)
 800e78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78e:	f7f2 f801 	bl	8000794 <__aeabi_ddiv>
 800e792:	4602      	mov	r2, r0
 800e794:	460b      	mov	r3, r1
 800e796:	4610      	mov	r0, r2
 800e798:	4619      	mov	r1, r3
 800e79a:	f7f2 f993 	bl	8000ac4 <__aeabi_d2uiz>
 800e79e:	4603      	mov	r3, r0
 800e7a0:	b2db      	uxtb	r3, r3
}
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	3708      	adds	r7, #8
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	bd80      	pop	{r7, pc}
 800e7aa:	bf00      	nop
 800e7ac:	f3af 8000 	nop.w
 800e7b0:	fcce1c58 	.word	0xfcce1c58
 800e7b4:	3f800e6a 	.word	0x3f800e6a
 800e7b8:	40040000 	.word	0x40040000
 800e7bc:	00000000 	.word	0x00000000

0800e7c0 <can1_ams_s08_voltages_2_s08v09_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_2_s08v09_encode(double value)
{
 800e7c0:	b580      	push	{r7, lr}
 800e7c2:	b082      	sub	sp, #8
 800e7c4:	af00      	add	r7, sp, #0
 800e7c6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e7ca:	f04f 0200 	mov.w	r2, #0
 800e7ce:	4b10      	ldr	r3, [pc, #64]	@ (800e810 <can1_ams_s08_voltages_2_s08v09_encode+0x50>)
 800e7d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e7d4:	f7f1 fcfc 	bl	80001d0 <__aeabi_dsub>
 800e7d8:	4602      	mov	r2, r0
 800e7da:	460b      	mov	r3, r1
 800e7dc:	4610      	mov	r0, r2
 800e7de:	4619      	mov	r1, r3
 800e7e0:	a309      	add	r3, pc, #36	@ (adr r3, 800e808 <can1_ams_s08_voltages_2_s08v09_encode+0x48>)
 800e7e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7e6:	f7f1 ffd5 	bl	8000794 <__aeabi_ddiv>
 800e7ea:	4602      	mov	r2, r0
 800e7ec:	460b      	mov	r3, r1
 800e7ee:	4610      	mov	r0, r2
 800e7f0:	4619      	mov	r1, r3
 800e7f2:	f7f2 f967 	bl	8000ac4 <__aeabi_d2uiz>
 800e7f6:	4603      	mov	r3, r0
 800e7f8:	b2db      	uxtb	r3, r3
}
 800e7fa:	4618      	mov	r0, r3
 800e7fc:	3708      	adds	r7, #8
 800e7fe:	46bd      	mov	sp, r7
 800e800:	bd80      	pop	{r7, pc}
 800e802:	bf00      	nop
 800e804:	f3af 8000 	nop.w
 800e808:	fcce1c58 	.word	0xfcce1c58
 800e80c:	3f800e6a 	.word	0x3f800e6a
 800e810:	40040000 	.word	0x40040000
 800e814:	00000000 	.word	0x00000000

0800e818 <can1_ams_s08_voltages_2_s08v10_encode>:

    return (true);
}

uint8_t can1_ams_s08_voltages_2_s08v10_encode(double value)
{
 800e818:	b580      	push	{r7, lr}
 800e81a:	b082      	sub	sp, #8
 800e81c:	af00      	add	r7, sp, #0
 800e81e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e822:	f04f 0200 	mov.w	r2, #0
 800e826:	4b10      	ldr	r3, [pc, #64]	@ (800e868 <can1_ams_s08_voltages_2_s08v10_encode+0x50>)
 800e828:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e82c:	f7f1 fcd0 	bl	80001d0 <__aeabi_dsub>
 800e830:	4602      	mov	r2, r0
 800e832:	460b      	mov	r3, r1
 800e834:	4610      	mov	r0, r2
 800e836:	4619      	mov	r1, r3
 800e838:	a309      	add	r3, pc, #36	@ (adr r3, 800e860 <can1_ams_s08_voltages_2_s08v10_encode+0x48>)
 800e83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e83e:	f7f1 ffa9 	bl	8000794 <__aeabi_ddiv>
 800e842:	4602      	mov	r2, r0
 800e844:	460b      	mov	r3, r1
 800e846:	4610      	mov	r0, r2
 800e848:	4619      	mov	r1, r3
 800e84a:	f7f2 f93b 	bl	8000ac4 <__aeabi_d2uiz>
 800e84e:	4603      	mov	r3, r0
 800e850:	b2db      	uxtb	r3, r3
}
 800e852:	4618      	mov	r0, r3
 800e854:	3708      	adds	r7, #8
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	f3af 8000 	nop.w
 800e860:	fcce1c58 	.word	0xfcce1c58
 800e864:	3f800e6a 	.word	0x3f800e6a
 800e868:	40040000 	.word	0x40040000

0800e86c <can1_ams_s09_voltages_1_pack>:

int can1_ams_s09_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s09_voltages_1_t *src_p,
    size_t size)
{
 800e86c:	b580      	push	{r7, lr}
 800e86e:	b084      	sub	sp, #16
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800e878:	687b      	ldr	r3, [r7, #4]
 800e87a:	2b05      	cmp	r3, #5
 800e87c:	d802      	bhi.n	800e884 <can1_ams_s09_voltages_1_pack+0x18>
        return (-EINVAL);
 800e87e:	f06f 0315 	mvn.w	r3, #21
 800e882:	e069      	b.n	800e958 <can1_ams_s09_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800e884:	2206      	movs	r2, #6
 800e886:	2100      	movs	r1, #0
 800e888:	68f8      	ldr	r0, [r7, #12]
 800e88a:	f001 ffc1 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s09v01, 0u, 0xffu);
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	781b      	ldrb	r3, [r3, #0]
 800e892:	22ff      	movs	r2, #255	@ 0xff
 800e894:	2100      	movs	r1, #0
 800e896:	4618      	mov	r0, r3
 800e898:	f7fa fc8c 	bl	80091b4 <pack_left_shift_u8>
 800e89c:	4603      	mov	r3, r0
 800e89e:	461a      	mov	r2, r3
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	781b      	ldrb	r3, [r3, #0]
 800e8a4:	4313      	orrs	r3, r2
 800e8a6:	b2da      	uxtb	r2, r3
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s09v02, 0u, 0xffu);
 800e8ac:	68bb      	ldr	r3, [r7, #8]
 800e8ae:	785b      	ldrb	r3, [r3, #1]
 800e8b0:	22ff      	movs	r2, #255	@ 0xff
 800e8b2:	2100      	movs	r1, #0
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	f7fa fc7d 	bl	80091b4 <pack_left_shift_u8>
 800e8ba:	4603      	mov	r3, r0
 800e8bc:	4619      	mov	r1, r3
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	3301      	adds	r3, #1
 800e8c2:	781a      	ldrb	r2, [r3, #0]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	3301      	adds	r3, #1
 800e8c8:	430a      	orrs	r2, r1
 800e8ca:	b2d2      	uxtb	r2, r2
 800e8cc:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s09v03, 0u, 0xffu);
 800e8ce:	68bb      	ldr	r3, [r7, #8]
 800e8d0:	789b      	ldrb	r3, [r3, #2]
 800e8d2:	22ff      	movs	r2, #255	@ 0xff
 800e8d4:	2100      	movs	r1, #0
 800e8d6:	4618      	mov	r0, r3
 800e8d8:	f7fa fc6c 	bl	80091b4 <pack_left_shift_u8>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	4619      	mov	r1, r3
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	3302      	adds	r3, #2
 800e8e4:	781a      	ldrb	r2, [r3, #0]
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	3302      	adds	r3, #2
 800e8ea:	430a      	orrs	r2, r1
 800e8ec:	b2d2      	uxtb	r2, r2
 800e8ee:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s09v04, 0u, 0xffu);
 800e8f0:	68bb      	ldr	r3, [r7, #8]
 800e8f2:	78db      	ldrb	r3, [r3, #3]
 800e8f4:	22ff      	movs	r2, #255	@ 0xff
 800e8f6:	2100      	movs	r1, #0
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	f7fa fc5b 	bl	80091b4 <pack_left_shift_u8>
 800e8fe:	4603      	mov	r3, r0
 800e900:	4619      	mov	r1, r3
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	3303      	adds	r3, #3
 800e906:	781a      	ldrb	r2, [r3, #0]
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	3303      	adds	r3, #3
 800e90c:	430a      	orrs	r2, r1
 800e90e:	b2d2      	uxtb	r2, r2
 800e910:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s09v05, 0u, 0xffu);
 800e912:	68bb      	ldr	r3, [r7, #8]
 800e914:	791b      	ldrb	r3, [r3, #4]
 800e916:	22ff      	movs	r2, #255	@ 0xff
 800e918:	2100      	movs	r1, #0
 800e91a:	4618      	mov	r0, r3
 800e91c:	f7fa fc4a 	bl	80091b4 <pack_left_shift_u8>
 800e920:	4603      	mov	r3, r0
 800e922:	4619      	mov	r1, r3
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	3304      	adds	r3, #4
 800e928:	781a      	ldrb	r2, [r3, #0]
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	3304      	adds	r3, #4
 800e92e:	430a      	orrs	r2, r1
 800e930:	b2d2      	uxtb	r2, r2
 800e932:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s09v06, 0u, 0xffu);
 800e934:	68bb      	ldr	r3, [r7, #8]
 800e936:	795b      	ldrb	r3, [r3, #5]
 800e938:	22ff      	movs	r2, #255	@ 0xff
 800e93a:	2100      	movs	r1, #0
 800e93c:	4618      	mov	r0, r3
 800e93e:	f7fa fc39 	bl	80091b4 <pack_left_shift_u8>
 800e942:	4603      	mov	r3, r0
 800e944:	4619      	mov	r1, r3
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	3305      	adds	r3, #5
 800e94a:	781a      	ldrb	r2, [r3, #0]
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	3305      	adds	r3, #5
 800e950:	430a      	orrs	r2, r1
 800e952:	b2d2      	uxtb	r2, r2
 800e954:	701a      	strb	r2, [r3, #0]

    return (6);
 800e956:	2306      	movs	r3, #6
}
 800e958:	4618      	mov	r0, r3
 800e95a:	3710      	adds	r7, #16
 800e95c:	46bd      	mov	sp, r7
 800e95e:	bd80      	pop	{r7, pc}

0800e960 <can1_ams_s09_voltages_1_s09v01_encode>:

    return 0;
}

uint8_t can1_ams_s09_voltages_1_s09v01_encode(double value)
{
 800e960:	b580      	push	{r7, lr}
 800e962:	b082      	sub	sp, #8
 800e964:	af00      	add	r7, sp, #0
 800e966:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e96a:	f04f 0200 	mov.w	r2, #0
 800e96e:	4b10      	ldr	r3, [pc, #64]	@ (800e9b0 <can1_ams_s09_voltages_1_s09v01_encode+0x50>)
 800e970:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e974:	f7f1 fc2c 	bl	80001d0 <__aeabi_dsub>
 800e978:	4602      	mov	r2, r0
 800e97a:	460b      	mov	r3, r1
 800e97c:	4610      	mov	r0, r2
 800e97e:	4619      	mov	r1, r3
 800e980:	a309      	add	r3, pc, #36	@ (adr r3, 800e9a8 <can1_ams_s09_voltages_1_s09v01_encode+0x48>)
 800e982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e986:	f7f1 ff05 	bl	8000794 <__aeabi_ddiv>
 800e98a:	4602      	mov	r2, r0
 800e98c:	460b      	mov	r3, r1
 800e98e:	4610      	mov	r0, r2
 800e990:	4619      	mov	r1, r3
 800e992:	f7f2 f897 	bl	8000ac4 <__aeabi_d2uiz>
 800e996:	4603      	mov	r3, r0
 800e998:	b2db      	uxtb	r3, r3
}
 800e99a:	4618      	mov	r0, r3
 800e99c:	3708      	adds	r7, #8
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}
 800e9a2:	bf00      	nop
 800e9a4:	f3af 8000 	nop.w
 800e9a8:	fcce1c58 	.word	0xfcce1c58
 800e9ac:	3f800e6a 	.word	0x3f800e6a
 800e9b0:	40040000 	.word	0x40040000
 800e9b4:	00000000 	.word	0x00000000

0800e9b8 <can1_ams_s09_voltages_1_s09v02_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_1_s09v02_encode(double value)
{
 800e9b8:	b580      	push	{r7, lr}
 800e9ba:	b082      	sub	sp, #8
 800e9bc:	af00      	add	r7, sp, #0
 800e9be:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800e9c2:	f04f 0200 	mov.w	r2, #0
 800e9c6:	4b10      	ldr	r3, [pc, #64]	@ (800ea08 <can1_ams_s09_voltages_1_s09v02_encode+0x50>)
 800e9c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e9cc:	f7f1 fc00 	bl	80001d0 <__aeabi_dsub>
 800e9d0:	4602      	mov	r2, r0
 800e9d2:	460b      	mov	r3, r1
 800e9d4:	4610      	mov	r0, r2
 800e9d6:	4619      	mov	r1, r3
 800e9d8:	a309      	add	r3, pc, #36	@ (adr r3, 800ea00 <can1_ams_s09_voltages_1_s09v02_encode+0x48>)
 800e9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9de:	f7f1 fed9 	bl	8000794 <__aeabi_ddiv>
 800e9e2:	4602      	mov	r2, r0
 800e9e4:	460b      	mov	r3, r1
 800e9e6:	4610      	mov	r0, r2
 800e9e8:	4619      	mov	r1, r3
 800e9ea:	f7f2 f86b 	bl	8000ac4 <__aeabi_d2uiz>
 800e9ee:	4603      	mov	r3, r0
 800e9f0:	b2db      	uxtb	r3, r3
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3708      	adds	r7, #8
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	f3af 8000 	nop.w
 800ea00:	fcce1c58 	.word	0xfcce1c58
 800ea04:	3f800e6a 	.word	0x3f800e6a
 800ea08:	40040000 	.word	0x40040000
 800ea0c:	00000000 	.word	0x00000000

0800ea10 <can1_ams_s09_voltages_1_s09v03_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_1_s09v03_encode(double value)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b082      	sub	sp, #8
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ea1a:	f04f 0200 	mov.w	r2, #0
 800ea1e:	4b10      	ldr	r3, [pc, #64]	@ (800ea60 <can1_ams_s09_voltages_1_s09v03_encode+0x50>)
 800ea20:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ea24:	f7f1 fbd4 	bl	80001d0 <__aeabi_dsub>
 800ea28:	4602      	mov	r2, r0
 800ea2a:	460b      	mov	r3, r1
 800ea2c:	4610      	mov	r0, r2
 800ea2e:	4619      	mov	r1, r3
 800ea30:	a309      	add	r3, pc, #36	@ (adr r3, 800ea58 <can1_ams_s09_voltages_1_s09v03_encode+0x48>)
 800ea32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea36:	f7f1 fead 	bl	8000794 <__aeabi_ddiv>
 800ea3a:	4602      	mov	r2, r0
 800ea3c:	460b      	mov	r3, r1
 800ea3e:	4610      	mov	r0, r2
 800ea40:	4619      	mov	r1, r3
 800ea42:	f7f2 f83f 	bl	8000ac4 <__aeabi_d2uiz>
 800ea46:	4603      	mov	r3, r0
 800ea48:	b2db      	uxtb	r3, r3
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	3708      	adds	r7, #8
 800ea4e:	46bd      	mov	sp, r7
 800ea50:	bd80      	pop	{r7, pc}
 800ea52:	bf00      	nop
 800ea54:	f3af 8000 	nop.w
 800ea58:	fcce1c58 	.word	0xfcce1c58
 800ea5c:	3f800e6a 	.word	0x3f800e6a
 800ea60:	40040000 	.word	0x40040000
 800ea64:	00000000 	.word	0x00000000

0800ea68 <can1_ams_s09_voltages_1_s09v04_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_1_s09v04_encode(double value)
{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b082      	sub	sp, #8
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ea72:	f04f 0200 	mov.w	r2, #0
 800ea76:	4b10      	ldr	r3, [pc, #64]	@ (800eab8 <can1_ams_s09_voltages_1_s09v04_encode+0x50>)
 800ea78:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ea7c:	f7f1 fba8 	bl	80001d0 <__aeabi_dsub>
 800ea80:	4602      	mov	r2, r0
 800ea82:	460b      	mov	r3, r1
 800ea84:	4610      	mov	r0, r2
 800ea86:	4619      	mov	r1, r3
 800ea88:	a309      	add	r3, pc, #36	@ (adr r3, 800eab0 <can1_ams_s09_voltages_1_s09v04_encode+0x48>)
 800ea8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea8e:	f7f1 fe81 	bl	8000794 <__aeabi_ddiv>
 800ea92:	4602      	mov	r2, r0
 800ea94:	460b      	mov	r3, r1
 800ea96:	4610      	mov	r0, r2
 800ea98:	4619      	mov	r1, r3
 800ea9a:	f7f2 f813 	bl	8000ac4 <__aeabi_d2uiz>
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	b2db      	uxtb	r3, r3
}
 800eaa2:	4618      	mov	r0, r3
 800eaa4:	3708      	adds	r7, #8
 800eaa6:	46bd      	mov	sp, r7
 800eaa8:	bd80      	pop	{r7, pc}
 800eaaa:	bf00      	nop
 800eaac:	f3af 8000 	nop.w
 800eab0:	fcce1c58 	.word	0xfcce1c58
 800eab4:	3f800e6a 	.word	0x3f800e6a
 800eab8:	40040000 	.word	0x40040000
 800eabc:	00000000 	.word	0x00000000

0800eac0 <can1_ams_s09_voltages_1_s09v05_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_1_s09v05_encode(double value)
{
 800eac0:	b580      	push	{r7, lr}
 800eac2:	b082      	sub	sp, #8
 800eac4:	af00      	add	r7, sp, #0
 800eac6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800eaca:	f04f 0200 	mov.w	r2, #0
 800eace:	4b10      	ldr	r3, [pc, #64]	@ (800eb10 <can1_ams_s09_voltages_1_s09v05_encode+0x50>)
 800ead0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ead4:	f7f1 fb7c 	bl	80001d0 <__aeabi_dsub>
 800ead8:	4602      	mov	r2, r0
 800eada:	460b      	mov	r3, r1
 800eadc:	4610      	mov	r0, r2
 800eade:	4619      	mov	r1, r3
 800eae0:	a309      	add	r3, pc, #36	@ (adr r3, 800eb08 <can1_ams_s09_voltages_1_s09v05_encode+0x48>)
 800eae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eae6:	f7f1 fe55 	bl	8000794 <__aeabi_ddiv>
 800eaea:	4602      	mov	r2, r0
 800eaec:	460b      	mov	r3, r1
 800eaee:	4610      	mov	r0, r2
 800eaf0:	4619      	mov	r1, r3
 800eaf2:	f7f1 ffe7 	bl	8000ac4 <__aeabi_d2uiz>
 800eaf6:	4603      	mov	r3, r0
 800eaf8:	b2db      	uxtb	r3, r3
}
 800eafa:	4618      	mov	r0, r3
 800eafc:	3708      	adds	r7, #8
 800eafe:	46bd      	mov	sp, r7
 800eb00:	bd80      	pop	{r7, pc}
 800eb02:	bf00      	nop
 800eb04:	f3af 8000 	nop.w
 800eb08:	fcce1c58 	.word	0xfcce1c58
 800eb0c:	3f800e6a 	.word	0x3f800e6a
 800eb10:	40040000 	.word	0x40040000
 800eb14:	00000000 	.word	0x00000000

0800eb18 <can1_ams_s09_voltages_1_s09v06_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_1_s09v06_encode(double value)
{
 800eb18:	b580      	push	{r7, lr}
 800eb1a:	b082      	sub	sp, #8
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800eb22:	f04f 0200 	mov.w	r2, #0
 800eb26:	4b10      	ldr	r3, [pc, #64]	@ (800eb68 <can1_ams_s09_voltages_1_s09v06_encode+0x50>)
 800eb28:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eb2c:	f7f1 fb50 	bl	80001d0 <__aeabi_dsub>
 800eb30:	4602      	mov	r2, r0
 800eb32:	460b      	mov	r3, r1
 800eb34:	4610      	mov	r0, r2
 800eb36:	4619      	mov	r1, r3
 800eb38:	a309      	add	r3, pc, #36	@ (adr r3, 800eb60 <can1_ams_s09_voltages_1_s09v06_encode+0x48>)
 800eb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb3e:	f7f1 fe29 	bl	8000794 <__aeabi_ddiv>
 800eb42:	4602      	mov	r2, r0
 800eb44:	460b      	mov	r3, r1
 800eb46:	4610      	mov	r0, r2
 800eb48:	4619      	mov	r1, r3
 800eb4a:	f7f1 ffbb 	bl	8000ac4 <__aeabi_d2uiz>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	b2db      	uxtb	r3, r3
}
 800eb52:	4618      	mov	r0, r3
 800eb54:	3708      	adds	r7, #8
 800eb56:	46bd      	mov	sp, r7
 800eb58:	bd80      	pop	{r7, pc}
 800eb5a:	bf00      	nop
 800eb5c:	f3af 8000 	nop.w
 800eb60:	fcce1c58 	.word	0xfcce1c58
 800eb64:	3f800e6a 	.word	0x3f800e6a
 800eb68:	40040000 	.word	0x40040000

0800eb6c <can1_ams_s09_voltages_2_pack>:

int can1_ams_s09_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s09_voltages_2_t *src_p,
    size_t size)
{
 800eb6c:	b580      	push	{r7, lr}
 800eb6e:	b084      	sub	sp, #16
 800eb70:	af00      	add	r7, sp, #0
 800eb72:	60f8      	str	r0, [r7, #12]
 800eb74:	60b9      	str	r1, [r7, #8]
 800eb76:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2b04      	cmp	r3, #4
 800eb7c:	d802      	bhi.n	800eb84 <can1_ams_s09_voltages_2_pack+0x18>
        return (-EINVAL);
 800eb7e:	f06f 0315 	mvn.w	r3, #21
 800eb82:	e058      	b.n	800ec36 <can1_ams_s09_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800eb84:	2205      	movs	r2, #5
 800eb86:	2100      	movs	r1, #0
 800eb88:	68f8      	ldr	r0, [r7, #12]
 800eb8a:	f001 fe41 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s09v07, 0u, 0xffu);
 800eb8e:	68bb      	ldr	r3, [r7, #8]
 800eb90:	781b      	ldrb	r3, [r3, #0]
 800eb92:	22ff      	movs	r2, #255	@ 0xff
 800eb94:	2100      	movs	r1, #0
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7fa fb0c 	bl	80091b4 <pack_left_shift_u8>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	461a      	mov	r2, r3
 800eba0:	68fb      	ldr	r3, [r7, #12]
 800eba2:	781b      	ldrb	r3, [r3, #0]
 800eba4:	4313      	orrs	r3, r2
 800eba6:	b2da      	uxtb	r2, r3
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s09v08, 0u, 0xffu);
 800ebac:	68bb      	ldr	r3, [r7, #8]
 800ebae:	785b      	ldrb	r3, [r3, #1]
 800ebb0:	22ff      	movs	r2, #255	@ 0xff
 800ebb2:	2100      	movs	r1, #0
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	f7fa fafd 	bl	80091b4 <pack_left_shift_u8>
 800ebba:	4603      	mov	r3, r0
 800ebbc:	4619      	mov	r1, r3
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	3301      	adds	r3, #1
 800ebc2:	781a      	ldrb	r2, [r3, #0]
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	3301      	adds	r3, #1
 800ebc8:	430a      	orrs	r2, r1
 800ebca:	b2d2      	uxtb	r2, r2
 800ebcc:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s09v09, 0u, 0xffu);
 800ebce:	68bb      	ldr	r3, [r7, #8]
 800ebd0:	789b      	ldrb	r3, [r3, #2]
 800ebd2:	22ff      	movs	r2, #255	@ 0xff
 800ebd4:	2100      	movs	r1, #0
 800ebd6:	4618      	mov	r0, r3
 800ebd8:	f7fa faec 	bl	80091b4 <pack_left_shift_u8>
 800ebdc:	4603      	mov	r3, r0
 800ebde:	4619      	mov	r1, r3
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	3302      	adds	r3, #2
 800ebe4:	781a      	ldrb	r2, [r3, #0]
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	3302      	adds	r3, #2
 800ebea:	430a      	orrs	r2, r1
 800ebec:	b2d2      	uxtb	r2, r2
 800ebee:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s09v10, 0u, 0xffu);
 800ebf0:	68bb      	ldr	r3, [r7, #8]
 800ebf2:	78db      	ldrb	r3, [r3, #3]
 800ebf4:	22ff      	movs	r2, #255	@ 0xff
 800ebf6:	2100      	movs	r1, #0
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	f7fa fadb 	bl	80091b4 <pack_left_shift_u8>
 800ebfe:	4603      	mov	r3, r0
 800ec00:	4619      	mov	r1, r3
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	3303      	adds	r3, #3
 800ec06:	781a      	ldrb	r2, [r3, #0]
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	3303      	adds	r3, #3
 800ec0c:	430a      	orrs	r2, r1
 800ec0e:	b2d2      	uxtb	r2, r2
 800ec10:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s09v11, 0u, 0xffu);
 800ec12:	68bb      	ldr	r3, [r7, #8]
 800ec14:	791b      	ldrb	r3, [r3, #4]
 800ec16:	22ff      	movs	r2, #255	@ 0xff
 800ec18:	2100      	movs	r1, #0
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	f7fa faca 	bl	80091b4 <pack_left_shift_u8>
 800ec20:	4603      	mov	r3, r0
 800ec22:	4619      	mov	r1, r3
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	3304      	adds	r3, #4
 800ec28:	781a      	ldrb	r2, [r3, #0]
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	3304      	adds	r3, #4
 800ec2e:	430a      	orrs	r2, r1
 800ec30:	b2d2      	uxtb	r2, r2
 800ec32:	701a      	strb	r2, [r3, #0]

    return (5);
 800ec34:	2305      	movs	r3, #5
}
 800ec36:	4618      	mov	r0, r3
 800ec38:	3710      	adds	r7, #16
 800ec3a:	46bd      	mov	sp, r7
 800ec3c:	bd80      	pop	{r7, pc}
	...

0800ec40 <can1_ams_s09_voltages_2_s09v07_encode>:

    return 0;
}

uint8_t can1_ams_s09_voltages_2_s09v07_encode(double value)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b082      	sub	sp, #8
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ec4a:	f04f 0200 	mov.w	r2, #0
 800ec4e:	4b10      	ldr	r3, [pc, #64]	@ (800ec90 <can1_ams_s09_voltages_2_s09v07_encode+0x50>)
 800ec50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ec54:	f7f1 fabc 	bl	80001d0 <__aeabi_dsub>
 800ec58:	4602      	mov	r2, r0
 800ec5a:	460b      	mov	r3, r1
 800ec5c:	4610      	mov	r0, r2
 800ec5e:	4619      	mov	r1, r3
 800ec60:	a309      	add	r3, pc, #36	@ (adr r3, 800ec88 <can1_ams_s09_voltages_2_s09v07_encode+0x48>)
 800ec62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec66:	f7f1 fd95 	bl	8000794 <__aeabi_ddiv>
 800ec6a:	4602      	mov	r2, r0
 800ec6c:	460b      	mov	r3, r1
 800ec6e:	4610      	mov	r0, r2
 800ec70:	4619      	mov	r1, r3
 800ec72:	f7f1 ff27 	bl	8000ac4 <__aeabi_d2uiz>
 800ec76:	4603      	mov	r3, r0
 800ec78:	b2db      	uxtb	r3, r3
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3708      	adds	r7, #8
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}
 800ec82:	bf00      	nop
 800ec84:	f3af 8000 	nop.w
 800ec88:	fcce1c58 	.word	0xfcce1c58
 800ec8c:	3f800e6a 	.word	0x3f800e6a
 800ec90:	40040000 	.word	0x40040000
 800ec94:	00000000 	.word	0x00000000

0800ec98 <can1_ams_s09_voltages_2_s09v08_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_2_s09v08_encode(double value)
{
 800ec98:	b580      	push	{r7, lr}
 800ec9a:	b082      	sub	sp, #8
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800eca2:	f04f 0200 	mov.w	r2, #0
 800eca6:	4b10      	ldr	r3, [pc, #64]	@ (800ece8 <can1_ams_s09_voltages_2_s09v08_encode+0x50>)
 800eca8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ecac:	f7f1 fa90 	bl	80001d0 <__aeabi_dsub>
 800ecb0:	4602      	mov	r2, r0
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	4610      	mov	r0, r2
 800ecb6:	4619      	mov	r1, r3
 800ecb8:	a309      	add	r3, pc, #36	@ (adr r3, 800ece0 <can1_ams_s09_voltages_2_s09v08_encode+0x48>)
 800ecba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecbe:	f7f1 fd69 	bl	8000794 <__aeabi_ddiv>
 800ecc2:	4602      	mov	r2, r0
 800ecc4:	460b      	mov	r3, r1
 800ecc6:	4610      	mov	r0, r2
 800ecc8:	4619      	mov	r1, r3
 800ecca:	f7f1 fefb 	bl	8000ac4 <__aeabi_d2uiz>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	b2db      	uxtb	r3, r3
}
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	3708      	adds	r7, #8
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}
 800ecda:	bf00      	nop
 800ecdc:	f3af 8000 	nop.w
 800ece0:	fcce1c58 	.word	0xfcce1c58
 800ece4:	3f800e6a 	.word	0x3f800e6a
 800ece8:	40040000 	.word	0x40040000
 800ecec:	00000000 	.word	0x00000000

0800ecf0 <can1_ams_s09_voltages_2_s09v09_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_2_s09v09_encode(double value)
{
 800ecf0:	b580      	push	{r7, lr}
 800ecf2:	b082      	sub	sp, #8
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ecfa:	f04f 0200 	mov.w	r2, #0
 800ecfe:	4b10      	ldr	r3, [pc, #64]	@ (800ed40 <can1_ams_s09_voltages_2_s09v09_encode+0x50>)
 800ed00:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed04:	f7f1 fa64 	bl	80001d0 <__aeabi_dsub>
 800ed08:	4602      	mov	r2, r0
 800ed0a:	460b      	mov	r3, r1
 800ed0c:	4610      	mov	r0, r2
 800ed0e:	4619      	mov	r1, r3
 800ed10:	a309      	add	r3, pc, #36	@ (adr r3, 800ed38 <can1_ams_s09_voltages_2_s09v09_encode+0x48>)
 800ed12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed16:	f7f1 fd3d 	bl	8000794 <__aeabi_ddiv>
 800ed1a:	4602      	mov	r2, r0
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	4610      	mov	r0, r2
 800ed20:	4619      	mov	r1, r3
 800ed22:	f7f1 fecf 	bl	8000ac4 <__aeabi_d2uiz>
 800ed26:	4603      	mov	r3, r0
 800ed28:	b2db      	uxtb	r3, r3
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3708      	adds	r7, #8
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}
 800ed32:	bf00      	nop
 800ed34:	f3af 8000 	nop.w
 800ed38:	fcce1c58 	.word	0xfcce1c58
 800ed3c:	3f800e6a 	.word	0x3f800e6a
 800ed40:	40040000 	.word	0x40040000
 800ed44:	00000000 	.word	0x00000000

0800ed48 <can1_ams_s09_voltages_2_s09v10_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_2_s09v10_encode(double value)
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b082      	sub	sp, #8
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ed52:	f04f 0200 	mov.w	r2, #0
 800ed56:	4b10      	ldr	r3, [pc, #64]	@ (800ed98 <can1_ams_s09_voltages_2_s09v10_encode+0x50>)
 800ed58:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed5c:	f7f1 fa38 	bl	80001d0 <__aeabi_dsub>
 800ed60:	4602      	mov	r2, r0
 800ed62:	460b      	mov	r3, r1
 800ed64:	4610      	mov	r0, r2
 800ed66:	4619      	mov	r1, r3
 800ed68:	a309      	add	r3, pc, #36	@ (adr r3, 800ed90 <can1_ams_s09_voltages_2_s09v10_encode+0x48>)
 800ed6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed6e:	f7f1 fd11 	bl	8000794 <__aeabi_ddiv>
 800ed72:	4602      	mov	r2, r0
 800ed74:	460b      	mov	r3, r1
 800ed76:	4610      	mov	r0, r2
 800ed78:	4619      	mov	r1, r3
 800ed7a:	f7f1 fea3 	bl	8000ac4 <__aeabi_d2uiz>
 800ed7e:	4603      	mov	r3, r0
 800ed80:	b2db      	uxtb	r3, r3
}
 800ed82:	4618      	mov	r0, r3
 800ed84:	3708      	adds	r7, #8
 800ed86:	46bd      	mov	sp, r7
 800ed88:	bd80      	pop	{r7, pc}
 800ed8a:	bf00      	nop
 800ed8c:	f3af 8000 	nop.w
 800ed90:	fcce1c58 	.word	0xfcce1c58
 800ed94:	3f800e6a 	.word	0x3f800e6a
 800ed98:	40040000 	.word	0x40040000
 800ed9c:	00000000 	.word	0x00000000

0800eda0 <can1_ams_s09_voltages_2_s09v11_encode>:

    return (true);
}

uint8_t can1_ams_s09_voltages_2_s09v11_encode(double value)
{
 800eda0:	b580      	push	{r7, lr}
 800eda2:	b082      	sub	sp, #8
 800eda4:	af00      	add	r7, sp, #0
 800eda6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800edaa:	f04f 0200 	mov.w	r2, #0
 800edae:	4b10      	ldr	r3, [pc, #64]	@ (800edf0 <can1_ams_s09_voltages_2_s09v11_encode+0x50>)
 800edb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800edb4:	f7f1 fa0c 	bl	80001d0 <__aeabi_dsub>
 800edb8:	4602      	mov	r2, r0
 800edba:	460b      	mov	r3, r1
 800edbc:	4610      	mov	r0, r2
 800edbe:	4619      	mov	r1, r3
 800edc0:	a309      	add	r3, pc, #36	@ (adr r3, 800ede8 <can1_ams_s09_voltages_2_s09v11_encode+0x48>)
 800edc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edc6:	f7f1 fce5 	bl	8000794 <__aeabi_ddiv>
 800edca:	4602      	mov	r2, r0
 800edcc:	460b      	mov	r3, r1
 800edce:	4610      	mov	r0, r2
 800edd0:	4619      	mov	r1, r3
 800edd2:	f7f1 fe77 	bl	8000ac4 <__aeabi_d2uiz>
 800edd6:	4603      	mov	r3, r0
 800edd8:	b2db      	uxtb	r3, r3
}
 800edda:	4618      	mov	r0, r3
 800eddc:	3708      	adds	r7, #8
 800edde:	46bd      	mov	sp, r7
 800ede0:	bd80      	pop	{r7, pc}
 800ede2:	bf00      	nop
 800ede4:	f3af 8000 	nop.w
 800ede8:	fcce1c58 	.word	0xfcce1c58
 800edec:	3f800e6a 	.word	0x3f800e6a
 800edf0:	40040000 	.word	0x40040000

0800edf4 <can1_ams_s10_voltages_1_pack>:

int can1_ams_s10_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s10_voltages_1_t *src_p,
    size_t size)
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b084      	sub	sp, #16
 800edf8:	af00      	add	r7, sp, #0
 800edfa:	60f8      	str	r0, [r7, #12]
 800edfc:	60b9      	str	r1, [r7, #8]
 800edfe:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	2b05      	cmp	r3, #5
 800ee04:	d802      	bhi.n	800ee0c <can1_ams_s10_voltages_1_pack+0x18>
        return (-EINVAL);
 800ee06:	f06f 0315 	mvn.w	r3, #21
 800ee0a:	e069      	b.n	800eee0 <can1_ams_s10_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800ee0c:	2206      	movs	r2, #6
 800ee0e:	2100      	movs	r1, #0
 800ee10:	68f8      	ldr	r0, [r7, #12]
 800ee12:	f001 fcfd 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s10v01, 0u, 0xffu);
 800ee16:	68bb      	ldr	r3, [r7, #8]
 800ee18:	781b      	ldrb	r3, [r3, #0]
 800ee1a:	22ff      	movs	r2, #255	@ 0xff
 800ee1c:	2100      	movs	r1, #0
 800ee1e:	4618      	mov	r0, r3
 800ee20:	f7fa f9c8 	bl	80091b4 <pack_left_shift_u8>
 800ee24:	4603      	mov	r3, r0
 800ee26:	461a      	mov	r2, r3
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	781b      	ldrb	r3, [r3, #0]
 800ee2c:	4313      	orrs	r3, r2
 800ee2e:	b2da      	uxtb	r2, r3
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s10v02, 0u, 0xffu);
 800ee34:	68bb      	ldr	r3, [r7, #8]
 800ee36:	785b      	ldrb	r3, [r3, #1]
 800ee38:	22ff      	movs	r2, #255	@ 0xff
 800ee3a:	2100      	movs	r1, #0
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f7fa f9b9 	bl	80091b4 <pack_left_shift_u8>
 800ee42:	4603      	mov	r3, r0
 800ee44:	4619      	mov	r1, r3
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	3301      	adds	r3, #1
 800ee4a:	781a      	ldrb	r2, [r3, #0]
 800ee4c:	68fb      	ldr	r3, [r7, #12]
 800ee4e:	3301      	adds	r3, #1
 800ee50:	430a      	orrs	r2, r1
 800ee52:	b2d2      	uxtb	r2, r2
 800ee54:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s10v03, 0u, 0xffu);
 800ee56:	68bb      	ldr	r3, [r7, #8]
 800ee58:	789b      	ldrb	r3, [r3, #2]
 800ee5a:	22ff      	movs	r2, #255	@ 0xff
 800ee5c:	2100      	movs	r1, #0
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f7fa f9a8 	bl	80091b4 <pack_left_shift_u8>
 800ee64:	4603      	mov	r3, r0
 800ee66:	4619      	mov	r1, r3
 800ee68:	68fb      	ldr	r3, [r7, #12]
 800ee6a:	3302      	adds	r3, #2
 800ee6c:	781a      	ldrb	r2, [r3, #0]
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	3302      	adds	r3, #2
 800ee72:	430a      	orrs	r2, r1
 800ee74:	b2d2      	uxtb	r2, r2
 800ee76:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s10v04, 0u, 0xffu);
 800ee78:	68bb      	ldr	r3, [r7, #8]
 800ee7a:	78db      	ldrb	r3, [r3, #3]
 800ee7c:	22ff      	movs	r2, #255	@ 0xff
 800ee7e:	2100      	movs	r1, #0
 800ee80:	4618      	mov	r0, r3
 800ee82:	f7fa f997 	bl	80091b4 <pack_left_shift_u8>
 800ee86:	4603      	mov	r3, r0
 800ee88:	4619      	mov	r1, r3
 800ee8a:	68fb      	ldr	r3, [r7, #12]
 800ee8c:	3303      	adds	r3, #3
 800ee8e:	781a      	ldrb	r2, [r3, #0]
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	3303      	adds	r3, #3
 800ee94:	430a      	orrs	r2, r1
 800ee96:	b2d2      	uxtb	r2, r2
 800ee98:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s10v05, 0u, 0xffu);
 800ee9a:	68bb      	ldr	r3, [r7, #8]
 800ee9c:	791b      	ldrb	r3, [r3, #4]
 800ee9e:	22ff      	movs	r2, #255	@ 0xff
 800eea0:	2100      	movs	r1, #0
 800eea2:	4618      	mov	r0, r3
 800eea4:	f7fa f986 	bl	80091b4 <pack_left_shift_u8>
 800eea8:	4603      	mov	r3, r0
 800eeaa:	4619      	mov	r1, r3
 800eeac:	68fb      	ldr	r3, [r7, #12]
 800eeae:	3304      	adds	r3, #4
 800eeb0:	781a      	ldrb	r2, [r3, #0]
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	3304      	adds	r3, #4
 800eeb6:	430a      	orrs	r2, r1
 800eeb8:	b2d2      	uxtb	r2, r2
 800eeba:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s10v06, 0u, 0xffu);
 800eebc:	68bb      	ldr	r3, [r7, #8]
 800eebe:	795b      	ldrb	r3, [r3, #5]
 800eec0:	22ff      	movs	r2, #255	@ 0xff
 800eec2:	2100      	movs	r1, #0
 800eec4:	4618      	mov	r0, r3
 800eec6:	f7fa f975 	bl	80091b4 <pack_left_shift_u8>
 800eeca:	4603      	mov	r3, r0
 800eecc:	4619      	mov	r1, r3
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	3305      	adds	r3, #5
 800eed2:	781a      	ldrb	r2, [r3, #0]
 800eed4:	68fb      	ldr	r3, [r7, #12]
 800eed6:	3305      	adds	r3, #5
 800eed8:	430a      	orrs	r2, r1
 800eeda:	b2d2      	uxtb	r2, r2
 800eedc:	701a      	strb	r2, [r3, #0]

    return (6);
 800eede:	2306      	movs	r3, #6
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3710      	adds	r7, #16
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bd80      	pop	{r7, pc}

0800eee8 <can1_ams_s10_voltages_1_s10v01_encode>:

    return 0;
}

uint8_t can1_ams_s10_voltages_1_s10v01_encode(double value)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b082      	sub	sp, #8
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800eef2:	f04f 0200 	mov.w	r2, #0
 800eef6:	4b10      	ldr	r3, [pc, #64]	@ (800ef38 <can1_ams_s10_voltages_1_s10v01_encode+0x50>)
 800eef8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800eefc:	f7f1 f968 	bl	80001d0 <__aeabi_dsub>
 800ef00:	4602      	mov	r2, r0
 800ef02:	460b      	mov	r3, r1
 800ef04:	4610      	mov	r0, r2
 800ef06:	4619      	mov	r1, r3
 800ef08:	a309      	add	r3, pc, #36	@ (adr r3, 800ef30 <can1_ams_s10_voltages_1_s10v01_encode+0x48>)
 800ef0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef0e:	f7f1 fc41 	bl	8000794 <__aeabi_ddiv>
 800ef12:	4602      	mov	r2, r0
 800ef14:	460b      	mov	r3, r1
 800ef16:	4610      	mov	r0, r2
 800ef18:	4619      	mov	r1, r3
 800ef1a:	f7f1 fdd3 	bl	8000ac4 <__aeabi_d2uiz>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	b2db      	uxtb	r3, r3
}
 800ef22:	4618      	mov	r0, r3
 800ef24:	3708      	adds	r7, #8
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bd80      	pop	{r7, pc}
 800ef2a:	bf00      	nop
 800ef2c:	f3af 8000 	nop.w
 800ef30:	fcce1c58 	.word	0xfcce1c58
 800ef34:	3f800e6a 	.word	0x3f800e6a
 800ef38:	40040000 	.word	0x40040000
 800ef3c:	00000000 	.word	0x00000000

0800ef40 <can1_ams_s10_voltages_1_s10v02_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_1_s10v02_encode(double value)
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b082      	sub	sp, #8
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800ef4a:	f04f 0200 	mov.w	r2, #0
 800ef4e:	4b10      	ldr	r3, [pc, #64]	@ (800ef90 <can1_ams_s10_voltages_1_s10v02_encode+0x50>)
 800ef50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ef54:	f7f1 f93c 	bl	80001d0 <__aeabi_dsub>
 800ef58:	4602      	mov	r2, r0
 800ef5a:	460b      	mov	r3, r1
 800ef5c:	4610      	mov	r0, r2
 800ef5e:	4619      	mov	r1, r3
 800ef60:	a309      	add	r3, pc, #36	@ (adr r3, 800ef88 <can1_ams_s10_voltages_1_s10v02_encode+0x48>)
 800ef62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef66:	f7f1 fc15 	bl	8000794 <__aeabi_ddiv>
 800ef6a:	4602      	mov	r2, r0
 800ef6c:	460b      	mov	r3, r1
 800ef6e:	4610      	mov	r0, r2
 800ef70:	4619      	mov	r1, r3
 800ef72:	f7f1 fda7 	bl	8000ac4 <__aeabi_d2uiz>
 800ef76:	4603      	mov	r3, r0
 800ef78:	b2db      	uxtb	r3, r3
}
 800ef7a:	4618      	mov	r0, r3
 800ef7c:	3708      	adds	r7, #8
 800ef7e:	46bd      	mov	sp, r7
 800ef80:	bd80      	pop	{r7, pc}
 800ef82:	bf00      	nop
 800ef84:	f3af 8000 	nop.w
 800ef88:	fcce1c58 	.word	0xfcce1c58
 800ef8c:	3f800e6a 	.word	0x3f800e6a
 800ef90:	40040000 	.word	0x40040000
 800ef94:	00000000 	.word	0x00000000

0800ef98 <can1_ams_s10_voltages_1_s10v03_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_1_s10v03_encode(double value)
{
 800ef98:	b580      	push	{r7, lr}
 800ef9a:	b082      	sub	sp, #8
 800ef9c:	af00      	add	r7, sp, #0
 800ef9e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800efa2:	f04f 0200 	mov.w	r2, #0
 800efa6:	4b10      	ldr	r3, [pc, #64]	@ (800efe8 <can1_ams_s10_voltages_1_s10v03_encode+0x50>)
 800efa8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800efac:	f7f1 f910 	bl	80001d0 <__aeabi_dsub>
 800efb0:	4602      	mov	r2, r0
 800efb2:	460b      	mov	r3, r1
 800efb4:	4610      	mov	r0, r2
 800efb6:	4619      	mov	r1, r3
 800efb8:	a309      	add	r3, pc, #36	@ (adr r3, 800efe0 <can1_ams_s10_voltages_1_s10v03_encode+0x48>)
 800efba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efbe:	f7f1 fbe9 	bl	8000794 <__aeabi_ddiv>
 800efc2:	4602      	mov	r2, r0
 800efc4:	460b      	mov	r3, r1
 800efc6:	4610      	mov	r0, r2
 800efc8:	4619      	mov	r1, r3
 800efca:	f7f1 fd7b 	bl	8000ac4 <__aeabi_d2uiz>
 800efce:	4603      	mov	r3, r0
 800efd0:	b2db      	uxtb	r3, r3
}
 800efd2:	4618      	mov	r0, r3
 800efd4:	3708      	adds	r7, #8
 800efd6:	46bd      	mov	sp, r7
 800efd8:	bd80      	pop	{r7, pc}
 800efda:	bf00      	nop
 800efdc:	f3af 8000 	nop.w
 800efe0:	fcce1c58 	.word	0xfcce1c58
 800efe4:	3f800e6a 	.word	0x3f800e6a
 800efe8:	40040000 	.word	0x40040000
 800efec:	00000000 	.word	0x00000000

0800eff0 <can1_ams_s10_voltages_1_s10v04_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_1_s10v04_encode(double value)
{
 800eff0:	b580      	push	{r7, lr}
 800eff2:	b082      	sub	sp, #8
 800eff4:	af00      	add	r7, sp, #0
 800eff6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800effa:	f04f 0200 	mov.w	r2, #0
 800effe:	4b10      	ldr	r3, [pc, #64]	@ (800f040 <can1_ams_s10_voltages_1_s10v04_encode+0x50>)
 800f000:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f004:	f7f1 f8e4 	bl	80001d0 <__aeabi_dsub>
 800f008:	4602      	mov	r2, r0
 800f00a:	460b      	mov	r3, r1
 800f00c:	4610      	mov	r0, r2
 800f00e:	4619      	mov	r1, r3
 800f010:	a309      	add	r3, pc, #36	@ (adr r3, 800f038 <can1_ams_s10_voltages_1_s10v04_encode+0x48>)
 800f012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f016:	f7f1 fbbd 	bl	8000794 <__aeabi_ddiv>
 800f01a:	4602      	mov	r2, r0
 800f01c:	460b      	mov	r3, r1
 800f01e:	4610      	mov	r0, r2
 800f020:	4619      	mov	r1, r3
 800f022:	f7f1 fd4f 	bl	8000ac4 <__aeabi_d2uiz>
 800f026:	4603      	mov	r3, r0
 800f028:	b2db      	uxtb	r3, r3
}
 800f02a:	4618      	mov	r0, r3
 800f02c:	3708      	adds	r7, #8
 800f02e:	46bd      	mov	sp, r7
 800f030:	bd80      	pop	{r7, pc}
 800f032:	bf00      	nop
 800f034:	f3af 8000 	nop.w
 800f038:	fcce1c58 	.word	0xfcce1c58
 800f03c:	3f800e6a 	.word	0x3f800e6a
 800f040:	40040000 	.word	0x40040000
 800f044:	00000000 	.word	0x00000000

0800f048 <can1_ams_s10_voltages_1_s10v05_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_1_s10v05_encode(double value)
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	b082      	sub	sp, #8
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f052:	f04f 0200 	mov.w	r2, #0
 800f056:	4b10      	ldr	r3, [pc, #64]	@ (800f098 <can1_ams_s10_voltages_1_s10v05_encode+0x50>)
 800f058:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f05c:	f7f1 f8b8 	bl	80001d0 <__aeabi_dsub>
 800f060:	4602      	mov	r2, r0
 800f062:	460b      	mov	r3, r1
 800f064:	4610      	mov	r0, r2
 800f066:	4619      	mov	r1, r3
 800f068:	a309      	add	r3, pc, #36	@ (adr r3, 800f090 <can1_ams_s10_voltages_1_s10v05_encode+0x48>)
 800f06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f06e:	f7f1 fb91 	bl	8000794 <__aeabi_ddiv>
 800f072:	4602      	mov	r2, r0
 800f074:	460b      	mov	r3, r1
 800f076:	4610      	mov	r0, r2
 800f078:	4619      	mov	r1, r3
 800f07a:	f7f1 fd23 	bl	8000ac4 <__aeabi_d2uiz>
 800f07e:	4603      	mov	r3, r0
 800f080:	b2db      	uxtb	r3, r3
}
 800f082:	4618      	mov	r0, r3
 800f084:	3708      	adds	r7, #8
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}
 800f08a:	bf00      	nop
 800f08c:	f3af 8000 	nop.w
 800f090:	fcce1c58 	.word	0xfcce1c58
 800f094:	3f800e6a 	.word	0x3f800e6a
 800f098:	40040000 	.word	0x40040000
 800f09c:	00000000 	.word	0x00000000

0800f0a0 <can1_ams_s10_voltages_1_s10v06_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_1_s10v06_encode(double value)
{
 800f0a0:	b580      	push	{r7, lr}
 800f0a2:	b082      	sub	sp, #8
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f0aa:	f04f 0200 	mov.w	r2, #0
 800f0ae:	4b10      	ldr	r3, [pc, #64]	@ (800f0f0 <can1_ams_s10_voltages_1_s10v06_encode+0x50>)
 800f0b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f0b4:	f7f1 f88c 	bl	80001d0 <__aeabi_dsub>
 800f0b8:	4602      	mov	r2, r0
 800f0ba:	460b      	mov	r3, r1
 800f0bc:	4610      	mov	r0, r2
 800f0be:	4619      	mov	r1, r3
 800f0c0:	a309      	add	r3, pc, #36	@ (adr r3, 800f0e8 <can1_ams_s10_voltages_1_s10v06_encode+0x48>)
 800f0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c6:	f7f1 fb65 	bl	8000794 <__aeabi_ddiv>
 800f0ca:	4602      	mov	r2, r0
 800f0cc:	460b      	mov	r3, r1
 800f0ce:	4610      	mov	r0, r2
 800f0d0:	4619      	mov	r1, r3
 800f0d2:	f7f1 fcf7 	bl	8000ac4 <__aeabi_d2uiz>
 800f0d6:	4603      	mov	r3, r0
 800f0d8:	b2db      	uxtb	r3, r3
}
 800f0da:	4618      	mov	r0, r3
 800f0dc:	3708      	adds	r7, #8
 800f0de:	46bd      	mov	sp, r7
 800f0e0:	bd80      	pop	{r7, pc}
 800f0e2:	bf00      	nop
 800f0e4:	f3af 8000 	nop.w
 800f0e8:	fcce1c58 	.word	0xfcce1c58
 800f0ec:	3f800e6a 	.word	0x3f800e6a
 800f0f0:	40040000 	.word	0x40040000

0800f0f4 <can1_ams_s10_voltages_2_pack>:

int can1_ams_s10_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s10_voltages_2_t *src_p,
    size_t size)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b084      	sub	sp, #16
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	60f8      	str	r0, [r7, #12]
 800f0fc:	60b9      	str	r1, [r7, #8]
 800f0fe:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	2b04      	cmp	r3, #4
 800f104:	d802      	bhi.n	800f10c <can1_ams_s10_voltages_2_pack+0x18>
        return (-EINVAL);
 800f106:	f06f 0315 	mvn.w	r3, #21
 800f10a:	e058      	b.n	800f1be <can1_ams_s10_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800f10c:	2205      	movs	r2, #5
 800f10e:	2100      	movs	r1, #0
 800f110:	68f8      	ldr	r0, [r7, #12]
 800f112:	f001 fb7d 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s10v07, 0u, 0xffu);
 800f116:	68bb      	ldr	r3, [r7, #8]
 800f118:	781b      	ldrb	r3, [r3, #0]
 800f11a:	22ff      	movs	r2, #255	@ 0xff
 800f11c:	2100      	movs	r1, #0
 800f11e:	4618      	mov	r0, r3
 800f120:	f7fa f848 	bl	80091b4 <pack_left_shift_u8>
 800f124:	4603      	mov	r3, r0
 800f126:	461a      	mov	r2, r3
 800f128:	68fb      	ldr	r3, [r7, #12]
 800f12a:	781b      	ldrb	r3, [r3, #0]
 800f12c:	4313      	orrs	r3, r2
 800f12e:	b2da      	uxtb	r2, r3
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s10v08, 0u, 0xffu);
 800f134:	68bb      	ldr	r3, [r7, #8]
 800f136:	785b      	ldrb	r3, [r3, #1]
 800f138:	22ff      	movs	r2, #255	@ 0xff
 800f13a:	2100      	movs	r1, #0
 800f13c:	4618      	mov	r0, r3
 800f13e:	f7fa f839 	bl	80091b4 <pack_left_shift_u8>
 800f142:	4603      	mov	r3, r0
 800f144:	4619      	mov	r1, r3
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	3301      	adds	r3, #1
 800f14a:	781a      	ldrb	r2, [r3, #0]
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	3301      	adds	r3, #1
 800f150:	430a      	orrs	r2, r1
 800f152:	b2d2      	uxtb	r2, r2
 800f154:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s10v09, 0u, 0xffu);
 800f156:	68bb      	ldr	r3, [r7, #8]
 800f158:	789b      	ldrb	r3, [r3, #2]
 800f15a:	22ff      	movs	r2, #255	@ 0xff
 800f15c:	2100      	movs	r1, #0
 800f15e:	4618      	mov	r0, r3
 800f160:	f7fa f828 	bl	80091b4 <pack_left_shift_u8>
 800f164:	4603      	mov	r3, r0
 800f166:	4619      	mov	r1, r3
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	3302      	adds	r3, #2
 800f16c:	781a      	ldrb	r2, [r3, #0]
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	3302      	adds	r3, #2
 800f172:	430a      	orrs	r2, r1
 800f174:	b2d2      	uxtb	r2, r2
 800f176:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s10v10, 0u, 0xffu);
 800f178:	68bb      	ldr	r3, [r7, #8]
 800f17a:	78db      	ldrb	r3, [r3, #3]
 800f17c:	22ff      	movs	r2, #255	@ 0xff
 800f17e:	2100      	movs	r1, #0
 800f180:	4618      	mov	r0, r3
 800f182:	f7fa f817 	bl	80091b4 <pack_left_shift_u8>
 800f186:	4603      	mov	r3, r0
 800f188:	4619      	mov	r1, r3
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	3303      	adds	r3, #3
 800f18e:	781a      	ldrb	r2, [r3, #0]
 800f190:	68fb      	ldr	r3, [r7, #12]
 800f192:	3303      	adds	r3, #3
 800f194:	430a      	orrs	r2, r1
 800f196:	b2d2      	uxtb	r2, r2
 800f198:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s10v11, 0u, 0xffu);
 800f19a:	68bb      	ldr	r3, [r7, #8]
 800f19c:	791b      	ldrb	r3, [r3, #4]
 800f19e:	22ff      	movs	r2, #255	@ 0xff
 800f1a0:	2100      	movs	r1, #0
 800f1a2:	4618      	mov	r0, r3
 800f1a4:	f7fa f806 	bl	80091b4 <pack_left_shift_u8>
 800f1a8:	4603      	mov	r3, r0
 800f1aa:	4619      	mov	r1, r3
 800f1ac:	68fb      	ldr	r3, [r7, #12]
 800f1ae:	3304      	adds	r3, #4
 800f1b0:	781a      	ldrb	r2, [r3, #0]
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	3304      	adds	r3, #4
 800f1b6:	430a      	orrs	r2, r1
 800f1b8:	b2d2      	uxtb	r2, r2
 800f1ba:	701a      	strb	r2, [r3, #0]

    return (5);
 800f1bc:	2305      	movs	r3, #5
}
 800f1be:	4618      	mov	r0, r3
 800f1c0:	3710      	adds	r7, #16
 800f1c2:	46bd      	mov	sp, r7
 800f1c4:	bd80      	pop	{r7, pc}
	...

0800f1c8 <can1_ams_s10_voltages_2_s10v07_encode>:

    return 0;
}

uint8_t can1_ams_s10_voltages_2_s10v07_encode(double value)
{
 800f1c8:	b580      	push	{r7, lr}
 800f1ca:	b082      	sub	sp, #8
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f1d2:	f04f 0200 	mov.w	r2, #0
 800f1d6:	4b10      	ldr	r3, [pc, #64]	@ (800f218 <can1_ams_s10_voltages_2_s10v07_encode+0x50>)
 800f1d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f1dc:	f7f0 fff8 	bl	80001d0 <__aeabi_dsub>
 800f1e0:	4602      	mov	r2, r0
 800f1e2:	460b      	mov	r3, r1
 800f1e4:	4610      	mov	r0, r2
 800f1e6:	4619      	mov	r1, r3
 800f1e8:	a309      	add	r3, pc, #36	@ (adr r3, 800f210 <can1_ams_s10_voltages_2_s10v07_encode+0x48>)
 800f1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1ee:	f7f1 fad1 	bl	8000794 <__aeabi_ddiv>
 800f1f2:	4602      	mov	r2, r0
 800f1f4:	460b      	mov	r3, r1
 800f1f6:	4610      	mov	r0, r2
 800f1f8:	4619      	mov	r1, r3
 800f1fa:	f7f1 fc63 	bl	8000ac4 <__aeabi_d2uiz>
 800f1fe:	4603      	mov	r3, r0
 800f200:	b2db      	uxtb	r3, r3
}
 800f202:	4618      	mov	r0, r3
 800f204:	3708      	adds	r7, #8
 800f206:	46bd      	mov	sp, r7
 800f208:	bd80      	pop	{r7, pc}
 800f20a:	bf00      	nop
 800f20c:	f3af 8000 	nop.w
 800f210:	fcce1c58 	.word	0xfcce1c58
 800f214:	3f800e6a 	.word	0x3f800e6a
 800f218:	40040000 	.word	0x40040000
 800f21c:	00000000 	.word	0x00000000

0800f220 <can1_ams_s10_voltages_2_s10v08_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_2_s10v08_encode(double value)
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b082      	sub	sp, #8
 800f224:	af00      	add	r7, sp, #0
 800f226:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f22a:	f04f 0200 	mov.w	r2, #0
 800f22e:	4b10      	ldr	r3, [pc, #64]	@ (800f270 <can1_ams_s10_voltages_2_s10v08_encode+0x50>)
 800f230:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f234:	f7f0 ffcc 	bl	80001d0 <__aeabi_dsub>
 800f238:	4602      	mov	r2, r0
 800f23a:	460b      	mov	r3, r1
 800f23c:	4610      	mov	r0, r2
 800f23e:	4619      	mov	r1, r3
 800f240:	a309      	add	r3, pc, #36	@ (adr r3, 800f268 <can1_ams_s10_voltages_2_s10v08_encode+0x48>)
 800f242:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f246:	f7f1 faa5 	bl	8000794 <__aeabi_ddiv>
 800f24a:	4602      	mov	r2, r0
 800f24c:	460b      	mov	r3, r1
 800f24e:	4610      	mov	r0, r2
 800f250:	4619      	mov	r1, r3
 800f252:	f7f1 fc37 	bl	8000ac4 <__aeabi_d2uiz>
 800f256:	4603      	mov	r3, r0
 800f258:	b2db      	uxtb	r3, r3
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	3708      	adds	r7, #8
 800f25e:	46bd      	mov	sp, r7
 800f260:	bd80      	pop	{r7, pc}
 800f262:	bf00      	nop
 800f264:	f3af 8000 	nop.w
 800f268:	fcce1c58 	.word	0xfcce1c58
 800f26c:	3f800e6a 	.word	0x3f800e6a
 800f270:	40040000 	.word	0x40040000
 800f274:	00000000 	.word	0x00000000

0800f278 <can1_ams_s10_voltages_2_s10v09_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_2_s10v09_encode(double value)
{
 800f278:	b580      	push	{r7, lr}
 800f27a:	b082      	sub	sp, #8
 800f27c:	af00      	add	r7, sp, #0
 800f27e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f282:	f04f 0200 	mov.w	r2, #0
 800f286:	4b10      	ldr	r3, [pc, #64]	@ (800f2c8 <can1_ams_s10_voltages_2_s10v09_encode+0x50>)
 800f288:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f28c:	f7f0 ffa0 	bl	80001d0 <__aeabi_dsub>
 800f290:	4602      	mov	r2, r0
 800f292:	460b      	mov	r3, r1
 800f294:	4610      	mov	r0, r2
 800f296:	4619      	mov	r1, r3
 800f298:	a309      	add	r3, pc, #36	@ (adr r3, 800f2c0 <can1_ams_s10_voltages_2_s10v09_encode+0x48>)
 800f29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f29e:	f7f1 fa79 	bl	8000794 <__aeabi_ddiv>
 800f2a2:	4602      	mov	r2, r0
 800f2a4:	460b      	mov	r3, r1
 800f2a6:	4610      	mov	r0, r2
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	f7f1 fc0b 	bl	8000ac4 <__aeabi_d2uiz>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	b2db      	uxtb	r3, r3
}
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	3708      	adds	r7, #8
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	bd80      	pop	{r7, pc}
 800f2ba:	bf00      	nop
 800f2bc:	f3af 8000 	nop.w
 800f2c0:	fcce1c58 	.word	0xfcce1c58
 800f2c4:	3f800e6a 	.word	0x3f800e6a
 800f2c8:	40040000 	.word	0x40040000
 800f2cc:	00000000 	.word	0x00000000

0800f2d0 <can1_ams_s10_voltages_2_s10v10_encode>:

    return (true);
}

uint8_t can1_ams_s10_voltages_2_s10v10_encode(double value)
{
 800f2d0:	b580      	push	{r7, lr}
 800f2d2:	b082      	sub	sp, #8
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f2da:	f04f 0200 	mov.w	r2, #0
 800f2de:	4b10      	ldr	r3, [pc, #64]	@ (800f320 <can1_ams_s10_voltages_2_s10v10_encode+0x50>)
 800f2e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f2e4:	f7f0 ff74 	bl	80001d0 <__aeabi_dsub>
 800f2e8:	4602      	mov	r2, r0
 800f2ea:	460b      	mov	r3, r1
 800f2ec:	4610      	mov	r0, r2
 800f2ee:	4619      	mov	r1, r3
 800f2f0:	a309      	add	r3, pc, #36	@ (adr r3, 800f318 <can1_ams_s10_voltages_2_s10v10_encode+0x48>)
 800f2f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2f6:	f7f1 fa4d 	bl	8000794 <__aeabi_ddiv>
 800f2fa:	4602      	mov	r2, r0
 800f2fc:	460b      	mov	r3, r1
 800f2fe:	4610      	mov	r0, r2
 800f300:	4619      	mov	r1, r3
 800f302:	f7f1 fbdf 	bl	8000ac4 <__aeabi_d2uiz>
 800f306:	4603      	mov	r3, r0
 800f308:	b2db      	uxtb	r3, r3
}
 800f30a:	4618      	mov	r0, r3
 800f30c:	3708      	adds	r7, #8
 800f30e:	46bd      	mov	sp, r7
 800f310:	bd80      	pop	{r7, pc}
 800f312:	bf00      	nop
 800f314:	f3af 8000 	nop.w
 800f318:	fcce1c58 	.word	0xfcce1c58
 800f31c:	3f800e6a 	.word	0x3f800e6a
 800f320:	40040000 	.word	0x40040000

0800f324 <can1_ams_s11_voltages_1_pack>:

int can1_ams_s11_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s11_voltages_1_t *src_p,
    size_t size)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b084      	sub	sp, #16
 800f328:	af00      	add	r7, sp, #0
 800f32a:	60f8      	str	r0, [r7, #12]
 800f32c:	60b9      	str	r1, [r7, #8]
 800f32e:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	2b05      	cmp	r3, #5
 800f334:	d802      	bhi.n	800f33c <can1_ams_s11_voltages_1_pack+0x18>
        return (-EINVAL);
 800f336:	f06f 0315 	mvn.w	r3, #21
 800f33a:	e069      	b.n	800f410 <can1_ams_s11_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800f33c:	2206      	movs	r2, #6
 800f33e:	2100      	movs	r1, #0
 800f340:	68f8      	ldr	r0, [r7, #12]
 800f342:	f001 fa65 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s11v01, 0u, 0xffu);
 800f346:	68bb      	ldr	r3, [r7, #8]
 800f348:	781b      	ldrb	r3, [r3, #0]
 800f34a:	22ff      	movs	r2, #255	@ 0xff
 800f34c:	2100      	movs	r1, #0
 800f34e:	4618      	mov	r0, r3
 800f350:	f7f9 ff30 	bl	80091b4 <pack_left_shift_u8>
 800f354:	4603      	mov	r3, r0
 800f356:	461a      	mov	r2, r3
 800f358:	68fb      	ldr	r3, [r7, #12]
 800f35a:	781b      	ldrb	r3, [r3, #0]
 800f35c:	4313      	orrs	r3, r2
 800f35e:	b2da      	uxtb	r2, r3
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s11v02, 0u, 0xffu);
 800f364:	68bb      	ldr	r3, [r7, #8]
 800f366:	785b      	ldrb	r3, [r3, #1]
 800f368:	22ff      	movs	r2, #255	@ 0xff
 800f36a:	2100      	movs	r1, #0
 800f36c:	4618      	mov	r0, r3
 800f36e:	f7f9 ff21 	bl	80091b4 <pack_left_shift_u8>
 800f372:	4603      	mov	r3, r0
 800f374:	4619      	mov	r1, r3
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	3301      	adds	r3, #1
 800f37a:	781a      	ldrb	r2, [r3, #0]
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	3301      	adds	r3, #1
 800f380:	430a      	orrs	r2, r1
 800f382:	b2d2      	uxtb	r2, r2
 800f384:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s11v03, 0u, 0xffu);
 800f386:	68bb      	ldr	r3, [r7, #8]
 800f388:	789b      	ldrb	r3, [r3, #2]
 800f38a:	22ff      	movs	r2, #255	@ 0xff
 800f38c:	2100      	movs	r1, #0
 800f38e:	4618      	mov	r0, r3
 800f390:	f7f9 ff10 	bl	80091b4 <pack_left_shift_u8>
 800f394:	4603      	mov	r3, r0
 800f396:	4619      	mov	r1, r3
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	3302      	adds	r3, #2
 800f39c:	781a      	ldrb	r2, [r3, #0]
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	3302      	adds	r3, #2
 800f3a2:	430a      	orrs	r2, r1
 800f3a4:	b2d2      	uxtb	r2, r2
 800f3a6:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s11v04, 0u, 0xffu);
 800f3a8:	68bb      	ldr	r3, [r7, #8]
 800f3aa:	78db      	ldrb	r3, [r3, #3]
 800f3ac:	22ff      	movs	r2, #255	@ 0xff
 800f3ae:	2100      	movs	r1, #0
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f7f9 feff 	bl	80091b4 <pack_left_shift_u8>
 800f3b6:	4603      	mov	r3, r0
 800f3b8:	4619      	mov	r1, r3
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	3303      	adds	r3, #3
 800f3be:	781a      	ldrb	r2, [r3, #0]
 800f3c0:	68fb      	ldr	r3, [r7, #12]
 800f3c2:	3303      	adds	r3, #3
 800f3c4:	430a      	orrs	r2, r1
 800f3c6:	b2d2      	uxtb	r2, r2
 800f3c8:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s11v05, 0u, 0xffu);
 800f3ca:	68bb      	ldr	r3, [r7, #8]
 800f3cc:	791b      	ldrb	r3, [r3, #4]
 800f3ce:	22ff      	movs	r2, #255	@ 0xff
 800f3d0:	2100      	movs	r1, #0
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f7f9 feee 	bl	80091b4 <pack_left_shift_u8>
 800f3d8:	4603      	mov	r3, r0
 800f3da:	4619      	mov	r1, r3
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	3304      	adds	r3, #4
 800f3e0:	781a      	ldrb	r2, [r3, #0]
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	3304      	adds	r3, #4
 800f3e6:	430a      	orrs	r2, r1
 800f3e8:	b2d2      	uxtb	r2, r2
 800f3ea:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s11v06, 0u, 0xffu);
 800f3ec:	68bb      	ldr	r3, [r7, #8]
 800f3ee:	795b      	ldrb	r3, [r3, #5]
 800f3f0:	22ff      	movs	r2, #255	@ 0xff
 800f3f2:	2100      	movs	r1, #0
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	f7f9 fedd 	bl	80091b4 <pack_left_shift_u8>
 800f3fa:	4603      	mov	r3, r0
 800f3fc:	4619      	mov	r1, r3
 800f3fe:	68fb      	ldr	r3, [r7, #12]
 800f400:	3305      	adds	r3, #5
 800f402:	781a      	ldrb	r2, [r3, #0]
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	3305      	adds	r3, #5
 800f408:	430a      	orrs	r2, r1
 800f40a:	b2d2      	uxtb	r2, r2
 800f40c:	701a      	strb	r2, [r3, #0]

    return (6);
 800f40e:	2306      	movs	r3, #6
}
 800f410:	4618      	mov	r0, r3
 800f412:	3710      	adds	r7, #16
 800f414:	46bd      	mov	sp, r7
 800f416:	bd80      	pop	{r7, pc}

0800f418 <can1_ams_s11_voltages_1_s11v01_encode>:

    return 0;
}

uint8_t can1_ams_s11_voltages_1_s11v01_encode(double value)
{
 800f418:	b580      	push	{r7, lr}
 800f41a:	b082      	sub	sp, #8
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f422:	f04f 0200 	mov.w	r2, #0
 800f426:	4b10      	ldr	r3, [pc, #64]	@ (800f468 <can1_ams_s11_voltages_1_s11v01_encode+0x50>)
 800f428:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f42c:	f7f0 fed0 	bl	80001d0 <__aeabi_dsub>
 800f430:	4602      	mov	r2, r0
 800f432:	460b      	mov	r3, r1
 800f434:	4610      	mov	r0, r2
 800f436:	4619      	mov	r1, r3
 800f438:	a309      	add	r3, pc, #36	@ (adr r3, 800f460 <can1_ams_s11_voltages_1_s11v01_encode+0x48>)
 800f43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f43e:	f7f1 f9a9 	bl	8000794 <__aeabi_ddiv>
 800f442:	4602      	mov	r2, r0
 800f444:	460b      	mov	r3, r1
 800f446:	4610      	mov	r0, r2
 800f448:	4619      	mov	r1, r3
 800f44a:	f7f1 fb3b 	bl	8000ac4 <__aeabi_d2uiz>
 800f44e:	4603      	mov	r3, r0
 800f450:	b2db      	uxtb	r3, r3
}
 800f452:	4618      	mov	r0, r3
 800f454:	3708      	adds	r7, #8
 800f456:	46bd      	mov	sp, r7
 800f458:	bd80      	pop	{r7, pc}
 800f45a:	bf00      	nop
 800f45c:	f3af 8000 	nop.w
 800f460:	fcce1c58 	.word	0xfcce1c58
 800f464:	3f800e6a 	.word	0x3f800e6a
 800f468:	40040000 	.word	0x40040000
 800f46c:	00000000 	.word	0x00000000

0800f470 <can1_ams_s11_voltages_1_s11v02_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_1_s11v02_encode(double value)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b082      	sub	sp, #8
 800f474:	af00      	add	r7, sp, #0
 800f476:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f47a:	f04f 0200 	mov.w	r2, #0
 800f47e:	4b10      	ldr	r3, [pc, #64]	@ (800f4c0 <can1_ams_s11_voltages_1_s11v02_encode+0x50>)
 800f480:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f484:	f7f0 fea4 	bl	80001d0 <__aeabi_dsub>
 800f488:	4602      	mov	r2, r0
 800f48a:	460b      	mov	r3, r1
 800f48c:	4610      	mov	r0, r2
 800f48e:	4619      	mov	r1, r3
 800f490:	a309      	add	r3, pc, #36	@ (adr r3, 800f4b8 <can1_ams_s11_voltages_1_s11v02_encode+0x48>)
 800f492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f496:	f7f1 f97d 	bl	8000794 <__aeabi_ddiv>
 800f49a:	4602      	mov	r2, r0
 800f49c:	460b      	mov	r3, r1
 800f49e:	4610      	mov	r0, r2
 800f4a0:	4619      	mov	r1, r3
 800f4a2:	f7f1 fb0f 	bl	8000ac4 <__aeabi_d2uiz>
 800f4a6:	4603      	mov	r3, r0
 800f4a8:	b2db      	uxtb	r3, r3
}
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	3708      	adds	r7, #8
 800f4ae:	46bd      	mov	sp, r7
 800f4b0:	bd80      	pop	{r7, pc}
 800f4b2:	bf00      	nop
 800f4b4:	f3af 8000 	nop.w
 800f4b8:	fcce1c58 	.word	0xfcce1c58
 800f4bc:	3f800e6a 	.word	0x3f800e6a
 800f4c0:	40040000 	.word	0x40040000
 800f4c4:	00000000 	.word	0x00000000

0800f4c8 <can1_ams_s11_voltages_1_s11v03_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_1_s11v03_encode(double value)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b082      	sub	sp, #8
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f4d2:	f04f 0200 	mov.w	r2, #0
 800f4d6:	4b10      	ldr	r3, [pc, #64]	@ (800f518 <can1_ams_s11_voltages_1_s11v03_encode+0x50>)
 800f4d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f4dc:	f7f0 fe78 	bl	80001d0 <__aeabi_dsub>
 800f4e0:	4602      	mov	r2, r0
 800f4e2:	460b      	mov	r3, r1
 800f4e4:	4610      	mov	r0, r2
 800f4e6:	4619      	mov	r1, r3
 800f4e8:	a309      	add	r3, pc, #36	@ (adr r3, 800f510 <can1_ams_s11_voltages_1_s11v03_encode+0x48>)
 800f4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ee:	f7f1 f951 	bl	8000794 <__aeabi_ddiv>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	460b      	mov	r3, r1
 800f4f6:	4610      	mov	r0, r2
 800f4f8:	4619      	mov	r1, r3
 800f4fa:	f7f1 fae3 	bl	8000ac4 <__aeabi_d2uiz>
 800f4fe:	4603      	mov	r3, r0
 800f500:	b2db      	uxtb	r3, r3
}
 800f502:	4618      	mov	r0, r3
 800f504:	3708      	adds	r7, #8
 800f506:	46bd      	mov	sp, r7
 800f508:	bd80      	pop	{r7, pc}
 800f50a:	bf00      	nop
 800f50c:	f3af 8000 	nop.w
 800f510:	fcce1c58 	.word	0xfcce1c58
 800f514:	3f800e6a 	.word	0x3f800e6a
 800f518:	40040000 	.word	0x40040000
 800f51c:	00000000 	.word	0x00000000

0800f520 <can1_ams_s11_voltages_1_s11v04_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_1_s11v04_encode(double value)
{
 800f520:	b580      	push	{r7, lr}
 800f522:	b082      	sub	sp, #8
 800f524:	af00      	add	r7, sp, #0
 800f526:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f52a:	f04f 0200 	mov.w	r2, #0
 800f52e:	4b10      	ldr	r3, [pc, #64]	@ (800f570 <can1_ams_s11_voltages_1_s11v04_encode+0x50>)
 800f530:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f534:	f7f0 fe4c 	bl	80001d0 <__aeabi_dsub>
 800f538:	4602      	mov	r2, r0
 800f53a:	460b      	mov	r3, r1
 800f53c:	4610      	mov	r0, r2
 800f53e:	4619      	mov	r1, r3
 800f540:	a309      	add	r3, pc, #36	@ (adr r3, 800f568 <can1_ams_s11_voltages_1_s11v04_encode+0x48>)
 800f542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f546:	f7f1 f925 	bl	8000794 <__aeabi_ddiv>
 800f54a:	4602      	mov	r2, r0
 800f54c:	460b      	mov	r3, r1
 800f54e:	4610      	mov	r0, r2
 800f550:	4619      	mov	r1, r3
 800f552:	f7f1 fab7 	bl	8000ac4 <__aeabi_d2uiz>
 800f556:	4603      	mov	r3, r0
 800f558:	b2db      	uxtb	r3, r3
}
 800f55a:	4618      	mov	r0, r3
 800f55c:	3708      	adds	r7, #8
 800f55e:	46bd      	mov	sp, r7
 800f560:	bd80      	pop	{r7, pc}
 800f562:	bf00      	nop
 800f564:	f3af 8000 	nop.w
 800f568:	fcce1c58 	.word	0xfcce1c58
 800f56c:	3f800e6a 	.word	0x3f800e6a
 800f570:	40040000 	.word	0x40040000
 800f574:	00000000 	.word	0x00000000

0800f578 <can1_ams_s11_voltages_1_s11v05_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_1_s11v05_encode(double value)
{
 800f578:	b580      	push	{r7, lr}
 800f57a:	b082      	sub	sp, #8
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f582:	f04f 0200 	mov.w	r2, #0
 800f586:	4b10      	ldr	r3, [pc, #64]	@ (800f5c8 <can1_ams_s11_voltages_1_s11v05_encode+0x50>)
 800f588:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f58c:	f7f0 fe20 	bl	80001d0 <__aeabi_dsub>
 800f590:	4602      	mov	r2, r0
 800f592:	460b      	mov	r3, r1
 800f594:	4610      	mov	r0, r2
 800f596:	4619      	mov	r1, r3
 800f598:	a309      	add	r3, pc, #36	@ (adr r3, 800f5c0 <can1_ams_s11_voltages_1_s11v05_encode+0x48>)
 800f59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59e:	f7f1 f8f9 	bl	8000794 <__aeabi_ddiv>
 800f5a2:	4602      	mov	r2, r0
 800f5a4:	460b      	mov	r3, r1
 800f5a6:	4610      	mov	r0, r2
 800f5a8:	4619      	mov	r1, r3
 800f5aa:	f7f1 fa8b 	bl	8000ac4 <__aeabi_d2uiz>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	b2db      	uxtb	r3, r3
}
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	3708      	adds	r7, #8
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	bd80      	pop	{r7, pc}
 800f5ba:	bf00      	nop
 800f5bc:	f3af 8000 	nop.w
 800f5c0:	fcce1c58 	.word	0xfcce1c58
 800f5c4:	3f800e6a 	.word	0x3f800e6a
 800f5c8:	40040000 	.word	0x40040000
 800f5cc:	00000000 	.word	0x00000000

0800f5d0 <can1_ams_s11_voltages_1_s11v06_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_1_s11v06_encode(double value)
{
 800f5d0:	b580      	push	{r7, lr}
 800f5d2:	b082      	sub	sp, #8
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f5da:	f04f 0200 	mov.w	r2, #0
 800f5de:	4b10      	ldr	r3, [pc, #64]	@ (800f620 <can1_ams_s11_voltages_1_s11v06_encode+0x50>)
 800f5e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f5e4:	f7f0 fdf4 	bl	80001d0 <__aeabi_dsub>
 800f5e8:	4602      	mov	r2, r0
 800f5ea:	460b      	mov	r3, r1
 800f5ec:	4610      	mov	r0, r2
 800f5ee:	4619      	mov	r1, r3
 800f5f0:	a309      	add	r3, pc, #36	@ (adr r3, 800f618 <can1_ams_s11_voltages_1_s11v06_encode+0x48>)
 800f5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f6:	f7f1 f8cd 	bl	8000794 <__aeabi_ddiv>
 800f5fa:	4602      	mov	r2, r0
 800f5fc:	460b      	mov	r3, r1
 800f5fe:	4610      	mov	r0, r2
 800f600:	4619      	mov	r1, r3
 800f602:	f7f1 fa5f 	bl	8000ac4 <__aeabi_d2uiz>
 800f606:	4603      	mov	r3, r0
 800f608:	b2db      	uxtb	r3, r3
}
 800f60a:	4618      	mov	r0, r3
 800f60c:	3708      	adds	r7, #8
 800f60e:	46bd      	mov	sp, r7
 800f610:	bd80      	pop	{r7, pc}
 800f612:	bf00      	nop
 800f614:	f3af 8000 	nop.w
 800f618:	fcce1c58 	.word	0xfcce1c58
 800f61c:	3f800e6a 	.word	0x3f800e6a
 800f620:	40040000 	.word	0x40040000

0800f624 <can1_ams_s11_voltages_2_pack>:

int can1_ams_s11_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s11_voltages_2_t *src_p,
    size_t size)
{
 800f624:	b580      	push	{r7, lr}
 800f626:	b084      	sub	sp, #16
 800f628:	af00      	add	r7, sp, #0
 800f62a:	60f8      	str	r0, [r7, #12]
 800f62c:	60b9      	str	r1, [r7, #8]
 800f62e:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2b04      	cmp	r3, #4
 800f634:	d802      	bhi.n	800f63c <can1_ams_s11_voltages_2_pack+0x18>
        return (-EINVAL);
 800f636:	f06f 0315 	mvn.w	r3, #21
 800f63a:	e058      	b.n	800f6ee <can1_ams_s11_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800f63c:	2205      	movs	r2, #5
 800f63e:	2100      	movs	r1, #0
 800f640:	68f8      	ldr	r0, [r7, #12]
 800f642:	f001 f8e5 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s11v07, 0u, 0xffu);
 800f646:	68bb      	ldr	r3, [r7, #8]
 800f648:	781b      	ldrb	r3, [r3, #0]
 800f64a:	22ff      	movs	r2, #255	@ 0xff
 800f64c:	2100      	movs	r1, #0
 800f64e:	4618      	mov	r0, r3
 800f650:	f7f9 fdb0 	bl	80091b4 <pack_left_shift_u8>
 800f654:	4603      	mov	r3, r0
 800f656:	461a      	mov	r2, r3
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	781b      	ldrb	r3, [r3, #0]
 800f65c:	4313      	orrs	r3, r2
 800f65e:	b2da      	uxtb	r2, r3
 800f660:	68fb      	ldr	r3, [r7, #12]
 800f662:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s11v08, 0u, 0xffu);
 800f664:	68bb      	ldr	r3, [r7, #8]
 800f666:	785b      	ldrb	r3, [r3, #1]
 800f668:	22ff      	movs	r2, #255	@ 0xff
 800f66a:	2100      	movs	r1, #0
 800f66c:	4618      	mov	r0, r3
 800f66e:	f7f9 fda1 	bl	80091b4 <pack_left_shift_u8>
 800f672:	4603      	mov	r3, r0
 800f674:	4619      	mov	r1, r3
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	3301      	adds	r3, #1
 800f67a:	781a      	ldrb	r2, [r3, #0]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	3301      	adds	r3, #1
 800f680:	430a      	orrs	r2, r1
 800f682:	b2d2      	uxtb	r2, r2
 800f684:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s11v09, 0u, 0xffu);
 800f686:	68bb      	ldr	r3, [r7, #8]
 800f688:	789b      	ldrb	r3, [r3, #2]
 800f68a:	22ff      	movs	r2, #255	@ 0xff
 800f68c:	2100      	movs	r1, #0
 800f68e:	4618      	mov	r0, r3
 800f690:	f7f9 fd90 	bl	80091b4 <pack_left_shift_u8>
 800f694:	4603      	mov	r3, r0
 800f696:	4619      	mov	r1, r3
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	3302      	adds	r3, #2
 800f69c:	781a      	ldrb	r2, [r3, #0]
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	3302      	adds	r3, #2
 800f6a2:	430a      	orrs	r2, r1
 800f6a4:	b2d2      	uxtb	r2, r2
 800f6a6:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s11v10, 0u, 0xffu);
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	78db      	ldrb	r3, [r3, #3]
 800f6ac:	22ff      	movs	r2, #255	@ 0xff
 800f6ae:	2100      	movs	r1, #0
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	f7f9 fd7f 	bl	80091b4 <pack_left_shift_u8>
 800f6b6:	4603      	mov	r3, r0
 800f6b8:	4619      	mov	r1, r3
 800f6ba:	68fb      	ldr	r3, [r7, #12]
 800f6bc:	3303      	adds	r3, #3
 800f6be:	781a      	ldrb	r2, [r3, #0]
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	3303      	adds	r3, #3
 800f6c4:	430a      	orrs	r2, r1
 800f6c6:	b2d2      	uxtb	r2, r2
 800f6c8:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s11v11, 0u, 0xffu);
 800f6ca:	68bb      	ldr	r3, [r7, #8]
 800f6cc:	791b      	ldrb	r3, [r3, #4]
 800f6ce:	22ff      	movs	r2, #255	@ 0xff
 800f6d0:	2100      	movs	r1, #0
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f7f9 fd6e 	bl	80091b4 <pack_left_shift_u8>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	4619      	mov	r1, r3
 800f6dc:	68fb      	ldr	r3, [r7, #12]
 800f6de:	3304      	adds	r3, #4
 800f6e0:	781a      	ldrb	r2, [r3, #0]
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	3304      	adds	r3, #4
 800f6e6:	430a      	orrs	r2, r1
 800f6e8:	b2d2      	uxtb	r2, r2
 800f6ea:	701a      	strb	r2, [r3, #0]

    return (5);
 800f6ec:	2305      	movs	r3, #5
}
 800f6ee:	4618      	mov	r0, r3
 800f6f0:	3710      	adds	r7, #16
 800f6f2:	46bd      	mov	sp, r7
 800f6f4:	bd80      	pop	{r7, pc}
	...

0800f6f8 <can1_ams_s11_voltages_2_s11v07_encode>:

    return 0;
}

uint8_t can1_ams_s11_voltages_2_s11v07_encode(double value)
{
 800f6f8:	b580      	push	{r7, lr}
 800f6fa:	b082      	sub	sp, #8
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f702:	f04f 0200 	mov.w	r2, #0
 800f706:	4b10      	ldr	r3, [pc, #64]	@ (800f748 <can1_ams_s11_voltages_2_s11v07_encode+0x50>)
 800f708:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f70c:	f7f0 fd60 	bl	80001d0 <__aeabi_dsub>
 800f710:	4602      	mov	r2, r0
 800f712:	460b      	mov	r3, r1
 800f714:	4610      	mov	r0, r2
 800f716:	4619      	mov	r1, r3
 800f718:	a309      	add	r3, pc, #36	@ (adr r3, 800f740 <can1_ams_s11_voltages_2_s11v07_encode+0x48>)
 800f71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f71e:	f7f1 f839 	bl	8000794 <__aeabi_ddiv>
 800f722:	4602      	mov	r2, r0
 800f724:	460b      	mov	r3, r1
 800f726:	4610      	mov	r0, r2
 800f728:	4619      	mov	r1, r3
 800f72a:	f7f1 f9cb 	bl	8000ac4 <__aeabi_d2uiz>
 800f72e:	4603      	mov	r3, r0
 800f730:	b2db      	uxtb	r3, r3
}
 800f732:	4618      	mov	r0, r3
 800f734:	3708      	adds	r7, #8
 800f736:	46bd      	mov	sp, r7
 800f738:	bd80      	pop	{r7, pc}
 800f73a:	bf00      	nop
 800f73c:	f3af 8000 	nop.w
 800f740:	fcce1c58 	.word	0xfcce1c58
 800f744:	3f800e6a 	.word	0x3f800e6a
 800f748:	40040000 	.word	0x40040000
 800f74c:	00000000 	.word	0x00000000

0800f750 <can1_ams_s11_voltages_2_s11v08_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_2_s11v08_encode(double value)
{
 800f750:	b580      	push	{r7, lr}
 800f752:	b082      	sub	sp, #8
 800f754:	af00      	add	r7, sp, #0
 800f756:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f75a:	f04f 0200 	mov.w	r2, #0
 800f75e:	4b10      	ldr	r3, [pc, #64]	@ (800f7a0 <can1_ams_s11_voltages_2_s11v08_encode+0x50>)
 800f760:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f764:	f7f0 fd34 	bl	80001d0 <__aeabi_dsub>
 800f768:	4602      	mov	r2, r0
 800f76a:	460b      	mov	r3, r1
 800f76c:	4610      	mov	r0, r2
 800f76e:	4619      	mov	r1, r3
 800f770:	a309      	add	r3, pc, #36	@ (adr r3, 800f798 <can1_ams_s11_voltages_2_s11v08_encode+0x48>)
 800f772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f776:	f7f1 f80d 	bl	8000794 <__aeabi_ddiv>
 800f77a:	4602      	mov	r2, r0
 800f77c:	460b      	mov	r3, r1
 800f77e:	4610      	mov	r0, r2
 800f780:	4619      	mov	r1, r3
 800f782:	f7f1 f99f 	bl	8000ac4 <__aeabi_d2uiz>
 800f786:	4603      	mov	r3, r0
 800f788:	b2db      	uxtb	r3, r3
}
 800f78a:	4618      	mov	r0, r3
 800f78c:	3708      	adds	r7, #8
 800f78e:	46bd      	mov	sp, r7
 800f790:	bd80      	pop	{r7, pc}
 800f792:	bf00      	nop
 800f794:	f3af 8000 	nop.w
 800f798:	fcce1c58 	.word	0xfcce1c58
 800f79c:	3f800e6a 	.word	0x3f800e6a
 800f7a0:	40040000 	.word	0x40040000
 800f7a4:	00000000 	.word	0x00000000

0800f7a8 <can1_ams_s11_voltages_2_s11v09_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_2_s11v09_encode(double value)
{
 800f7a8:	b580      	push	{r7, lr}
 800f7aa:	b082      	sub	sp, #8
 800f7ac:	af00      	add	r7, sp, #0
 800f7ae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f7b2:	f04f 0200 	mov.w	r2, #0
 800f7b6:	4b10      	ldr	r3, [pc, #64]	@ (800f7f8 <can1_ams_s11_voltages_2_s11v09_encode+0x50>)
 800f7b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f7bc:	f7f0 fd08 	bl	80001d0 <__aeabi_dsub>
 800f7c0:	4602      	mov	r2, r0
 800f7c2:	460b      	mov	r3, r1
 800f7c4:	4610      	mov	r0, r2
 800f7c6:	4619      	mov	r1, r3
 800f7c8:	a309      	add	r3, pc, #36	@ (adr r3, 800f7f0 <can1_ams_s11_voltages_2_s11v09_encode+0x48>)
 800f7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ce:	f7f0 ffe1 	bl	8000794 <__aeabi_ddiv>
 800f7d2:	4602      	mov	r2, r0
 800f7d4:	460b      	mov	r3, r1
 800f7d6:	4610      	mov	r0, r2
 800f7d8:	4619      	mov	r1, r3
 800f7da:	f7f1 f973 	bl	8000ac4 <__aeabi_d2uiz>
 800f7de:	4603      	mov	r3, r0
 800f7e0:	b2db      	uxtb	r3, r3
}
 800f7e2:	4618      	mov	r0, r3
 800f7e4:	3708      	adds	r7, #8
 800f7e6:	46bd      	mov	sp, r7
 800f7e8:	bd80      	pop	{r7, pc}
 800f7ea:	bf00      	nop
 800f7ec:	f3af 8000 	nop.w
 800f7f0:	fcce1c58 	.word	0xfcce1c58
 800f7f4:	3f800e6a 	.word	0x3f800e6a
 800f7f8:	40040000 	.word	0x40040000
 800f7fc:	00000000 	.word	0x00000000

0800f800 <can1_ams_s11_voltages_2_s11v10_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_2_s11v10_encode(double value)
{
 800f800:	b580      	push	{r7, lr}
 800f802:	b082      	sub	sp, #8
 800f804:	af00      	add	r7, sp, #0
 800f806:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f80a:	f04f 0200 	mov.w	r2, #0
 800f80e:	4b10      	ldr	r3, [pc, #64]	@ (800f850 <can1_ams_s11_voltages_2_s11v10_encode+0x50>)
 800f810:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f814:	f7f0 fcdc 	bl	80001d0 <__aeabi_dsub>
 800f818:	4602      	mov	r2, r0
 800f81a:	460b      	mov	r3, r1
 800f81c:	4610      	mov	r0, r2
 800f81e:	4619      	mov	r1, r3
 800f820:	a309      	add	r3, pc, #36	@ (adr r3, 800f848 <can1_ams_s11_voltages_2_s11v10_encode+0x48>)
 800f822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f826:	f7f0 ffb5 	bl	8000794 <__aeabi_ddiv>
 800f82a:	4602      	mov	r2, r0
 800f82c:	460b      	mov	r3, r1
 800f82e:	4610      	mov	r0, r2
 800f830:	4619      	mov	r1, r3
 800f832:	f7f1 f947 	bl	8000ac4 <__aeabi_d2uiz>
 800f836:	4603      	mov	r3, r0
 800f838:	b2db      	uxtb	r3, r3
}
 800f83a:	4618      	mov	r0, r3
 800f83c:	3708      	adds	r7, #8
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd80      	pop	{r7, pc}
 800f842:	bf00      	nop
 800f844:	f3af 8000 	nop.w
 800f848:	fcce1c58 	.word	0xfcce1c58
 800f84c:	3f800e6a 	.word	0x3f800e6a
 800f850:	40040000 	.word	0x40040000
 800f854:	00000000 	.word	0x00000000

0800f858 <can1_ams_s11_voltages_2_s11v11_encode>:

    return (true);
}

uint8_t can1_ams_s11_voltages_2_s11v11_encode(double value)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b082      	sub	sp, #8
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f862:	f04f 0200 	mov.w	r2, #0
 800f866:	4b10      	ldr	r3, [pc, #64]	@ (800f8a8 <can1_ams_s11_voltages_2_s11v11_encode+0x50>)
 800f868:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f86c:	f7f0 fcb0 	bl	80001d0 <__aeabi_dsub>
 800f870:	4602      	mov	r2, r0
 800f872:	460b      	mov	r3, r1
 800f874:	4610      	mov	r0, r2
 800f876:	4619      	mov	r1, r3
 800f878:	a309      	add	r3, pc, #36	@ (adr r3, 800f8a0 <can1_ams_s11_voltages_2_s11v11_encode+0x48>)
 800f87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f87e:	f7f0 ff89 	bl	8000794 <__aeabi_ddiv>
 800f882:	4602      	mov	r2, r0
 800f884:	460b      	mov	r3, r1
 800f886:	4610      	mov	r0, r2
 800f888:	4619      	mov	r1, r3
 800f88a:	f7f1 f91b 	bl	8000ac4 <__aeabi_d2uiz>
 800f88e:	4603      	mov	r3, r0
 800f890:	b2db      	uxtb	r3, r3
}
 800f892:	4618      	mov	r0, r3
 800f894:	3708      	adds	r7, #8
 800f896:	46bd      	mov	sp, r7
 800f898:	bd80      	pop	{r7, pc}
 800f89a:	bf00      	nop
 800f89c:	f3af 8000 	nop.w
 800f8a0:	fcce1c58 	.word	0xfcce1c58
 800f8a4:	3f800e6a 	.word	0x3f800e6a
 800f8a8:	40040000 	.word	0x40040000

0800f8ac <can1_ams_s12_voltages_1_pack>:

int can1_ams_s12_voltages_1_pack(
    uint8_t *dst_p,
    const struct can1_ams_s12_voltages_1_t *src_p,
    size_t size)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b084      	sub	sp, #16
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	60f8      	str	r0, [r7, #12]
 800f8b4:	60b9      	str	r1, [r7, #8]
 800f8b6:	607a      	str	r2, [r7, #4]
    if (size < 6u) {
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	2b05      	cmp	r3, #5
 800f8bc:	d802      	bhi.n	800f8c4 <can1_ams_s12_voltages_1_pack+0x18>
        return (-EINVAL);
 800f8be:	f06f 0315 	mvn.w	r3, #21
 800f8c2:	e069      	b.n	800f998 <can1_ams_s12_voltages_1_pack+0xec>
    }

    memset(&dst_p[0], 0, 6);
 800f8c4:	2206      	movs	r2, #6
 800f8c6:	2100      	movs	r1, #0
 800f8c8:	68f8      	ldr	r0, [r7, #12]
 800f8ca:	f000 ffa1 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s12v01, 0u, 0xffu);
 800f8ce:	68bb      	ldr	r3, [r7, #8]
 800f8d0:	781b      	ldrb	r3, [r3, #0]
 800f8d2:	22ff      	movs	r2, #255	@ 0xff
 800f8d4:	2100      	movs	r1, #0
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	f7f9 fc6c 	bl	80091b4 <pack_left_shift_u8>
 800f8dc:	4603      	mov	r3, r0
 800f8de:	461a      	mov	r2, r3
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	781b      	ldrb	r3, [r3, #0]
 800f8e4:	4313      	orrs	r3, r2
 800f8e6:	b2da      	uxtb	r2, r3
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s12v02, 0u, 0xffu);
 800f8ec:	68bb      	ldr	r3, [r7, #8]
 800f8ee:	785b      	ldrb	r3, [r3, #1]
 800f8f0:	22ff      	movs	r2, #255	@ 0xff
 800f8f2:	2100      	movs	r1, #0
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	f7f9 fc5d 	bl	80091b4 <pack_left_shift_u8>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	4619      	mov	r1, r3
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	3301      	adds	r3, #1
 800f902:	781a      	ldrb	r2, [r3, #0]
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	3301      	adds	r3, #1
 800f908:	430a      	orrs	r2, r1
 800f90a:	b2d2      	uxtb	r2, r2
 800f90c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s12v03, 0u, 0xffu);
 800f90e:	68bb      	ldr	r3, [r7, #8]
 800f910:	789b      	ldrb	r3, [r3, #2]
 800f912:	22ff      	movs	r2, #255	@ 0xff
 800f914:	2100      	movs	r1, #0
 800f916:	4618      	mov	r0, r3
 800f918:	f7f9 fc4c 	bl	80091b4 <pack_left_shift_u8>
 800f91c:	4603      	mov	r3, r0
 800f91e:	4619      	mov	r1, r3
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	3302      	adds	r3, #2
 800f924:	781a      	ldrb	r2, [r3, #0]
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	3302      	adds	r3, #2
 800f92a:	430a      	orrs	r2, r1
 800f92c:	b2d2      	uxtb	r2, r2
 800f92e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s12v04, 0u, 0xffu);
 800f930:	68bb      	ldr	r3, [r7, #8]
 800f932:	78db      	ldrb	r3, [r3, #3]
 800f934:	22ff      	movs	r2, #255	@ 0xff
 800f936:	2100      	movs	r1, #0
 800f938:	4618      	mov	r0, r3
 800f93a:	f7f9 fc3b 	bl	80091b4 <pack_left_shift_u8>
 800f93e:	4603      	mov	r3, r0
 800f940:	4619      	mov	r1, r3
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	3303      	adds	r3, #3
 800f946:	781a      	ldrb	r2, [r3, #0]
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	3303      	adds	r3, #3
 800f94c:	430a      	orrs	r2, r1
 800f94e:	b2d2      	uxtb	r2, r2
 800f950:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s12v05, 0u, 0xffu);
 800f952:	68bb      	ldr	r3, [r7, #8]
 800f954:	791b      	ldrb	r3, [r3, #4]
 800f956:	22ff      	movs	r2, #255	@ 0xff
 800f958:	2100      	movs	r1, #0
 800f95a:	4618      	mov	r0, r3
 800f95c:	f7f9 fc2a 	bl	80091b4 <pack_left_shift_u8>
 800f960:	4603      	mov	r3, r0
 800f962:	4619      	mov	r1, r3
 800f964:	68fb      	ldr	r3, [r7, #12]
 800f966:	3304      	adds	r3, #4
 800f968:	781a      	ldrb	r2, [r3, #0]
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	3304      	adds	r3, #4
 800f96e:	430a      	orrs	r2, r1
 800f970:	b2d2      	uxtb	r2, r2
 800f972:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_left_shift_u8(src_p->s12v06, 0u, 0xffu);
 800f974:	68bb      	ldr	r3, [r7, #8]
 800f976:	795b      	ldrb	r3, [r3, #5]
 800f978:	22ff      	movs	r2, #255	@ 0xff
 800f97a:	2100      	movs	r1, #0
 800f97c:	4618      	mov	r0, r3
 800f97e:	f7f9 fc19 	bl	80091b4 <pack_left_shift_u8>
 800f982:	4603      	mov	r3, r0
 800f984:	4619      	mov	r1, r3
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	3305      	adds	r3, #5
 800f98a:	781a      	ldrb	r2, [r3, #0]
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	3305      	adds	r3, #5
 800f990:	430a      	orrs	r2, r1
 800f992:	b2d2      	uxtb	r2, r2
 800f994:	701a      	strb	r2, [r3, #0]

    return (6);
 800f996:	2306      	movs	r3, #6
}
 800f998:	4618      	mov	r0, r3
 800f99a:	3710      	adds	r7, #16
 800f99c:	46bd      	mov	sp, r7
 800f99e:	bd80      	pop	{r7, pc}

0800f9a0 <can1_ams_s12_voltages_1_s12v01_encode>:

    return 0;
}

uint8_t can1_ams_s12_voltages_1_s12v01_encode(double value)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b082      	sub	sp, #8
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800f9aa:	f04f 0200 	mov.w	r2, #0
 800f9ae:	4b10      	ldr	r3, [pc, #64]	@ (800f9f0 <can1_ams_s12_voltages_1_s12v01_encode+0x50>)
 800f9b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f9b4:	f7f0 fc0c 	bl	80001d0 <__aeabi_dsub>
 800f9b8:	4602      	mov	r2, r0
 800f9ba:	460b      	mov	r3, r1
 800f9bc:	4610      	mov	r0, r2
 800f9be:	4619      	mov	r1, r3
 800f9c0:	a309      	add	r3, pc, #36	@ (adr r3, 800f9e8 <can1_ams_s12_voltages_1_s12v01_encode+0x48>)
 800f9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9c6:	f7f0 fee5 	bl	8000794 <__aeabi_ddiv>
 800f9ca:	4602      	mov	r2, r0
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	4610      	mov	r0, r2
 800f9d0:	4619      	mov	r1, r3
 800f9d2:	f7f1 f877 	bl	8000ac4 <__aeabi_d2uiz>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	b2db      	uxtb	r3, r3
}
 800f9da:	4618      	mov	r0, r3
 800f9dc:	3708      	adds	r7, #8
 800f9de:	46bd      	mov	sp, r7
 800f9e0:	bd80      	pop	{r7, pc}
 800f9e2:	bf00      	nop
 800f9e4:	f3af 8000 	nop.w
 800f9e8:	fcce1c58 	.word	0xfcce1c58
 800f9ec:	3f800e6a 	.word	0x3f800e6a
 800f9f0:	40040000 	.word	0x40040000
 800f9f4:	00000000 	.word	0x00000000

0800f9f8 <can1_ams_s12_voltages_1_s12v02_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_1_s12v02_encode(double value)
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b082      	sub	sp, #8
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fa02:	f04f 0200 	mov.w	r2, #0
 800fa06:	4b10      	ldr	r3, [pc, #64]	@ (800fa48 <can1_ams_s12_voltages_1_s12v02_encode+0x50>)
 800fa08:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fa0c:	f7f0 fbe0 	bl	80001d0 <__aeabi_dsub>
 800fa10:	4602      	mov	r2, r0
 800fa12:	460b      	mov	r3, r1
 800fa14:	4610      	mov	r0, r2
 800fa16:	4619      	mov	r1, r3
 800fa18:	a309      	add	r3, pc, #36	@ (adr r3, 800fa40 <can1_ams_s12_voltages_1_s12v02_encode+0x48>)
 800fa1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa1e:	f7f0 feb9 	bl	8000794 <__aeabi_ddiv>
 800fa22:	4602      	mov	r2, r0
 800fa24:	460b      	mov	r3, r1
 800fa26:	4610      	mov	r0, r2
 800fa28:	4619      	mov	r1, r3
 800fa2a:	f7f1 f84b 	bl	8000ac4 <__aeabi_d2uiz>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	b2db      	uxtb	r3, r3
}
 800fa32:	4618      	mov	r0, r3
 800fa34:	3708      	adds	r7, #8
 800fa36:	46bd      	mov	sp, r7
 800fa38:	bd80      	pop	{r7, pc}
 800fa3a:	bf00      	nop
 800fa3c:	f3af 8000 	nop.w
 800fa40:	fcce1c58 	.word	0xfcce1c58
 800fa44:	3f800e6a 	.word	0x3f800e6a
 800fa48:	40040000 	.word	0x40040000
 800fa4c:	00000000 	.word	0x00000000

0800fa50 <can1_ams_s12_voltages_1_s12v03_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_1_s12v03_encode(double value)
{
 800fa50:	b580      	push	{r7, lr}
 800fa52:	b082      	sub	sp, #8
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fa5a:	f04f 0200 	mov.w	r2, #0
 800fa5e:	4b10      	ldr	r3, [pc, #64]	@ (800faa0 <can1_ams_s12_voltages_1_s12v03_encode+0x50>)
 800fa60:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fa64:	f7f0 fbb4 	bl	80001d0 <__aeabi_dsub>
 800fa68:	4602      	mov	r2, r0
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	4610      	mov	r0, r2
 800fa6e:	4619      	mov	r1, r3
 800fa70:	a309      	add	r3, pc, #36	@ (adr r3, 800fa98 <can1_ams_s12_voltages_1_s12v03_encode+0x48>)
 800fa72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa76:	f7f0 fe8d 	bl	8000794 <__aeabi_ddiv>
 800fa7a:	4602      	mov	r2, r0
 800fa7c:	460b      	mov	r3, r1
 800fa7e:	4610      	mov	r0, r2
 800fa80:	4619      	mov	r1, r3
 800fa82:	f7f1 f81f 	bl	8000ac4 <__aeabi_d2uiz>
 800fa86:	4603      	mov	r3, r0
 800fa88:	b2db      	uxtb	r3, r3
}
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	3708      	adds	r7, #8
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	f3af 8000 	nop.w
 800fa98:	fcce1c58 	.word	0xfcce1c58
 800fa9c:	3f800e6a 	.word	0x3f800e6a
 800faa0:	40040000 	.word	0x40040000
 800faa4:	00000000 	.word	0x00000000

0800faa8 <can1_ams_s12_voltages_1_s12v04_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_1_s12v04_encode(double value)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b082      	sub	sp, #8
 800faac:	af00      	add	r7, sp, #0
 800faae:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fab2:	f04f 0200 	mov.w	r2, #0
 800fab6:	4b10      	ldr	r3, [pc, #64]	@ (800faf8 <can1_ams_s12_voltages_1_s12v04_encode+0x50>)
 800fab8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fabc:	f7f0 fb88 	bl	80001d0 <__aeabi_dsub>
 800fac0:	4602      	mov	r2, r0
 800fac2:	460b      	mov	r3, r1
 800fac4:	4610      	mov	r0, r2
 800fac6:	4619      	mov	r1, r3
 800fac8:	a309      	add	r3, pc, #36	@ (adr r3, 800faf0 <can1_ams_s12_voltages_1_s12v04_encode+0x48>)
 800faca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800face:	f7f0 fe61 	bl	8000794 <__aeabi_ddiv>
 800fad2:	4602      	mov	r2, r0
 800fad4:	460b      	mov	r3, r1
 800fad6:	4610      	mov	r0, r2
 800fad8:	4619      	mov	r1, r3
 800fada:	f7f0 fff3 	bl	8000ac4 <__aeabi_d2uiz>
 800fade:	4603      	mov	r3, r0
 800fae0:	b2db      	uxtb	r3, r3
}
 800fae2:	4618      	mov	r0, r3
 800fae4:	3708      	adds	r7, #8
 800fae6:	46bd      	mov	sp, r7
 800fae8:	bd80      	pop	{r7, pc}
 800faea:	bf00      	nop
 800faec:	f3af 8000 	nop.w
 800faf0:	fcce1c58 	.word	0xfcce1c58
 800faf4:	3f800e6a 	.word	0x3f800e6a
 800faf8:	40040000 	.word	0x40040000
 800fafc:	00000000 	.word	0x00000000

0800fb00 <can1_ams_s12_voltages_1_s12v05_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_1_s12v05_encode(double value)
{
 800fb00:	b580      	push	{r7, lr}
 800fb02:	b082      	sub	sp, #8
 800fb04:	af00      	add	r7, sp, #0
 800fb06:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fb0a:	f04f 0200 	mov.w	r2, #0
 800fb0e:	4b10      	ldr	r3, [pc, #64]	@ (800fb50 <can1_ams_s12_voltages_1_s12v05_encode+0x50>)
 800fb10:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fb14:	f7f0 fb5c 	bl	80001d0 <__aeabi_dsub>
 800fb18:	4602      	mov	r2, r0
 800fb1a:	460b      	mov	r3, r1
 800fb1c:	4610      	mov	r0, r2
 800fb1e:	4619      	mov	r1, r3
 800fb20:	a309      	add	r3, pc, #36	@ (adr r3, 800fb48 <can1_ams_s12_voltages_1_s12v05_encode+0x48>)
 800fb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb26:	f7f0 fe35 	bl	8000794 <__aeabi_ddiv>
 800fb2a:	4602      	mov	r2, r0
 800fb2c:	460b      	mov	r3, r1
 800fb2e:	4610      	mov	r0, r2
 800fb30:	4619      	mov	r1, r3
 800fb32:	f7f0 ffc7 	bl	8000ac4 <__aeabi_d2uiz>
 800fb36:	4603      	mov	r3, r0
 800fb38:	b2db      	uxtb	r3, r3
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3708      	adds	r7, #8
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}
 800fb42:	bf00      	nop
 800fb44:	f3af 8000 	nop.w
 800fb48:	fcce1c58 	.word	0xfcce1c58
 800fb4c:	3f800e6a 	.word	0x3f800e6a
 800fb50:	40040000 	.word	0x40040000
 800fb54:	00000000 	.word	0x00000000

0800fb58 <can1_ams_s12_voltages_1_s12v06_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_1_s12v06_encode(double value)
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b082      	sub	sp, #8
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fb62:	f04f 0200 	mov.w	r2, #0
 800fb66:	4b10      	ldr	r3, [pc, #64]	@ (800fba8 <can1_ams_s12_voltages_1_s12v06_encode+0x50>)
 800fb68:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fb6c:	f7f0 fb30 	bl	80001d0 <__aeabi_dsub>
 800fb70:	4602      	mov	r2, r0
 800fb72:	460b      	mov	r3, r1
 800fb74:	4610      	mov	r0, r2
 800fb76:	4619      	mov	r1, r3
 800fb78:	a309      	add	r3, pc, #36	@ (adr r3, 800fba0 <can1_ams_s12_voltages_1_s12v06_encode+0x48>)
 800fb7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb7e:	f7f0 fe09 	bl	8000794 <__aeabi_ddiv>
 800fb82:	4602      	mov	r2, r0
 800fb84:	460b      	mov	r3, r1
 800fb86:	4610      	mov	r0, r2
 800fb88:	4619      	mov	r1, r3
 800fb8a:	f7f0 ff9b 	bl	8000ac4 <__aeabi_d2uiz>
 800fb8e:	4603      	mov	r3, r0
 800fb90:	b2db      	uxtb	r3, r3
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	3708      	adds	r7, #8
 800fb96:	46bd      	mov	sp, r7
 800fb98:	bd80      	pop	{r7, pc}
 800fb9a:	bf00      	nop
 800fb9c:	f3af 8000 	nop.w
 800fba0:	fcce1c58 	.word	0xfcce1c58
 800fba4:	3f800e6a 	.word	0x3f800e6a
 800fba8:	40040000 	.word	0x40040000

0800fbac <can1_ams_s12_voltages_2_pack>:

int can1_ams_s12_voltages_2_pack(
    uint8_t *dst_p,
    const struct can1_ams_s12_voltages_2_t *src_p,
    size_t size)
{
 800fbac:	b580      	push	{r7, lr}
 800fbae:	b084      	sub	sp, #16
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	60f8      	str	r0, [r7, #12]
 800fbb4:	60b9      	str	r1, [r7, #8]
 800fbb6:	607a      	str	r2, [r7, #4]
    if (size < 5u) {
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	2b04      	cmp	r3, #4
 800fbbc:	d802      	bhi.n	800fbc4 <can1_ams_s12_voltages_2_pack+0x18>
        return (-EINVAL);
 800fbbe:	f06f 0315 	mvn.w	r3, #21
 800fbc2:	e058      	b.n	800fc76 <can1_ams_s12_voltages_2_pack+0xca>
    }

    memset(&dst_p[0], 0, 5);
 800fbc4:	2205      	movs	r2, #5
 800fbc6:	2100      	movs	r1, #0
 800fbc8:	68f8      	ldr	r0, [r7, #12]
 800fbca:	f000 fe21 	bl	8010810 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->s12v07, 0u, 0xffu);
 800fbce:	68bb      	ldr	r3, [r7, #8]
 800fbd0:	781b      	ldrb	r3, [r3, #0]
 800fbd2:	22ff      	movs	r2, #255	@ 0xff
 800fbd4:	2100      	movs	r1, #0
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	f7f9 faec 	bl	80091b4 <pack_left_shift_u8>
 800fbdc:	4603      	mov	r3, r0
 800fbde:	461a      	mov	r2, r3
 800fbe0:	68fb      	ldr	r3, [r7, #12]
 800fbe2:	781b      	ldrb	r3, [r3, #0]
 800fbe4:	4313      	orrs	r3, r2
 800fbe6:	b2da      	uxtb	r2, r3
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->s12v08, 0u, 0xffu);
 800fbec:	68bb      	ldr	r3, [r7, #8]
 800fbee:	785b      	ldrb	r3, [r3, #1]
 800fbf0:	22ff      	movs	r2, #255	@ 0xff
 800fbf2:	2100      	movs	r1, #0
 800fbf4:	4618      	mov	r0, r3
 800fbf6:	f7f9 fadd 	bl	80091b4 <pack_left_shift_u8>
 800fbfa:	4603      	mov	r3, r0
 800fbfc:	4619      	mov	r1, r3
 800fbfe:	68fb      	ldr	r3, [r7, #12]
 800fc00:	3301      	adds	r3, #1
 800fc02:	781a      	ldrb	r2, [r3, #0]
 800fc04:	68fb      	ldr	r3, [r7, #12]
 800fc06:	3301      	adds	r3, #1
 800fc08:	430a      	orrs	r2, r1
 800fc0a:	b2d2      	uxtb	r2, r2
 800fc0c:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->s12v09, 0u, 0xffu);
 800fc0e:	68bb      	ldr	r3, [r7, #8]
 800fc10:	789b      	ldrb	r3, [r3, #2]
 800fc12:	22ff      	movs	r2, #255	@ 0xff
 800fc14:	2100      	movs	r1, #0
 800fc16:	4618      	mov	r0, r3
 800fc18:	f7f9 facc 	bl	80091b4 <pack_left_shift_u8>
 800fc1c:	4603      	mov	r3, r0
 800fc1e:	4619      	mov	r1, r3
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	3302      	adds	r3, #2
 800fc24:	781a      	ldrb	r2, [r3, #0]
 800fc26:	68fb      	ldr	r3, [r7, #12]
 800fc28:	3302      	adds	r3, #2
 800fc2a:	430a      	orrs	r2, r1
 800fc2c:	b2d2      	uxtb	r2, r2
 800fc2e:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_left_shift_u8(src_p->s12v10, 0u, 0xffu);
 800fc30:	68bb      	ldr	r3, [r7, #8]
 800fc32:	78db      	ldrb	r3, [r3, #3]
 800fc34:	22ff      	movs	r2, #255	@ 0xff
 800fc36:	2100      	movs	r1, #0
 800fc38:	4618      	mov	r0, r3
 800fc3a:	f7f9 fabb 	bl	80091b4 <pack_left_shift_u8>
 800fc3e:	4603      	mov	r3, r0
 800fc40:	4619      	mov	r1, r3
 800fc42:	68fb      	ldr	r3, [r7, #12]
 800fc44:	3303      	adds	r3, #3
 800fc46:	781a      	ldrb	r2, [r3, #0]
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	3303      	adds	r3, #3
 800fc4c:	430a      	orrs	r2, r1
 800fc4e:	b2d2      	uxtb	r2, r2
 800fc50:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u8(src_p->s12v11, 0u, 0xffu);
 800fc52:	68bb      	ldr	r3, [r7, #8]
 800fc54:	791b      	ldrb	r3, [r3, #4]
 800fc56:	22ff      	movs	r2, #255	@ 0xff
 800fc58:	2100      	movs	r1, #0
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	f7f9 faaa 	bl	80091b4 <pack_left_shift_u8>
 800fc60:	4603      	mov	r3, r0
 800fc62:	4619      	mov	r1, r3
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	3304      	adds	r3, #4
 800fc68:	781a      	ldrb	r2, [r3, #0]
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	3304      	adds	r3, #4
 800fc6e:	430a      	orrs	r2, r1
 800fc70:	b2d2      	uxtb	r2, r2
 800fc72:	701a      	strb	r2, [r3, #0]

    return (5);
 800fc74:	2305      	movs	r3, #5
}
 800fc76:	4618      	mov	r0, r3
 800fc78:	3710      	adds	r7, #16
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	bd80      	pop	{r7, pc}
	...

0800fc80 <can1_ams_s12_voltages_2_s12v07_encode>:

    return 0;
}

uint8_t can1_ams_s12_voltages_2_s12v07_encode(double value)
{
 800fc80:	b580      	push	{r7, lr}
 800fc82:	b082      	sub	sp, #8
 800fc84:	af00      	add	r7, sp, #0
 800fc86:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fc8a:	f04f 0200 	mov.w	r2, #0
 800fc8e:	4b10      	ldr	r3, [pc, #64]	@ (800fcd0 <can1_ams_s12_voltages_2_s12v07_encode+0x50>)
 800fc90:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fc94:	f7f0 fa9c 	bl	80001d0 <__aeabi_dsub>
 800fc98:	4602      	mov	r2, r0
 800fc9a:	460b      	mov	r3, r1
 800fc9c:	4610      	mov	r0, r2
 800fc9e:	4619      	mov	r1, r3
 800fca0:	a309      	add	r3, pc, #36	@ (adr r3, 800fcc8 <can1_ams_s12_voltages_2_s12v07_encode+0x48>)
 800fca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fca6:	f7f0 fd75 	bl	8000794 <__aeabi_ddiv>
 800fcaa:	4602      	mov	r2, r0
 800fcac:	460b      	mov	r3, r1
 800fcae:	4610      	mov	r0, r2
 800fcb0:	4619      	mov	r1, r3
 800fcb2:	f7f0 ff07 	bl	8000ac4 <__aeabi_d2uiz>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	b2db      	uxtb	r3, r3
}
 800fcba:	4618      	mov	r0, r3
 800fcbc:	3708      	adds	r7, #8
 800fcbe:	46bd      	mov	sp, r7
 800fcc0:	bd80      	pop	{r7, pc}
 800fcc2:	bf00      	nop
 800fcc4:	f3af 8000 	nop.w
 800fcc8:	fcce1c58 	.word	0xfcce1c58
 800fccc:	3f800e6a 	.word	0x3f800e6a
 800fcd0:	40040000 	.word	0x40040000
 800fcd4:	00000000 	.word	0x00000000

0800fcd8 <can1_ams_s12_voltages_2_s12v08_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_2_s12v08_encode(double value)
{
 800fcd8:	b580      	push	{r7, lr}
 800fcda:	b082      	sub	sp, #8
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fce2:	f04f 0200 	mov.w	r2, #0
 800fce6:	4b10      	ldr	r3, [pc, #64]	@ (800fd28 <can1_ams_s12_voltages_2_s12v08_encode+0x50>)
 800fce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fcec:	f7f0 fa70 	bl	80001d0 <__aeabi_dsub>
 800fcf0:	4602      	mov	r2, r0
 800fcf2:	460b      	mov	r3, r1
 800fcf4:	4610      	mov	r0, r2
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	a309      	add	r3, pc, #36	@ (adr r3, 800fd20 <can1_ams_s12_voltages_2_s12v08_encode+0x48>)
 800fcfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcfe:	f7f0 fd49 	bl	8000794 <__aeabi_ddiv>
 800fd02:	4602      	mov	r2, r0
 800fd04:	460b      	mov	r3, r1
 800fd06:	4610      	mov	r0, r2
 800fd08:	4619      	mov	r1, r3
 800fd0a:	f7f0 fedb 	bl	8000ac4 <__aeabi_d2uiz>
 800fd0e:	4603      	mov	r3, r0
 800fd10:	b2db      	uxtb	r3, r3
}
 800fd12:	4618      	mov	r0, r3
 800fd14:	3708      	adds	r7, #8
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
 800fd1a:	bf00      	nop
 800fd1c:	f3af 8000 	nop.w
 800fd20:	fcce1c58 	.word	0xfcce1c58
 800fd24:	3f800e6a 	.word	0x3f800e6a
 800fd28:	40040000 	.word	0x40040000
 800fd2c:	00000000 	.word	0x00000000

0800fd30 <can1_ams_s12_voltages_2_s12v09_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_2_s12v09_encode(double value)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b082      	sub	sp, #8
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fd3a:	f04f 0200 	mov.w	r2, #0
 800fd3e:	4b10      	ldr	r3, [pc, #64]	@ (800fd80 <can1_ams_s12_voltages_2_s12v09_encode+0x50>)
 800fd40:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fd44:	f7f0 fa44 	bl	80001d0 <__aeabi_dsub>
 800fd48:	4602      	mov	r2, r0
 800fd4a:	460b      	mov	r3, r1
 800fd4c:	4610      	mov	r0, r2
 800fd4e:	4619      	mov	r1, r3
 800fd50:	a309      	add	r3, pc, #36	@ (adr r3, 800fd78 <can1_ams_s12_voltages_2_s12v09_encode+0x48>)
 800fd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd56:	f7f0 fd1d 	bl	8000794 <__aeabi_ddiv>
 800fd5a:	4602      	mov	r2, r0
 800fd5c:	460b      	mov	r3, r1
 800fd5e:	4610      	mov	r0, r2
 800fd60:	4619      	mov	r1, r3
 800fd62:	f7f0 feaf 	bl	8000ac4 <__aeabi_d2uiz>
 800fd66:	4603      	mov	r3, r0
 800fd68:	b2db      	uxtb	r3, r3
}
 800fd6a:	4618      	mov	r0, r3
 800fd6c:	3708      	adds	r7, #8
 800fd6e:	46bd      	mov	sp, r7
 800fd70:	bd80      	pop	{r7, pc}
 800fd72:	bf00      	nop
 800fd74:	f3af 8000 	nop.w
 800fd78:	fcce1c58 	.word	0xfcce1c58
 800fd7c:	3f800e6a 	.word	0x3f800e6a
 800fd80:	40040000 	.word	0x40040000
 800fd84:	00000000 	.word	0x00000000

0800fd88 <can1_ams_s12_voltages_2_s12v10_encode>:

    return (true);
}

uint8_t can1_ams_s12_voltages_2_s12v10_encode(double value)
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b082      	sub	sp, #8
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	ed87 0b00 	vstr	d0, [r7]
    return (uint8_t)((value - 2.5) / 0.00784);
 800fd92:	f04f 0200 	mov.w	r2, #0
 800fd96:	4b10      	ldr	r3, [pc, #64]	@ (800fdd8 <can1_ams_s12_voltages_2_s12v10_encode+0x50>)
 800fd98:	e9d7 0100 	ldrd	r0, r1, [r7]
 800fd9c:	f7f0 fa18 	bl	80001d0 <__aeabi_dsub>
 800fda0:	4602      	mov	r2, r0
 800fda2:	460b      	mov	r3, r1
 800fda4:	4610      	mov	r0, r2
 800fda6:	4619      	mov	r1, r3
 800fda8:	a309      	add	r3, pc, #36	@ (adr r3, 800fdd0 <can1_ams_s12_voltages_2_s12v10_encode+0x48>)
 800fdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdae:	f7f0 fcf1 	bl	8000794 <__aeabi_ddiv>
 800fdb2:	4602      	mov	r2, r0
 800fdb4:	460b      	mov	r3, r1
 800fdb6:	4610      	mov	r0, r2
 800fdb8:	4619      	mov	r1, r3
 800fdba:	f7f0 fe83 	bl	8000ac4 <__aeabi_d2uiz>
 800fdbe:	4603      	mov	r3, r0
 800fdc0:	b2db      	uxtb	r3, r3
}
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	3708      	adds	r7, #8
 800fdc6:	46bd      	mov	sp, r7
 800fdc8:	bd80      	pop	{r7, pc}
 800fdca:	bf00      	nop
 800fdcc:	f3af 8000 	nop.w
 800fdd0:	fcce1c58 	.word	0xfcce1c58
 800fdd4:	3f800e6a 	.word	0x3f800e6a
 800fdd8:	40040000 	.word	0x40040000

0800fddc <can1_ams_parameters_set_unpack>:

int can1_ams_parameters_set_unpack(
    struct can1_ams_parameters_set_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b084      	sub	sp, #16
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	60f8      	str	r0, [r7, #12]
 800fde4:	60b9      	str	r1, [r7, #8]
 800fde6:	607a      	str	r2, [r7, #4]
    if (size < 8u) {
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2b07      	cmp	r3, #7
 800fdec:	d802      	bhi.n	800fdf4 <can1_ams_parameters_set_unpack+0x18>
        return (-EINVAL);
 800fdee:	f06f 0315 	mvn.w	r3, #21
 800fdf2:	e05f      	b.n	800feb4 <can1_ams_parameters_set_unpack+0xd8>
    }

    dst_p->cell_under_voltage_treshold = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 800fdf4:	68bb      	ldr	r3, [r7, #8]
 800fdf6:	781b      	ldrb	r3, [r3, #0]
 800fdf8:	22ff      	movs	r2, #255	@ 0xff
 800fdfa:	2100      	movs	r1, #0
 800fdfc:	4618      	mov	r0, r3
 800fdfe:	f7f9 fa4d 	bl	800929c <unpack_right_shift_u8>
 800fe02:	4603      	mov	r3, r0
 800fe04:	461a      	mov	r2, r3
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	701a      	strb	r2, [r3, #0]
    dst_p->cell_over_voltage_treshold = unpack_right_shift_u8(src_p[1], 0u, 0xffu);
 800fe0a:	68bb      	ldr	r3, [r7, #8]
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	781b      	ldrb	r3, [r3, #0]
 800fe10:	22ff      	movs	r2, #255	@ 0xff
 800fe12:	2100      	movs	r1, #0
 800fe14:	4618      	mov	r0, r3
 800fe16:	f7f9 fa41 	bl	800929c <unpack_right_shift_u8>
 800fe1a:	4603      	mov	r3, r0
 800fe1c:	461a      	mov	r2, r3
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	705a      	strb	r2, [r3, #1]
    dst_p->voltage_time_constraint = unpack_right_shift_u8(src_p[2], 0u, 0xffu);
 800fe22:	68bb      	ldr	r3, [r7, #8]
 800fe24:	3302      	adds	r3, #2
 800fe26:	781b      	ldrb	r3, [r3, #0]
 800fe28:	22ff      	movs	r2, #255	@ 0xff
 800fe2a:	2100      	movs	r1, #0
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	f7f9 fa35 	bl	800929c <unpack_right_shift_u8>
 800fe32:	4603      	mov	r3, r0
 800fe34:	461a      	mov	r2, r3
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	709a      	strb	r2, [r3, #2]
    dst_p->temperature_time_constraint = unpack_right_shift_u8(src_p[3], 0u, 0xffu);
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	3303      	adds	r3, #3
 800fe3e:	781b      	ldrb	r3, [r3, #0]
 800fe40:	22ff      	movs	r2, #255	@ 0xff
 800fe42:	2100      	movs	r1, #0
 800fe44:	4618      	mov	r0, r3
 800fe46:	f7f9 fa29 	bl	800929c <unpack_right_shift_u8>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	461a      	mov	r2, r3
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	70da      	strb	r2, [r3, #3]
    dst_p->current_time_constraint = unpack_right_shift_u8(src_p[4], 0u, 0xffu);
 800fe52:	68bb      	ldr	r3, [r7, #8]
 800fe54:	3304      	adds	r3, #4
 800fe56:	781b      	ldrb	r3, [r3, #0]
 800fe58:	22ff      	movs	r2, #255	@ 0xff
 800fe5a:	2100      	movs	r1, #0
 800fe5c:	4618      	mov	r0, r3
 800fe5e:	f7f9 fa1d 	bl	800929c <unpack_right_shift_u8>
 800fe62:	4603      	mov	r3, r0
 800fe64:	461a      	mov	r2, r3
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	711a      	strb	r2, [r3, #4]
    dst_p->voltage_drive_lower_bound = unpack_right_shift_u8(src_p[5], 0u, 0xffu);
 800fe6a:	68bb      	ldr	r3, [r7, #8]
 800fe6c:	3305      	adds	r3, #5
 800fe6e:	781b      	ldrb	r3, [r3, #0]
 800fe70:	22ff      	movs	r2, #255	@ 0xff
 800fe72:	2100      	movs	r1, #0
 800fe74:	4618      	mov	r0, r3
 800fe76:	f7f9 fa11 	bl	800929c <unpack_right_shift_u8>
 800fe7a:	4603      	mov	r3, r0
 800fe7c:	461a      	mov	r2, r3
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	715a      	strb	r2, [r3, #5]
    dst_p->voltage_lower_bound = unpack_right_shift_u8(src_p[6], 0u, 0xffu);
 800fe82:	68bb      	ldr	r3, [r7, #8]
 800fe84:	3306      	adds	r3, #6
 800fe86:	781b      	ldrb	r3, [r3, #0]
 800fe88:	22ff      	movs	r2, #255	@ 0xff
 800fe8a:	2100      	movs	r1, #0
 800fe8c:	4618      	mov	r0, r3
 800fe8e:	f7f9 fa05 	bl	800929c <unpack_right_shift_u8>
 800fe92:	4603      	mov	r3, r0
 800fe94:	461a      	mov	r2, r3
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	719a      	strb	r2, [r3, #6]
    dst_p->start_balancing = unpack_right_shift_u8(src_p[7], 0u, 0x01u);
 800fe9a:	68bb      	ldr	r3, [r7, #8]
 800fe9c:	3307      	adds	r3, #7
 800fe9e:	781b      	ldrb	r3, [r3, #0]
 800fea0:	2201      	movs	r2, #1
 800fea2:	2100      	movs	r1, #0
 800fea4:	4618      	mov	r0, r3
 800fea6:	f7f9 f9f9 	bl	800929c <unpack_right_shift_u8>
 800feaa:	4603      	mov	r3, r0
 800feac:	461a      	mov	r2, r3
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	71da      	strb	r2, [r3, #7]

    return (0);
 800feb2:	2300      	movs	r3, #0
}
 800feb4:	4618      	mov	r0, r3
 800feb6:	3710      	adds	r7, #16
 800feb8:	46bd      	mov	sp, r7
 800feba:	bd80      	pop	{r7, pc}

0800febc <unpack_left_shift_u32>:

static inline uint32_t unpack_left_shift_u32(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800febc:	b480      	push	{r7}
 800febe:	b083      	sub	sp, #12
 800fec0:	af00      	add	r7, sp, #0
 800fec2:	4603      	mov	r3, r0
 800fec4:	71fb      	strb	r3, [r7, #7]
 800fec6:	460b      	mov	r3, r1
 800fec8:	71bb      	strb	r3, [r7, #6]
 800feca:	4613      	mov	r3, r2
 800fecc:	717b      	strb	r3, [r7, #5]
    return (uint32_t)((uint32_t)(value & mask) << shift);
 800fece:	79fa      	ldrb	r2, [r7, #7]
 800fed0:	797b      	ldrb	r3, [r7, #5]
 800fed2:	4013      	ands	r3, r2
 800fed4:	b2db      	uxtb	r3, r3
 800fed6:	461a      	mov	r2, r3
 800fed8:	79bb      	ldrb	r3, [r7, #6]
 800feda:	fa02 f303 	lsl.w	r3, r2, r3
}
 800fede:	4618      	mov	r0, r3
 800fee0:	370c      	adds	r7, #12
 800fee2:	46bd      	mov	sp, r7
 800fee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee8:	4770      	bx	lr

0800feea <unpack_right_shift_u8>:

static inline uint8_t unpack_right_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800feea:	b480      	push	{r7}
 800feec:	b083      	sub	sp, #12
 800feee:	af00      	add	r7, sp, #0
 800fef0:	4603      	mov	r3, r0
 800fef2:	71fb      	strb	r3, [r7, #7]
 800fef4:	460b      	mov	r3, r1
 800fef6:	71bb      	strb	r3, [r7, #6]
 800fef8:	4613      	mov	r3, r2
 800fefa:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value & mask) >> shift);
 800fefc:	79fa      	ldrb	r2, [r7, #7]
 800fefe:	797b      	ldrb	r3, [r7, #5]
 800ff00:	4013      	ands	r3, r2
 800ff02:	b2db      	uxtb	r3, r3
 800ff04:	461a      	mov	r2, r3
 800ff06:	79bb      	ldrb	r3, [r7, #6]
 800ff08:	fa42 f303 	asr.w	r3, r2, r3
 800ff0c:	b2db      	uxtb	r3, r3
}
 800ff0e:	4618      	mov	r0, r3
 800ff10:	370c      	adds	r7, #12
 800ff12:	46bd      	mov	sp, r7
 800ff14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff18:	4770      	bx	lr

0800ff1a <unpack_right_shift_u32>:

static inline uint32_t unpack_right_shift_u32(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 800ff1a:	b480      	push	{r7}
 800ff1c:	b083      	sub	sp, #12
 800ff1e:	af00      	add	r7, sp, #0
 800ff20:	4603      	mov	r3, r0
 800ff22:	71fb      	strb	r3, [r7, #7]
 800ff24:	460b      	mov	r3, r1
 800ff26:	71bb      	strb	r3, [r7, #6]
 800ff28:	4613      	mov	r3, r2
 800ff2a:	717b      	strb	r3, [r7, #5]
    return (uint32_t)((uint32_t)(value & mask) >> shift);
 800ff2c:	79fa      	ldrb	r2, [r7, #7]
 800ff2e:	797b      	ldrb	r3, [r7, #5]
 800ff30:	4013      	ands	r3, r2
 800ff32:	b2db      	uxtb	r3, r3
 800ff34:	461a      	mov	r2, r3
 800ff36:	79bb      	ldrb	r3, [r7, #6]
 800ff38:	fa22 f303 	lsr.w	r3, r2, r3
}
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	370c      	adds	r7, #12
 800ff40:	46bd      	mov	sp, r7
 800ff42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff46:	4770      	bx	lr

0800ff48 <can2_ivt_msg_result_wh_unpack>:

int can2_ivt_msg_result_wh_unpack(
    struct can2_ivt_msg_result_wh_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 800ff48:	b580      	push	{r7, lr}
 800ff4a:	b086      	sub	sp, #24
 800ff4c:	af00      	add	r7, sp, #0
 800ff4e:	60f8      	str	r0, [r7, #12]
 800ff50:	60b9      	str	r1, [r7, #8]
 800ff52:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_wh;

    if (size < 6u) {
 800ff54:	687b      	ldr	r3, [r7, #4]
 800ff56:	2b05      	cmp	r3, #5
 800ff58:	d802      	bhi.n	800ff60 <can2_ivt_msg_result_wh_unpack+0x18>
        return (-EINVAL);
 800ff5a:	f06f 0315 	mvn.w	r3, #21
 800ff5e:	e077      	b.n	8010050 <can2_ivt_msg_result_wh_unpack+0x108>
    }

    dst_p->ivt_id_result_wh = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 800ff60:	68bb      	ldr	r3, [r7, #8]
 800ff62:	781b      	ldrb	r3, [r3, #0]
 800ff64:	22ff      	movs	r2, #255	@ 0xff
 800ff66:	2100      	movs	r1, #0
 800ff68:	4618      	mov	r0, r3
 800ff6a:	f7ff ffbe 	bl	800feea <unpack_right_shift_u8>
 800ff6e:	4603      	mov	r3, r0
 800ff70:	461a      	mov	r2, r3
 800ff72:	68fb      	ldr	r3, [r7, #12]
 800ff74:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_wh_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 800ff76:	68bb      	ldr	r3, [r7, #8]
 800ff78:	3301      	adds	r3, #1
 800ff7a:	781b      	ldrb	r3, [r3, #0]
 800ff7c:	2280      	movs	r2, #128	@ 0x80
 800ff7e:	2107      	movs	r1, #7
 800ff80:	4618      	mov	r0, r3
 800ff82:	f7ff ffb2 	bl	800feea <unpack_right_shift_u8>
 800ff86:	4603      	mov	r3, r0
 800ff88:	461a      	mov	r2, r3
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_wh_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 800ff8e:	68bb      	ldr	r3, [r7, #8]
 800ff90:	3301      	adds	r3, #1
 800ff92:	781b      	ldrb	r3, [r3, #0]
 800ff94:	2240      	movs	r2, #64	@ 0x40
 800ff96:	2106      	movs	r1, #6
 800ff98:	4618      	mov	r0, r3
 800ff9a:	f7ff ffa6 	bl	800feea <unpack_right_shift_u8>
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	461a      	mov	r2, r3
 800ffa2:	68fb      	ldr	r3, [r7, #12]
 800ffa4:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_wh_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 800ffa6:	68bb      	ldr	r3, [r7, #8]
 800ffa8:	3301      	adds	r3, #1
 800ffaa:	781b      	ldrb	r3, [r3, #0]
 800ffac:	2220      	movs	r2, #32
 800ffae:	2105      	movs	r1, #5
 800ffb0:	4618      	mov	r0, r3
 800ffb2:	f7ff ff9a 	bl	800feea <unpack_right_shift_u8>
 800ffb6:	4603      	mov	r3, r0
 800ffb8:	461a      	mov	r2, r3
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_wh_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 800ffbe:	68bb      	ldr	r3, [r7, #8]
 800ffc0:	3301      	adds	r3, #1
 800ffc2:	781b      	ldrb	r3, [r3, #0]
 800ffc4:	2210      	movs	r2, #16
 800ffc6:	2104      	movs	r1, #4
 800ffc8:	4618      	mov	r0, r3
 800ffca:	f7ff ff8e 	bl	800feea <unpack_right_shift_u8>
 800ffce:	4603      	mov	r3, r0
 800ffd0:	461a      	mov	r2, r3
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_wh = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 800ffd6:	68bb      	ldr	r3, [r7, #8]
 800ffd8:	3301      	adds	r3, #1
 800ffda:	781b      	ldrb	r3, [r3, #0]
 800ffdc:	220f      	movs	r2, #15
 800ffde:	2100      	movs	r1, #0
 800ffe0:	4618      	mov	r0, r3
 800ffe2:	f7ff ff82 	bl	800feea <unpack_right_shift_u8>
 800ffe6:	4603      	mov	r3, r0
 800ffe8:	461a      	mov	r2, r3
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	715a      	strb	r2, [r3, #5]
    ivt_result_wh = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 800ffee:	68bb      	ldr	r3, [r7, #8]
 800fff0:	3302      	adds	r3, #2
 800fff2:	781b      	ldrb	r3, [r3, #0]
 800fff4:	22ff      	movs	r2, #255	@ 0xff
 800fff6:	2118      	movs	r1, #24
 800fff8:	4618      	mov	r0, r3
 800fffa:	f7ff ff5f 	bl	800febc <unpack_left_shift_u32>
 800fffe:	6178      	str	r0, [r7, #20]
    ivt_result_wh |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 8010000:	68bb      	ldr	r3, [r7, #8]
 8010002:	3303      	adds	r3, #3
 8010004:	781b      	ldrb	r3, [r3, #0]
 8010006:	22ff      	movs	r2, #255	@ 0xff
 8010008:	2110      	movs	r1, #16
 801000a:	4618      	mov	r0, r3
 801000c:	f7ff ff56 	bl	800febc <unpack_left_shift_u32>
 8010010:	4602      	mov	r2, r0
 8010012:	697b      	ldr	r3, [r7, #20]
 8010014:	4313      	orrs	r3, r2
 8010016:	617b      	str	r3, [r7, #20]
    ivt_result_wh |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 8010018:	68bb      	ldr	r3, [r7, #8]
 801001a:	3304      	adds	r3, #4
 801001c:	781b      	ldrb	r3, [r3, #0]
 801001e:	22ff      	movs	r2, #255	@ 0xff
 8010020:	2108      	movs	r1, #8
 8010022:	4618      	mov	r0, r3
 8010024:	f7ff ff4a 	bl	800febc <unpack_left_shift_u32>
 8010028:	4602      	mov	r2, r0
 801002a:	697b      	ldr	r3, [r7, #20]
 801002c:	4313      	orrs	r3, r2
 801002e:	617b      	str	r3, [r7, #20]
    ivt_result_wh |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	3305      	adds	r3, #5
 8010034:	781b      	ldrb	r3, [r3, #0]
 8010036:	22ff      	movs	r2, #255	@ 0xff
 8010038:	2100      	movs	r1, #0
 801003a:	4618      	mov	r0, r3
 801003c:	f7ff ff6d 	bl	800ff1a <unpack_right_shift_u32>
 8010040:	4602      	mov	r2, r0
 8010042:	697b      	ldr	r3, [r7, #20]
 8010044:	4313      	orrs	r3, r2
 8010046:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_wh = (int32_t)ivt_result_wh;
 8010048:	697a      	ldr	r2, [r7, #20]
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	609a      	str	r2, [r3, #8]

    return (0);
 801004e:	2300      	movs	r3, #0
}
 8010050:	4618      	mov	r0, r3
 8010052:	3718      	adds	r7, #24
 8010054:	46bd      	mov	sp, r7
 8010056:	bd80      	pop	{r7, pc}

08010058 <can2_ivt_msg_result_as_unpack>:

int can2_ivt_msg_result_as_unpack(
    struct can2_ivt_msg_result_as_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8010058:	b580      	push	{r7, lr}
 801005a:	b086      	sub	sp, #24
 801005c:	af00      	add	r7, sp, #0
 801005e:	60f8      	str	r0, [r7, #12]
 8010060:	60b9      	str	r1, [r7, #8]
 8010062:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_as;

    if (size < 6u) {
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	2b05      	cmp	r3, #5
 8010068:	d802      	bhi.n	8010070 <can2_ivt_msg_result_as_unpack+0x18>
        return (-EINVAL);
 801006a:	f06f 0315 	mvn.w	r3, #21
 801006e:	e077      	b.n	8010160 <can2_ivt_msg_result_as_unpack+0x108>
    }

    dst_p->ivt_id_result_as = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 8010070:	68bb      	ldr	r3, [r7, #8]
 8010072:	781b      	ldrb	r3, [r3, #0]
 8010074:	22ff      	movs	r2, #255	@ 0xff
 8010076:	2100      	movs	r1, #0
 8010078:	4618      	mov	r0, r3
 801007a:	f7ff ff36 	bl	800feea <unpack_right_shift_u8>
 801007e:	4603      	mov	r3, r0
 8010080:	461a      	mov	r2, r3
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_as_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 8010086:	68bb      	ldr	r3, [r7, #8]
 8010088:	3301      	adds	r3, #1
 801008a:	781b      	ldrb	r3, [r3, #0]
 801008c:	2280      	movs	r2, #128	@ 0x80
 801008e:	2107      	movs	r1, #7
 8010090:	4618      	mov	r0, r3
 8010092:	f7ff ff2a 	bl	800feea <unpack_right_shift_u8>
 8010096:	4603      	mov	r3, r0
 8010098:	461a      	mov	r2, r3
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_as_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 801009e:	68bb      	ldr	r3, [r7, #8]
 80100a0:	3301      	adds	r3, #1
 80100a2:	781b      	ldrb	r3, [r3, #0]
 80100a4:	2240      	movs	r2, #64	@ 0x40
 80100a6:	2106      	movs	r1, #6
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7ff ff1e 	bl	800feea <unpack_right_shift_u8>
 80100ae:	4603      	mov	r3, r0
 80100b0:	461a      	mov	r2, r3
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_as_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 80100b6:	68bb      	ldr	r3, [r7, #8]
 80100b8:	3301      	adds	r3, #1
 80100ba:	781b      	ldrb	r3, [r3, #0]
 80100bc:	2220      	movs	r2, #32
 80100be:	2105      	movs	r1, #5
 80100c0:	4618      	mov	r0, r3
 80100c2:	f7ff ff12 	bl	800feea <unpack_right_shift_u8>
 80100c6:	4603      	mov	r3, r0
 80100c8:	461a      	mov	r2, r3
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_as_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 80100ce:	68bb      	ldr	r3, [r7, #8]
 80100d0:	3301      	adds	r3, #1
 80100d2:	781b      	ldrb	r3, [r3, #0]
 80100d4:	2210      	movs	r2, #16
 80100d6:	2104      	movs	r1, #4
 80100d8:	4618      	mov	r0, r3
 80100da:	f7ff ff06 	bl	800feea <unpack_right_shift_u8>
 80100de:	4603      	mov	r3, r0
 80100e0:	461a      	mov	r2, r3
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_as = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 80100e6:	68bb      	ldr	r3, [r7, #8]
 80100e8:	3301      	adds	r3, #1
 80100ea:	781b      	ldrb	r3, [r3, #0]
 80100ec:	220f      	movs	r2, #15
 80100ee:	2100      	movs	r1, #0
 80100f0:	4618      	mov	r0, r3
 80100f2:	f7ff fefa 	bl	800feea <unpack_right_shift_u8>
 80100f6:	4603      	mov	r3, r0
 80100f8:	461a      	mov	r2, r3
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	715a      	strb	r2, [r3, #5]
    ivt_result_as = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 80100fe:	68bb      	ldr	r3, [r7, #8]
 8010100:	3302      	adds	r3, #2
 8010102:	781b      	ldrb	r3, [r3, #0]
 8010104:	22ff      	movs	r2, #255	@ 0xff
 8010106:	2118      	movs	r1, #24
 8010108:	4618      	mov	r0, r3
 801010a:	f7ff fed7 	bl	800febc <unpack_left_shift_u32>
 801010e:	6178      	str	r0, [r7, #20]
    ivt_result_as |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 8010110:	68bb      	ldr	r3, [r7, #8]
 8010112:	3303      	adds	r3, #3
 8010114:	781b      	ldrb	r3, [r3, #0]
 8010116:	22ff      	movs	r2, #255	@ 0xff
 8010118:	2110      	movs	r1, #16
 801011a:	4618      	mov	r0, r3
 801011c:	f7ff fece 	bl	800febc <unpack_left_shift_u32>
 8010120:	4602      	mov	r2, r0
 8010122:	697b      	ldr	r3, [r7, #20]
 8010124:	4313      	orrs	r3, r2
 8010126:	617b      	str	r3, [r7, #20]
    ivt_result_as |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 8010128:	68bb      	ldr	r3, [r7, #8]
 801012a:	3304      	adds	r3, #4
 801012c:	781b      	ldrb	r3, [r3, #0]
 801012e:	22ff      	movs	r2, #255	@ 0xff
 8010130:	2108      	movs	r1, #8
 8010132:	4618      	mov	r0, r3
 8010134:	f7ff fec2 	bl	800febc <unpack_left_shift_u32>
 8010138:	4602      	mov	r2, r0
 801013a:	697b      	ldr	r3, [r7, #20]
 801013c:	4313      	orrs	r3, r2
 801013e:	617b      	str	r3, [r7, #20]
    ivt_result_as |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 8010140:	68bb      	ldr	r3, [r7, #8]
 8010142:	3305      	adds	r3, #5
 8010144:	781b      	ldrb	r3, [r3, #0]
 8010146:	22ff      	movs	r2, #255	@ 0xff
 8010148:	2100      	movs	r1, #0
 801014a:	4618      	mov	r0, r3
 801014c:	f7ff fee5 	bl	800ff1a <unpack_right_shift_u32>
 8010150:	4602      	mov	r2, r0
 8010152:	697b      	ldr	r3, [r7, #20]
 8010154:	4313      	orrs	r3, r2
 8010156:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_as = (int32_t)ivt_result_as;
 8010158:	697a      	ldr	r2, [r7, #20]
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	609a      	str	r2, [r3, #8]

    return (0);
 801015e:	2300      	movs	r3, #0
}
 8010160:	4618      	mov	r0, r3
 8010162:	3718      	adds	r7, #24
 8010164:	46bd      	mov	sp, r7
 8010166:	bd80      	pop	{r7, pc}

08010168 <can2_ivt_msg_result_w_unpack>:

int can2_ivt_msg_result_w_unpack(
    struct can2_ivt_msg_result_w_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b086      	sub	sp, #24
 801016c:	af00      	add	r7, sp, #0
 801016e:	60f8      	str	r0, [r7, #12]
 8010170:	60b9      	str	r1, [r7, #8]
 8010172:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_w;

    if (size < 6u) {
 8010174:	687b      	ldr	r3, [r7, #4]
 8010176:	2b05      	cmp	r3, #5
 8010178:	d802      	bhi.n	8010180 <can2_ivt_msg_result_w_unpack+0x18>
        return (-EINVAL);
 801017a:	f06f 0315 	mvn.w	r3, #21
 801017e:	e077      	b.n	8010270 <can2_ivt_msg_result_w_unpack+0x108>
    }

    dst_p->ivt_id_result_w = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 8010180:	68bb      	ldr	r3, [r7, #8]
 8010182:	781b      	ldrb	r3, [r3, #0]
 8010184:	22ff      	movs	r2, #255	@ 0xff
 8010186:	2100      	movs	r1, #0
 8010188:	4618      	mov	r0, r3
 801018a:	f7ff feae 	bl	800feea <unpack_right_shift_u8>
 801018e:	4603      	mov	r3, r0
 8010190:	461a      	mov	r2, r3
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_w_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 8010196:	68bb      	ldr	r3, [r7, #8]
 8010198:	3301      	adds	r3, #1
 801019a:	781b      	ldrb	r3, [r3, #0]
 801019c:	2280      	movs	r2, #128	@ 0x80
 801019e:	2107      	movs	r1, #7
 80101a0:	4618      	mov	r0, r3
 80101a2:	f7ff fea2 	bl	800feea <unpack_right_shift_u8>
 80101a6:	4603      	mov	r3, r0
 80101a8:	461a      	mov	r2, r3
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_w_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 80101ae:	68bb      	ldr	r3, [r7, #8]
 80101b0:	3301      	adds	r3, #1
 80101b2:	781b      	ldrb	r3, [r3, #0]
 80101b4:	2240      	movs	r2, #64	@ 0x40
 80101b6:	2106      	movs	r1, #6
 80101b8:	4618      	mov	r0, r3
 80101ba:	f7ff fe96 	bl	800feea <unpack_right_shift_u8>
 80101be:	4603      	mov	r3, r0
 80101c0:	461a      	mov	r2, r3
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_w_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 80101c6:	68bb      	ldr	r3, [r7, #8]
 80101c8:	3301      	adds	r3, #1
 80101ca:	781b      	ldrb	r3, [r3, #0]
 80101cc:	2220      	movs	r2, #32
 80101ce:	2105      	movs	r1, #5
 80101d0:	4618      	mov	r0, r3
 80101d2:	f7ff fe8a 	bl	800feea <unpack_right_shift_u8>
 80101d6:	4603      	mov	r3, r0
 80101d8:	461a      	mov	r2, r3
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_w_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 80101de:	68bb      	ldr	r3, [r7, #8]
 80101e0:	3301      	adds	r3, #1
 80101e2:	781b      	ldrb	r3, [r3, #0]
 80101e4:	2210      	movs	r2, #16
 80101e6:	2104      	movs	r1, #4
 80101e8:	4618      	mov	r0, r3
 80101ea:	f7ff fe7e 	bl	800feea <unpack_right_shift_u8>
 80101ee:	4603      	mov	r3, r0
 80101f0:	461a      	mov	r2, r3
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_w = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 80101f6:	68bb      	ldr	r3, [r7, #8]
 80101f8:	3301      	adds	r3, #1
 80101fa:	781b      	ldrb	r3, [r3, #0]
 80101fc:	220f      	movs	r2, #15
 80101fe:	2100      	movs	r1, #0
 8010200:	4618      	mov	r0, r3
 8010202:	f7ff fe72 	bl	800feea <unpack_right_shift_u8>
 8010206:	4603      	mov	r3, r0
 8010208:	461a      	mov	r2, r3
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	715a      	strb	r2, [r3, #5]
    ivt_result_w = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 801020e:	68bb      	ldr	r3, [r7, #8]
 8010210:	3302      	adds	r3, #2
 8010212:	781b      	ldrb	r3, [r3, #0]
 8010214:	22ff      	movs	r2, #255	@ 0xff
 8010216:	2118      	movs	r1, #24
 8010218:	4618      	mov	r0, r3
 801021a:	f7ff fe4f 	bl	800febc <unpack_left_shift_u32>
 801021e:	6178      	str	r0, [r7, #20]
    ivt_result_w |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 8010220:	68bb      	ldr	r3, [r7, #8]
 8010222:	3303      	adds	r3, #3
 8010224:	781b      	ldrb	r3, [r3, #0]
 8010226:	22ff      	movs	r2, #255	@ 0xff
 8010228:	2110      	movs	r1, #16
 801022a:	4618      	mov	r0, r3
 801022c:	f7ff fe46 	bl	800febc <unpack_left_shift_u32>
 8010230:	4602      	mov	r2, r0
 8010232:	697b      	ldr	r3, [r7, #20]
 8010234:	4313      	orrs	r3, r2
 8010236:	617b      	str	r3, [r7, #20]
    ivt_result_w |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 8010238:	68bb      	ldr	r3, [r7, #8]
 801023a:	3304      	adds	r3, #4
 801023c:	781b      	ldrb	r3, [r3, #0]
 801023e:	22ff      	movs	r2, #255	@ 0xff
 8010240:	2108      	movs	r1, #8
 8010242:	4618      	mov	r0, r3
 8010244:	f7ff fe3a 	bl	800febc <unpack_left_shift_u32>
 8010248:	4602      	mov	r2, r0
 801024a:	697b      	ldr	r3, [r7, #20]
 801024c:	4313      	orrs	r3, r2
 801024e:	617b      	str	r3, [r7, #20]
    ivt_result_w |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 8010250:	68bb      	ldr	r3, [r7, #8]
 8010252:	3305      	adds	r3, #5
 8010254:	781b      	ldrb	r3, [r3, #0]
 8010256:	22ff      	movs	r2, #255	@ 0xff
 8010258:	2100      	movs	r1, #0
 801025a:	4618      	mov	r0, r3
 801025c:	f7ff fe5d 	bl	800ff1a <unpack_right_shift_u32>
 8010260:	4602      	mov	r2, r0
 8010262:	697b      	ldr	r3, [r7, #20]
 8010264:	4313      	orrs	r3, r2
 8010266:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_w = (int32_t)ivt_result_w;
 8010268:	697a      	ldr	r2, [r7, #20]
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	609a      	str	r2, [r3, #8]

    return (0);
 801026e:	2300      	movs	r3, #0
}
 8010270:	4618      	mov	r0, r3
 8010272:	3718      	adds	r7, #24
 8010274:	46bd      	mov	sp, r7
 8010276:	bd80      	pop	{r7, pc}

08010278 <can2_ivt_msg_result_t_unpack>:

int can2_ivt_msg_result_t_unpack(
    struct can2_ivt_msg_result_t_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b086      	sub	sp, #24
 801027c:	af00      	add	r7, sp, #0
 801027e:	60f8      	str	r0, [r7, #12]
 8010280:	60b9      	str	r1, [r7, #8]
 8010282:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_t;

    if (size < 6u) {
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	2b05      	cmp	r3, #5
 8010288:	d802      	bhi.n	8010290 <can2_ivt_msg_result_t_unpack+0x18>
        return (-EINVAL);
 801028a:	f06f 0315 	mvn.w	r3, #21
 801028e:	e077      	b.n	8010380 <can2_ivt_msg_result_t_unpack+0x108>
    }

    dst_p->ivt_id_result_t = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 8010290:	68bb      	ldr	r3, [r7, #8]
 8010292:	781b      	ldrb	r3, [r3, #0]
 8010294:	22ff      	movs	r2, #255	@ 0xff
 8010296:	2100      	movs	r1, #0
 8010298:	4618      	mov	r0, r3
 801029a:	f7ff fe26 	bl	800feea <unpack_right_shift_u8>
 801029e:	4603      	mov	r3, r0
 80102a0:	461a      	mov	r2, r3
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_t_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 80102a6:	68bb      	ldr	r3, [r7, #8]
 80102a8:	3301      	adds	r3, #1
 80102aa:	781b      	ldrb	r3, [r3, #0]
 80102ac:	2280      	movs	r2, #128	@ 0x80
 80102ae:	2107      	movs	r1, #7
 80102b0:	4618      	mov	r0, r3
 80102b2:	f7ff fe1a 	bl	800feea <unpack_right_shift_u8>
 80102b6:	4603      	mov	r3, r0
 80102b8:	461a      	mov	r2, r3
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_t_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 80102be:	68bb      	ldr	r3, [r7, #8]
 80102c0:	3301      	adds	r3, #1
 80102c2:	781b      	ldrb	r3, [r3, #0]
 80102c4:	2240      	movs	r2, #64	@ 0x40
 80102c6:	2106      	movs	r1, #6
 80102c8:	4618      	mov	r0, r3
 80102ca:	f7ff fe0e 	bl	800feea <unpack_right_shift_u8>
 80102ce:	4603      	mov	r3, r0
 80102d0:	461a      	mov	r2, r3
 80102d2:	68fb      	ldr	r3, [r7, #12]
 80102d4:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_t_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 80102d6:	68bb      	ldr	r3, [r7, #8]
 80102d8:	3301      	adds	r3, #1
 80102da:	781b      	ldrb	r3, [r3, #0]
 80102dc:	2220      	movs	r2, #32
 80102de:	2105      	movs	r1, #5
 80102e0:	4618      	mov	r0, r3
 80102e2:	f7ff fe02 	bl	800feea <unpack_right_shift_u8>
 80102e6:	4603      	mov	r3, r0
 80102e8:	461a      	mov	r2, r3
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_t_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 80102ee:	68bb      	ldr	r3, [r7, #8]
 80102f0:	3301      	adds	r3, #1
 80102f2:	781b      	ldrb	r3, [r3, #0]
 80102f4:	2210      	movs	r2, #16
 80102f6:	2104      	movs	r1, #4
 80102f8:	4618      	mov	r0, r3
 80102fa:	f7ff fdf6 	bl	800feea <unpack_right_shift_u8>
 80102fe:	4603      	mov	r3, r0
 8010300:	461a      	mov	r2, r3
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_t = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	3301      	adds	r3, #1
 801030a:	781b      	ldrb	r3, [r3, #0]
 801030c:	220f      	movs	r2, #15
 801030e:	2100      	movs	r1, #0
 8010310:	4618      	mov	r0, r3
 8010312:	f7ff fdea 	bl	800feea <unpack_right_shift_u8>
 8010316:	4603      	mov	r3, r0
 8010318:	461a      	mov	r2, r3
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	715a      	strb	r2, [r3, #5]
    ivt_result_t = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 801031e:	68bb      	ldr	r3, [r7, #8]
 8010320:	3302      	adds	r3, #2
 8010322:	781b      	ldrb	r3, [r3, #0]
 8010324:	22ff      	movs	r2, #255	@ 0xff
 8010326:	2118      	movs	r1, #24
 8010328:	4618      	mov	r0, r3
 801032a:	f7ff fdc7 	bl	800febc <unpack_left_shift_u32>
 801032e:	6178      	str	r0, [r7, #20]
    ivt_result_t |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 8010330:	68bb      	ldr	r3, [r7, #8]
 8010332:	3303      	adds	r3, #3
 8010334:	781b      	ldrb	r3, [r3, #0]
 8010336:	22ff      	movs	r2, #255	@ 0xff
 8010338:	2110      	movs	r1, #16
 801033a:	4618      	mov	r0, r3
 801033c:	f7ff fdbe 	bl	800febc <unpack_left_shift_u32>
 8010340:	4602      	mov	r2, r0
 8010342:	697b      	ldr	r3, [r7, #20]
 8010344:	4313      	orrs	r3, r2
 8010346:	617b      	str	r3, [r7, #20]
    ivt_result_t |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 8010348:	68bb      	ldr	r3, [r7, #8]
 801034a:	3304      	adds	r3, #4
 801034c:	781b      	ldrb	r3, [r3, #0]
 801034e:	22ff      	movs	r2, #255	@ 0xff
 8010350:	2108      	movs	r1, #8
 8010352:	4618      	mov	r0, r3
 8010354:	f7ff fdb2 	bl	800febc <unpack_left_shift_u32>
 8010358:	4602      	mov	r2, r0
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	4313      	orrs	r3, r2
 801035e:	617b      	str	r3, [r7, #20]
    ivt_result_t |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 8010360:	68bb      	ldr	r3, [r7, #8]
 8010362:	3305      	adds	r3, #5
 8010364:	781b      	ldrb	r3, [r3, #0]
 8010366:	22ff      	movs	r2, #255	@ 0xff
 8010368:	2100      	movs	r1, #0
 801036a:	4618      	mov	r0, r3
 801036c:	f7ff fdd5 	bl	800ff1a <unpack_right_shift_u32>
 8010370:	4602      	mov	r2, r0
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	4313      	orrs	r3, r2
 8010376:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_t = (int32_t)ivt_result_t;
 8010378:	697a      	ldr	r2, [r7, #20]
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	609a      	str	r2, [r3, #8]

    return (0);
 801037e:	2300      	movs	r3, #0
}
 8010380:	4618      	mov	r0, r3
 8010382:	3718      	adds	r7, #24
 8010384:	46bd      	mov	sp, r7
 8010386:	bd80      	pop	{r7, pc}

08010388 <can2_ivt_msg_result_u3_unpack>:

int can2_ivt_msg_result_u3_unpack(
    struct can2_ivt_msg_result_u3_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8010388:	b580      	push	{r7, lr}
 801038a:	b086      	sub	sp, #24
 801038c:	af00      	add	r7, sp, #0
 801038e:	60f8      	str	r0, [r7, #12]
 8010390:	60b9      	str	r1, [r7, #8]
 8010392:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_u3;

    if (size < 6u) {
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	2b05      	cmp	r3, #5
 8010398:	d802      	bhi.n	80103a0 <can2_ivt_msg_result_u3_unpack+0x18>
        return (-EINVAL);
 801039a:	f06f 0315 	mvn.w	r3, #21
 801039e:	e077      	b.n	8010490 <can2_ivt_msg_result_u3_unpack+0x108>
    }

    dst_p->ivt_id_result_u3 = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 80103a0:	68bb      	ldr	r3, [r7, #8]
 80103a2:	781b      	ldrb	r3, [r3, #0]
 80103a4:	22ff      	movs	r2, #255	@ 0xff
 80103a6:	2100      	movs	r1, #0
 80103a8:	4618      	mov	r0, r3
 80103aa:	f7ff fd9e 	bl	800feea <unpack_right_shift_u8>
 80103ae:	4603      	mov	r3, r0
 80103b0:	461a      	mov	r2, r3
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_u3_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	3301      	adds	r3, #1
 80103ba:	781b      	ldrb	r3, [r3, #0]
 80103bc:	2280      	movs	r2, #128	@ 0x80
 80103be:	2107      	movs	r1, #7
 80103c0:	4618      	mov	r0, r3
 80103c2:	f7ff fd92 	bl	800feea <unpack_right_shift_u8>
 80103c6:	4603      	mov	r3, r0
 80103c8:	461a      	mov	r2, r3
 80103ca:	68fb      	ldr	r3, [r7, #12]
 80103cc:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_u3_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 80103ce:	68bb      	ldr	r3, [r7, #8]
 80103d0:	3301      	adds	r3, #1
 80103d2:	781b      	ldrb	r3, [r3, #0]
 80103d4:	2240      	movs	r2, #64	@ 0x40
 80103d6:	2106      	movs	r1, #6
 80103d8:	4618      	mov	r0, r3
 80103da:	f7ff fd86 	bl	800feea <unpack_right_shift_u8>
 80103de:	4603      	mov	r3, r0
 80103e0:	461a      	mov	r2, r3
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_u3_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 80103e6:	68bb      	ldr	r3, [r7, #8]
 80103e8:	3301      	adds	r3, #1
 80103ea:	781b      	ldrb	r3, [r3, #0]
 80103ec:	2220      	movs	r2, #32
 80103ee:	2105      	movs	r1, #5
 80103f0:	4618      	mov	r0, r3
 80103f2:	f7ff fd7a 	bl	800feea <unpack_right_shift_u8>
 80103f6:	4603      	mov	r3, r0
 80103f8:	461a      	mov	r2, r3
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_u3_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 80103fe:	68bb      	ldr	r3, [r7, #8]
 8010400:	3301      	adds	r3, #1
 8010402:	781b      	ldrb	r3, [r3, #0]
 8010404:	2210      	movs	r2, #16
 8010406:	2104      	movs	r1, #4
 8010408:	4618      	mov	r0, r3
 801040a:	f7ff fd6e 	bl	800feea <unpack_right_shift_u8>
 801040e:	4603      	mov	r3, r0
 8010410:	461a      	mov	r2, r3
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_u3 = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 8010416:	68bb      	ldr	r3, [r7, #8]
 8010418:	3301      	adds	r3, #1
 801041a:	781b      	ldrb	r3, [r3, #0]
 801041c:	220f      	movs	r2, #15
 801041e:	2100      	movs	r1, #0
 8010420:	4618      	mov	r0, r3
 8010422:	f7ff fd62 	bl	800feea <unpack_right_shift_u8>
 8010426:	4603      	mov	r3, r0
 8010428:	461a      	mov	r2, r3
 801042a:	68fb      	ldr	r3, [r7, #12]
 801042c:	715a      	strb	r2, [r3, #5]
    ivt_result_u3 = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 801042e:	68bb      	ldr	r3, [r7, #8]
 8010430:	3302      	adds	r3, #2
 8010432:	781b      	ldrb	r3, [r3, #0]
 8010434:	22ff      	movs	r2, #255	@ 0xff
 8010436:	2118      	movs	r1, #24
 8010438:	4618      	mov	r0, r3
 801043a:	f7ff fd3f 	bl	800febc <unpack_left_shift_u32>
 801043e:	6178      	str	r0, [r7, #20]
    ivt_result_u3 |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	3303      	adds	r3, #3
 8010444:	781b      	ldrb	r3, [r3, #0]
 8010446:	22ff      	movs	r2, #255	@ 0xff
 8010448:	2110      	movs	r1, #16
 801044a:	4618      	mov	r0, r3
 801044c:	f7ff fd36 	bl	800febc <unpack_left_shift_u32>
 8010450:	4602      	mov	r2, r0
 8010452:	697b      	ldr	r3, [r7, #20]
 8010454:	4313      	orrs	r3, r2
 8010456:	617b      	str	r3, [r7, #20]
    ivt_result_u3 |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	3304      	adds	r3, #4
 801045c:	781b      	ldrb	r3, [r3, #0]
 801045e:	22ff      	movs	r2, #255	@ 0xff
 8010460:	2108      	movs	r1, #8
 8010462:	4618      	mov	r0, r3
 8010464:	f7ff fd2a 	bl	800febc <unpack_left_shift_u32>
 8010468:	4602      	mov	r2, r0
 801046a:	697b      	ldr	r3, [r7, #20]
 801046c:	4313      	orrs	r3, r2
 801046e:	617b      	str	r3, [r7, #20]
    ivt_result_u3 |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 8010470:	68bb      	ldr	r3, [r7, #8]
 8010472:	3305      	adds	r3, #5
 8010474:	781b      	ldrb	r3, [r3, #0]
 8010476:	22ff      	movs	r2, #255	@ 0xff
 8010478:	2100      	movs	r1, #0
 801047a:	4618      	mov	r0, r3
 801047c:	f7ff fd4d 	bl	800ff1a <unpack_right_shift_u32>
 8010480:	4602      	mov	r2, r0
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	4313      	orrs	r3, r2
 8010486:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_u3 = (int32_t)ivt_result_u3;
 8010488:	697a      	ldr	r2, [r7, #20]
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	609a      	str	r2, [r3, #8]

    return (0);
 801048e:	2300      	movs	r3, #0
}
 8010490:	4618      	mov	r0, r3
 8010492:	3718      	adds	r7, #24
 8010494:	46bd      	mov	sp, r7
 8010496:	bd80      	pop	{r7, pc}

08010498 <can2_ivt_msg_result_u2_unpack>:

int can2_ivt_msg_result_u2_unpack(
    struct can2_ivt_msg_result_u2_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	b086      	sub	sp, #24
 801049c:	af00      	add	r7, sp, #0
 801049e:	60f8      	str	r0, [r7, #12]
 80104a0:	60b9      	str	r1, [r7, #8]
 80104a2:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_u2;

    if (size < 6u) {
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	2b05      	cmp	r3, #5
 80104a8:	d802      	bhi.n	80104b0 <can2_ivt_msg_result_u2_unpack+0x18>
        return (-EINVAL);
 80104aa:	f06f 0315 	mvn.w	r3, #21
 80104ae:	e077      	b.n	80105a0 <can2_ivt_msg_result_u2_unpack+0x108>
    }

    dst_p->ivt_id_result_u2 = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 80104b0:	68bb      	ldr	r3, [r7, #8]
 80104b2:	781b      	ldrb	r3, [r3, #0]
 80104b4:	22ff      	movs	r2, #255	@ 0xff
 80104b6:	2100      	movs	r1, #0
 80104b8:	4618      	mov	r0, r3
 80104ba:	f7ff fd16 	bl	800feea <unpack_right_shift_u8>
 80104be:	4603      	mov	r3, r0
 80104c0:	461a      	mov	r2, r3
 80104c2:	68fb      	ldr	r3, [r7, #12]
 80104c4:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_u2_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 80104c6:	68bb      	ldr	r3, [r7, #8]
 80104c8:	3301      	adds	r3, #1
 80104ca:	781b      	ldrb	r3, [r3, #0]
 80104cc:	2280      	movs	r2, #128	@ 0x80
 80104ce:	2107      	movs	r1, #7
 80104d0:	4618      	mov	r0, r3
 80104d2:	f7ff fd0a 	bl	800feea <unpack_right_shift_u8>
 80104d6:	4603      	mov	r3, r0
 80104d8:	461a      	mov	r2, r3
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_u2_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 80104de:	68bb      	ldr	r3, [r7, #8]
 80104e0:	3301      	adds	r3, #1
 80104e2:	781b      	ldrb	r3, [r3, #0]
 80104e4:	2240      	movs	r2, #64	@ 0x40
 80104e6:	2106      	movs	r1, #6
 80104e8:	4618      	mov	r0, r3
 80104ea:	f7ff fcfe 	bl	800feea <unpack_right_shift_u8>
 80104ee:	4603      	mov	r3, r0
 80104f0:	461a      	mov	r2, r3
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_u2_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 80104f6:	68bb      	ldr	r3, [r7, #8]
 80104f8:	3301      	adds	r3, #1
 80104fa:	781b      	ldrb	r3, [r3, #0]
 80104fc:	2220      	movs	r2, #32
 80104fe:	2105      	movs	r1, #5
 8010500:	4618      	mov	r0, r3
 8010502:	f7ff fcf2 	bl	800feea <unpack_right_shift_u8>
 8010506:	4603      	mov	r3, r0
 8010508:	461a      	mov	r2, r3
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_u2_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 801050e:	68bb      	ldr	r3, [r7, #8]
 8010510:	3301      	adds	r3, #1
 8010512:	781b      	ldrb	r3, [r3, #0]
 8010514:	2210      	movs	r2, #16
 8010516:	2104      	movs	r1, #4
 8010518:	4618      	mov	r0, r3
 801051a:	f7ff fce6 	bl	800feea <unpack_right_shift_u8>
 801051e:	4603      	mov	r3, r0
 8010520:	461a      	mov	r2, r3
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_u2 = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 8010526:	68bb      	ldr	r3, [r7, #8]
 8010528:	3301      	adds	r3, #1
 801052a:	781b      	ldrb	r3, [r3, #0]
 801052c:	220f      	movs	r2, #15
 801052e:	2100      	movs	r1, #0
 8010530:	4618      	mov	r0, r3
 8010532:	f7ff fcda 	bl	800feea <unpack_right_shift_u8>
 8010536:	4603      	mov	r3, r0
 8010538:	461a      	mov	r2, r3
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	715a      	strb	r2, [r3, #5]
    ivt_result_u2 = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 801053e:	68bb      	ldr	r3, [r7, #8]
 8010540:	3302      	adds	r3, #2
 8010542:	781b      	ldrb	r3, [r3, #0]
 8010544:	22ff      	movs	r2, #255	@ 0xff
 8010546:	2118      	movs	r1, #24
 8010548:	4618      	mov	r0, r3
 801054a:	f7ff fcb7 	bl	800febc <unpack_left_shift_u32>
 801054e:	6178      	str	r0, [r7, #20]
    ivt_result_u2 |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 8010550:	68bb      	ldr	r3, [r7, #8]
 8010552:	3303      	adds	r3, #3
 8010554:	781b      	ldrb	r3, [r3, #0]
 8010556:	22ff      	movs	r2, #255	@ 0xff
 8010558:	2110      	movs	r1, #16
 801055a:	4618      	mov	r0, r3
 801055c:	f7ff fcae 	bl	800febc <unpack_left_shift_u32>
 8010560:	4602      	mov	r2, r0
 8010562:	697b      	ldr	r3, [r7, #20]
 8010564:	4313      	orrs	r3, r2
 8010566:	617b      	str	r3, [r7, #20]
    ivt_result_u2 |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 8010568:	68bb      	ldr	r3, [r7, #8]
 801056a:	3304      	adds	r3, #4
 801056c:	781b      	ldrb	r3, [r3, #0]
 801056e:	22ff      	movs	r2, #255	@ 0xff
 8010570:	2108      	movs	r1, #8
 8010572:	4618      	mov	r0, r3
 8010574:	f7ff fca2 	bl	800febc <unpack_left_shift_u32>
 8010578:	4602      	mov	r2, r0
 801057a:	697b      	ldr	r3, [r7, #20]
 801057c:	4313      	orrs	r3, r2
 801057e:	617b      	str	r3, [r7, #20]
    ivt_result_u2 |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 8010580:	68bb      	ldr	r3, [r7, #8]
 8010582:	3305      	adds	r3, #5
 8010584:	781b      	ldrb	r3, [r3, #0]
 8010586:	22ff      	movs	r2, #255	@ 0xff
 8010588:	2100      	movs	r1, #0
 801058a:	4618      	mov	r0, r3
 801058c:	f7ff fcc5 	bl	800ff1a <unpack_right_shift_u32>
 8010590:	4602      	mov	r2, r0
 8010592:	697b      	ldr	r3, [r7, #20]
 8010594:	4313      	orrs	r3, r2
 8010596:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_u2 = (int32_t)ivt_result_u2;
 8010598:	697a      	ldr	r2, [r7, #20]
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	609a      	str	r2, [r3, #8]

    return (0);
 801059e:	2300      	movs	r3, #0
}
 80105a0:	4618      	mov	r0, r3
 80105a2:	3718      	adds	r7, #24
 80105a4:	46bd      	mov	sp, r7
 80105a6:	bd80      	pop	{r7, pc}

080105a8 <can2_ivt_msg_result_u2_ivt_result_u2_decode>:
{
    return (int32_t)(value);
}

double can2_ivt_msg_result_u2_ivt_result_u2_decode(int32_t value)
{
 80105a8:	b580      	push	{r7, lr}
 80105aa:	b082      	sub	sp, #8
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]
    return ((double)value);
 80105b0:	6878      	ldr	r0, [r7, #4]
 80105b2:	f7ef ff5b 	bl	800046c <__aeabi_i2d>
 80105b6:	4602      	mov	r2, r0
 80105b8:	460b      	mov	r3, r1
 80105ba:	ec43 2b17 	vmov	d7, r2, r3
}
 80105be:	eeb0 0a47 	vmov.f32	s0, s14
 80105c2:	eef0 0a67 	vmov.f32	s1, s15
 80105c6:	3708      	adds	r7, #8
 80105c8:	46bd      	mov	sp, r7
 80105ca:	bd80      	pop	{r7, pc}

080105cc <can2_ivt_msg_result_u1_unpack>:

int can2_ivt_msg_result_u1_unpack(
    struct can2_ivt_msg_result_u1_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 80105cc:	b580      	push	{r7, lr}
 80105ce:	b086      	sub	sp, #24
 80105d0:	af00      	add	r7, sp, #0
 80105d2:	60f8      	str	r0, [r7, #12]
 80105d4:	60b9      	str	r1, [r7, #8]
 80105d6:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_u1;

    if (size < 6u) {
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2b05      	cmp	r3, #5
 80105dc:	d802      	bhi.n	80105e4 <can2_ivt_msg_result_u1_unpack+0x18>
        return (-EINVAL);
 80105de:	f06f 0315 	mvn.w	r3, #21
 80105e2:	e077      	b.n	80106d4 <can2_ivt_msg_result_u1_unpack+0x108>
    }

    dst_p->ivt_id_result_u1 = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 80105e4:	68bb      	ldr	r3, [r7, #8]
 80105e6:	781b      	ldrb	r3, [r3, #0]
 80105e8:	22ff      	movs	r2, #255	@ 0xff
 80105ea:	2100      	movs	r1, #0
 80105ec:	4618      	mov	r0, r3
 80105ee:	f7ff fc7c 	bl	800feea <unpack_right_shift_u8>
 80105f2:	4603      	mov	r3, r0
 80105f4:	461a      	mov	r2, r3
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_u1_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 80105fa:	68bb      	ldr	r3, [r7, #8]
 80105fc:	3301      	adds	r3, #1
 80105fe:	781b      	ldrb	r3, [r3, #0]
 8010600:	2280      	movs	r2, #128	@ 0x80
 8010602:	2107      	movs	r1, #7
 8010604:	4618      	mov	r0, r3
 8010606:	f7ff fc70 	bl	800feea <unpack_right_shift_u8>
 801060a:	4603      	mov	r3, r0
 801060c:	461a      	mov	r2, r3
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_u1_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 8010612:	68bb      	ldr	r3, [r7, #8]
 8010614:	3301      	adds	r3, #1
 8010616:	781b      	ldrb	r3, [r3, #0]
 8010618:	2240      	movs	r2, #64	@ 0x40
 801061a:	2106      	movs	r1, #6
 801061c:	4618      	mov	r0, r3
 801061e:	f7ff fc64 	bl	800feea <unpack_right_shift_u8>
 8010622:	4603      	mov	r3, r0
 8010624:	461a      	mov	r2, r3
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_u1_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 801062a:	68bb      	ldr	r3, [r7, #8]
 801062c:	3301      	adds	r3, #1
 801062e:	781b      	ldrb	r3, [r3, #0]
 8010630:	2220      	movs	r2, #32
 8010632:	2105      	movs	r1, #5
 8010634:	4618      	mov	r0, r3
 8010636:	f7ff fc58 	bl	800feea <unpack_right_shift_u8>
 801063a:	4603      	mov	r3, r0
 801063c:	461a      	mov	r2, r3
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_u1_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 8010642:	68bb      	ldr	r3, [r7, #8]
 8010644:	3301      	adds	r3, #1
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	2210      	movs	r2, #16
 801064a:	2104      	movs	r1, #4
 801064c:	4618      	mov	r0, r3
 801064e:	f7ff fc4c 	bl	800feea <unpack_right_shift_u8>
 8010652:	4603      	mov	r3, r0
 8010654:	461a      	mov	r2, r3
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_u1 = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 801065a:	68bb      	ldr	r3, [r7, #8]
 801065c:	3301      	adds	r3, #1
 801065e:	781b      	ldrb	r3, [r3, #0]
 8010660:	220f      	movs	r2, #15
 8010662:	2100      	movs	r1, #0
 8010664:	4618      	mov	r0, r3
 8010666:	f7ff fc40 	bl	800feea <unpack_right_shift_u8>
 801066a:	4603      	mov	r3, r0
 801066c:	461a      	mov	r2, r3
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	715a      	strb	r2, [r3, #5]
    ivt_result_u1 = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 8010672:	68bb      	ldr	r3, [r7, #8]
 8010674:	3302      	adds	r3, #2
 8010676:	781b      	ldrb	r3, [r3, #0]
 8010678:	22ff      	movs	r2, #255	@ 0xff
 801067a:	2118      	movs	r1, #24
 801067c:	4618      	mov	r0, r3
 801067e:	f7ff fc1d 	bl	800febc <unpack_left_shift_u32>
 8010682:	6178      	str	r0, [r7, #20]
    ivt_result_u1 |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	3303      	adds	r3, #3
 8010688:	781b      	ldrb	r3, [r3, #0]
 801068a:	22ff      	movs	r2, #255	@ 0xff
 801068c:	2110      	movs	r1, #16
 801068e:	4618      	mov	r0, r3
 8010690:	f7ff fc14 	bl	800febc <unpack_left_shift_u32>
 8010694:	4602      	mov	r2, r0
 8010696:	697b      	ldr	r3, [r7, #20]
 8010698:	4313      	orrs	r3, r2
 801069a:	617b      	str	r3, [r7, #20]
    ivt_result_u1 |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 801069c:	68bb      	ldr	r3, [r7, #8]
 801069e:	3304      	adds	r3, #4
 80106a0:	781b      	ldrb	r3, [r3, #0]
 80106a2:	22ff      	movs	r2, #255	@ 0xff
 80106a4:	2108      	movs	r1, #8
 80106a6:	4618      	mov	r0, r3
 80106a8:	f7ff fc08 	bl	800febc <unpack_left_shift_u32>
 80106ac:	4602      	mov	r2, r0
 80106ae:	697b      	ldr	r3, [r7, #20]
 80106b0:	4313      	orrs	r3, r2
 80106b2:	617b      	str	r3, [r7, #20]
    ivt_result_u1 |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 80106b4:	68bb      	ldr	r3, [r7, #8]
 80106b6:	3305      	adds	r3, #5
 80106b8:	781b      	ldrb	r3, [r3, #0]
 80106ba:	22ff      	movs	r2, #255	@ 0xff
 80106bc:	2100      	movs	r1, #0
 80106be:	4618      	mov	r0, r3
 80106c0:	f7ff fc2b 	bl	800ff1a <unpack_right_shift_u32>
 80106c4:	4602      	mov	r2, r0
 80106c6:	697b      	ldr	r3, [r7, #20]
 80106c8:	4313      	orrs	r3, r2
 80106ca:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_u1 = (int32_t)ivt_result_u1;
 80106cc:	697a      	ldr	r2, [r7, #20]
 80106ce:	68fb      	ldr	r3, [r7, #12]
 80106d0:	609a      	str	r2, [r3, #8]

    return (0);
 80106d2:	2300      	movs	r3, #0
}
 80106d4:	4618      	mov	r0, r3
 80106d6:	3718      	adds	r7, #24
 80106d8:	46bd      	mov	sp, r7
 80106da:	bd80      	pop	{r7, pc}

080106dc <can2_ivt_msg_result_u1_ivt_result_u1_decode>:
{
    return (int32_t)(value);
}

double can2_ivt_msg_result_u1_ivt_result_u1_decode(int32_t value)
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b082      	sub	sp, #8
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
    return ((double)value);
 80106e4:	6878      	ldr	r0, [r7, #4]
 80106e6:	f7ef fec1 	bl	800046c <__aeabi_i2d>
 80106ea:	4602      	mov	r2, r0
 80106ec:	460b      	mov	r3, r1
 80106ee:	ec43 2b17 	vmov	d7, r2, r3
}
 80106f2:	eeb0 0a47 	vmov.f32	s0, s14
 80106f6:	eef0 0a67 	vmov.f32	s1, s15
 80106fa:	3708      	adds	r7, #8
 80106fc:	46bd      	mov	sp, r7
 80106fe:	bd80      	pop	{r7, pc}

08010700 <can2_ivt_msg_result_i_unpack>:

int can2_ivt_msg_result_i_unpack(
    struct can2_ivt_msg_result_i_t *dst_p,
    const uint8_t *src_p,
    size_t size)
{
 8010700:	b580      	push	{r7, lr}
 8010702:	b086      	sub	sp, #24
 8010704:	af00      	add	r7, sp, #0
 8010706:	60f8      	str	r0, [r7, #12]
 8010708:	60b9      	str	r1, [r7, #8]
 801070a:	607a      	str	r2, [r7, #4]
    uint32_t ivt_result_i;

    if (size < 6u) {
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	2b05      	cmp	r3, #5
 8010710:	d802      	bhi.n	8010718 <can2_ivt_msg_result_i_unpack+0x18>
        return (-EINVAL);
 8010712:	f06f 0315 	mvn.w	r3, #21
 8010716:	e077      	b.n	8010808 <can2_ivt_msg_result_i_unpack+0x108>
    }

    dst_p->ivt_id_result_i = unpack_right_shift_u8(src_p[0], 0u, 0xffu);
 8010718:	68bb      	ldr	r3, [r7, #8]
 801071a:	781b      	ldrb	r3, [r3, #0]
 801071c:	22ff      	movs	r2, #255	@ 0xff
 801071e:	2100      	movs	r1, #0
 8010720:	4618      	mov	r0, r3
 8010722:	f7ff fbe2 	bl	800feea <unpack_right_shift_u8>
 8010726:	4603      	mov	r3, r0
 8010728:	461a      	mov	r2, r3
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	701a      	strb	r2, [r3, #0]
    dst_p->ivt_result_i_system_error = unpack_right_shift_u8(src_p[1], 7u, 0x80u);
 801072e:	68bb      	ldr	r3, [r7, #8]
 8010730:	3301      	adds	r3, #1
 8010732:	781b      	ldrb	r3, [r3, #0]
 8010734:	2280      	movs	r2, #128	@ 0x80
 8010736:	2107      	movs	r1, #7
 8010738:	4618      	mov	r0, r3
 801073a:	f7ff fbd6 	bl	800feea <unpack_right_shift_u8>
 801073e:	4603      	mov	r3, r0
 8010740:	461a      	mov	r2, r3
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	705a      	strb	r2, [r3, #1]
    dst_p->ivt_result_i_measurement_error = unpack_right_shift_u8(src_p[1], 6u, 0x40u);
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	3301      	adds	r3, #1
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	2240      	movs	r2, #64	@ 0x40
 801074e:	2106      	movs	r1, #6
 8010750:	4618      	mov	r0, r3
 8010752:	f7ff fbca 	bl	800feea <unpack_right_shift_u8>
 8010756:	4603      	mov	r3, r0
 8010758:	461a      	mov	r2, r3
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	709a      	strb	r2, [r3, #2]
    dst_p->ivt_result_i_channel_error = unpack_right_shift_u8(src_p[1], 5u, 0x20u);
 801075e:	68bb      	ldr	r3, [r7, #8]
 8010760:	3301      	adds	r3, #1
 8010762:	781b      	ldrb	r3, [r3, #0]
 8010764:	2220      	movs	r2, #32
 8010766:	2105      	movs	r1, #5
 8010768:	4618      	mov	r0, r3
 801076a:	f7ff fbbe 	bl	800feea <unpack_right_shift_u8>
 801076e:	4603      	mov	r3, r0
 8010770:	461a      	mov	r2, r3
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	70da      	strb	r2, [r3, #3]
    dst_p->ivt_result_i_ocs = unpack_right_shift_u8(src_p[1], 4u, 0x10u);
 8010776:	68bb      	ldr	r3, [r7, #8]
 8010778:	3301      	adds	r3, #1
 801077a:	781b      	ldrb	r3, [r3, #0]
 801077c:	2210      	movs	r2, #16
 801077e:	2104      	movs	r1, #4
 8010780:	4618      	mov	r0, r3
 8010782:	f7ff fbb2 	bl	800feea <unpack_right_shift_u8>
 8010786:	4603      	mov	r3, r0
 8010788:	461a      	mov	r2, r3
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	711a      	strb	r2, [r3, #4]
    dst_p->ivt_msg_count_result_i = unpack_right_shift_u8(src_p[1], 0u, 0x0fu);
 801078e:	68bb      	ldr	r3, [r7, #8]
 8010790:	3301      	adds	r3, #1
 8010792:	781b      	ldrb	r3, [r3, #0]
 8010794:	220f      	movs	r2, #15
 8010796:	2100      	movs	r1, #0
 8010798:	4618      	mov	r0, r3
 801079a:	f7ff fba6 	bl	800feea <unpack_right_shift_u8>
 801079e:	4603      	mov	r3, r0
 80107a0:	461a      	mov	r2, r3
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	715a      	strb	r2, [r3, #5]
    ivt_result_i = unpack_left_shift_u32(src_p[2], 24u, 0xffu);
 80107a6:	68bb      	ldr	r3, [r7, #8]
 80107a8:	3302      	adds	r3, #2
 80107aa:	781b      	ldrb	r3, [r3, #0]
 80107ac:	22ff      	movs	r2, #255	@ 0xff
 80107ae:	2118      	movs	r1, #24
 80107b0:	4618      	mov	r0, r3
 80107b2:	f7ff fb83 	bl	800febc <unpack_left_shift_u32>
 80107b6:	6178      	str	r0, [r7, #20]
    ivt_result_i |= unpack_left_shift_u32(src_p[3], 16u, 0xffu);
 80107b8:	68bb      	ldr	r3, [r7, #8]
 80107ba:	3303      	adds	r3, #3
 80107bc:	781b      	ldrb	r3, [r3, #0]
 80107be:	22ff      	movs	r2, #255	@ 0xff
 80107c0:	2110      	movs	r1, #16
 80107c2:	4618      	mov	r0, r3
 80107c4:	f7ff fb7a 	bl	800febc <unpack_left_shift_u32>
 80107c8:	4602      	mov	r2, r0
 80107ca:	697b      	ldr	r3, [r7, #20]
 80107cc:	4313      	orrs	r3, r2
 80107ce:	617b      	str	r3, [r7, #20]
    ivt_result_i |= unpack_left_shift_u32(src_p[4], 8u, 0xffu);
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	3304      	adds	r3, #4
 80107d4:	781b      	ldrb	r3, [r3, #0]
 80107d6:	22ff      	movs	r2, #255	@ 0xff
 80107d8:	2108      	movs	r1, #8
 80107da:	4618      	mov	r0, r3
 80107dc:	f7ff fb6e 	bl	800febc <unpack_left_shift_u32>
 80107e0:	4602      	mov	r2, r0
 80107e2:	697b      	ldr	r3, [r7, #20]
 80107e4:	4313      	orrs	r3, r2
 80107e6:	617b      	str	r3, [r7, #20]
    ivt_result_i |= unpack_right_shift_u32(src_p[5], 0u, 0xffu);
 80107e8:	68bb      	ldr	r3, [r7, #8]
 80107ea:	3305      	adds	r3, #5
 80107ec:	781b      	ldrb	r3, [r3, #0]
 80107ee:	22ff      	movs	r2, #255	@ 0xff
 80107f0:	2100      	movs	r1, #0
 80107f2:	4618      	mov	r0, r3
 80107f4:	f7ff fb91 	bl	800ff1a <unpack_right_shift_u32>
 80107f8:	4602      	mov	r2, r0
 80107fa:	697b      	ldr	r3, [r7, #20]
 80107fc:	4313      	orrs	r3, r2
 80107fe:	617b      	str	r3, [r7, #20]
    dst_p->ivt_result_i = (int32_t)ivt_result_i;
 8010800:	697a      	ldr	r2, [r7, #20]
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	609a      	str	r2, [r3, #8]

    return (0);
 8010806:	2300      	movs	r3, #0
}
 8010808:	4618      	mov	r0, r3
 801080a:	3718      	adds	r7, #24
 801080c:	46bd      	mov	sp, r7
 801080e:	bd80      	pop	{r7, pc}

08010810 <memset>:
 8010810:	4402      	add	r2, r0
 8010812:	4603      	mov	r3, r0
 8010814:	4293      	cmp	r3, r2
 8010816:	d100      	bne.n	801081a <memset+0xa>
 8010818:	4770      	bx	lr
 801081a:	f803 1b01 	strb.w	r1, [r3], #1
 801081e:	e7f9      	b.n	8010814 <memset+0x4>

08010820 <__libc_init_array>:
 8010820:	b570      	push	{r4, r5, r6, lr}
 8010822:	4d0d      	ldr	r5, [pc, #52]	@ (8010858 <__libc_init_array+0x38>)
 8010824:	4c0d      	ldr	r4, [pc, #52]	@ (801085c <__libc_init_array+0x3c>)
 8010826:	1b64      	subs	r4, r4, r5
 8010828:	10a4      	asrs	r4, r4, #2
 801082a:	2600      	movs	r6, #0
 801082c:	42a6      	cmp	r6, r4
 801082e:	d109      	bne.n	8010844 <__libc_init_array+0x24>
 8010830:	4d0b      	ldr	r5, [pc, #44]	@ (8010860 <__libc_init_array+0x40>)
 8010832:	4c0c      	ldr	r4, [pc, #48]	@ (8010864 <__libc_init_array+0x44>)
 8010834:	f000 f818 	bl	8010868 <_init>
 8010838:	1b64      	subs	r4, r4, r5
 801083a:	10a4      	asrs	r4, r4, #2
 801083c:	2600      	movs	r6, #0
 801083e:	42a6      	cmp	r6, r4
 8010840:	d105      	bne.n	801084e <__libc_init_array+0x2e>
 8010842:	bd70      	pop	{r4, r5, r6, pc}
 8010844:	f855 3b04 	ldr.w	r3, [r5], #4
 8010848:	4798      	blx	r3
 801084a:	3601      	adds	r6, #1
 801084c:	e7ee      	b.n	801082c <__libc_init_array+0xc>
 801084e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010852:	4798      	blx	r3
 8010854:	3601      	adds	r6, #1
 8010856:	e7f2      	b.n	801083e <__libc_init_array+0x1e>
 8010858:	08010b64 	.word	0x08010b64
 801085c:	08010b64 	.word	0x08010b64
 8010860:	08010b64 	.word	0x08010b64
 8010864:	08010b68 	.word	0x08010b68

08010868 <_init>:
 8010868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801086a:	bf00      	nop
 801086c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801086e:	bc08      	pop	{r3}
 8010870:	469e      	mov	lr, r3
 8010872:	4770      	bx	lr

08010874 <_fini>:
 8010874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010876:	bf00      	nop
 8010878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801087a:	bc08      	pop	{r3}
 801087c:	469e      	mov	lr, r3
 801087e:	4770      	bx	lr
