	component nios_uart is
		port (
			clock_bridge_0_in_clk_clk        : in  std_logic := 'X'; -- clk
			pio_0_external_connection_export : out std_logic;        -- export
			reset_bridge_0_in_reset_reset_n  : in  std_logic := 'X'; -- reset_n
			uart_0_external_connection_rxd   : in  std_logic := 'X'; -- rxd
			uart_0_external_connection_txd   : out std_logic         -- txd
		);
	end component nios_uart;

