m255
K4
z2
!s11e vcom 2023.3 2023.07, Jul 18 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/clock_module_sim
Eclk_mod
Z1 w1721898847
Z2 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z3 DPx4 ieee 15 std_logic_arith 0 22 B[jVX6I8iRX2o6WYW0BB>3
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 o4hn5gYc0WVo72BSL@Ta50
Z5 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z6 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 11
R0
Z7 8C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/clock_mod.vhd
Z8 FC:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/clock_mod.vhd
l0
L7 1
VZ<a9E8OQVh[i0ggggkkPC1
!s100 ]=9`]J?>;5=]f6OMZo^G=0
Z9 OT;C;2023.3;77
32
Z10 !s110 1721898946
!i10b 1
Z11 !s108 1721898945.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/clock_mod.vhd|
Z13 !s107 C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/clock_mod.vhd|
!i113 1
Z14 o-work work -2002 -explicit -O0
Z15 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
R6
Z16 DEx4 work 7 clk_mod 0 22 Z<a9E8OQVh[i0ggggkkPC1
!i122 11
l37
L23 85
V=eP<fZNhRQLMbNN^A8aUc3
!s100 BHO:zjiP6WWZl>i_?g2G]0
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Etb_clk_mod
Z17 w1721822606
R2
R3
R4
R5
R6
!i122 9
R0
Z18 8C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/tb_clock_mod.vhd
Z19 FC:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/tb_clock_mod.vhd
l0
L6 1
V6NY]jcBOe?C`BB5lN_i_B0
!s100 faUfWN45L:Dm9EZoAa6i41
R9
32
Z20 !s110 1721822625
!i10b 1
Z21 !s108 1721822625.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/tb_clock_mod.vhd|
Z23 !s107 C:/Users/david/Documents/Github/LPM_FPGA_Transus-Instruments/LPM_design/source/LPM_design/tb_clock_mod.vhd|
!i113 1
R14
R15
Abehavioral
R2
R3
R4
R5
R6
DEx4 work 10 tb_clk_mod 0 22 6NY]jcBOe?C`BB5lN_i_B0
!i122 9
l38
L9 74
VD>Tgk@]:<LXm?^Sgd;?4l3
!s100 eTVDM7iSBGZPlWWkF_Oiz3
R9
32
R20
!i10b 1
R21
R22
R23
!i113 1
R14
R15
