;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -4, @-20
	SLT 20, @12
	SLT 20, @12
	JMP 102, 11
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	JMP 12, #10
	MOV 12, @10
	MOV 12, @10
	SUB 0, -100
	SUB @121, 103
	MOV #72, @6
	SUB @121, 103
	SUB 0, -100
	SPL 0, #332
	DJN 100, 90
	SPL 0, #332
	SLT 32, @317
	SLT 32, @317
	ADD 210, 60
	ADD #270, <1
	SUB @121, 106
	SPL 0, #332
	SLT <100, 90
	ADD 210, 60
	MOV -1, <-20
	MOV 32, @317
	SUB @121, 106
	SPL 0, #332
	SPL 0, #332
	SPL 0, #332
	ADD 210, <60
	SPL 20, <12
	SLT #-12, 6
	SUB @121, 106
	SLT @0, @2
	ADD <-10, 9
	DJN 100, 90
	MOV -700, -2
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	JMZ 12, 10
	SUB -4, <-20
	SUB -100, 0
	MOV -7, <-20
