// Seed: 4244776806
`define pp_12 0
`define pp_13 0
`default_nettype id_2
`define pp_14 0
`timescale 1ps / 1ps
`define pp_15 0
`default_nettype wire `timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  assign id_3 = 1'd0;
endmodule
`define pp_16 0
localparam module_0 = 1;
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  output id_7;
  output id_6;
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_12;
  always @(posedge 1) id_2 <= 1 == 1;
  logic id_13, id_14;
  logic id_15;
  type_20(
      1, id_5
  );
  logic id_16 = 1 - 1;
  always @(id_0[1'b0] or negedge !1'b0 * 1 - id_16) begin
    id_8 <= 1;
    id_6 = id_15;
  end
  logic id_17;
endmodule
module module_2 (
    output logic id_0,
    input id_1,
    input logic id_2
);
  assign id_3 = 1;
  logic id_12;
  assign id_12 = id_4 !== 1;
  assign id_5[1'b0] = id_10;
  defparam id_13.id_14 = 1 + 1;
endmodule
`define pp_17 0
`timescale 1ps / 1ps
`define pp_18 0
