// OOO Test 1
// Alu instructions only
// test assumes a total of 4 ALU reservation stations where 
// ALU_3 has +2 cycles of latency
addi, x1, x0, 1 // issue to ALU 4
addi, x2, x1, 1 // issue to ALU 3, expect x2 to be written back after x3 is written back
addi, x3, x1, 1 // issue to ALU 2 
addi, x4, x3, 1 // issue to ALU 1 
addi, x5, x3, 2 // ALU4 broadcasts
addi, x6, x4, 3 // ALU2 broadcasts next (but not on this cycle)
addi, x7, x6, 7 // ALU3 broadcasts next 
addi, x7, x7, 1 // WAW and WAR on x7
lw  , x8, x7, 1 // x8 = dmem[15] (initalized to 0)
sw  , x7, x1, 1 // dmem[15] = 1
lw  , x8, x7, 1 // x8 = dmem[15] (1)
addi, x9, x8, -4// x9 = -3
sw  , x7, x2, 1 // dmem[15] = 2
lw  , x8, x7, 1 // x8 = dmem[15] (2)
sw  , x7, x3, 1 // dmem[15] = 2
lw  , x8, x7, 1 // x8 = dmem[15] (2)
sw  , x7, x4, 1 // dmem[15] = 3
lw  , x8, x7, 1 // x8 = dmem[15] (3)
sw  , x7, x5, 1 // dmem[15] = 4
lw  , x8, x7, 1 // x8 = dmem[15] (4)
sw  , x7, x6, 1 // dmem[15] = 6
lw  , x8, x7, 1 // x8 = dmem[15] (6)
