vendor_name = ModelSim
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/buffer3State_8portas.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/buffer3State_1porta.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/ULASomaSub.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/somaConstante.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/registradorGenerico.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/processador.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/muxGenerico4x1.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/muxGenerico2x1.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/memoriaROM.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/memoriaRAM.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/flipFlop.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/edgeDetector.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/DecoderInstrucution.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/DecoderAddress.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/conversorHex7Seg.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/AND_logic.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/relogio.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/output_files/Waveform.vwf
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/Waveform2.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/user/Documents/Insper/6_semestre/descomp/projeto_relogio_descomp/db/relogio.cbx.xml
design_name = relogio
instance = comp, \PC_OUT[0]~output\, PC_OUT[0]~output, relogio, 1
instance = comp, \PC_OUT[1]~output\, PC_OUT[1]~output, relogio, 1
instance = comp, \PC_OUT[2]~output\, PC_OUT[2]~output, relogio, 1
instance = comp, \PC_OUT[3]~output\, PC_OUT[3]~output, relogio, 1
instance = comp, \PC_OUT[4]~output\, PC_OUT[4]~output, relogio, 1
instance = comp, \PC_OUT[5]~output\, PC_OUT[5]~output, relogio, 1
instance = comp, \PC_OUT[6]~output\, PC_OUT[6]~output, relogio, 1
instance = comp, \PC_OUT[7]~output\, PC_OUT[7]~output, relogio, 1
instance = comp, \PC_OUT[8]~output\, PC_OUT[8]~output, relogio, 1
instance = comp, \LEDR[0]~output\, LEDR[0]~output, relogio, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, relogio, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, relogio, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, relogio, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, relogio, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, relogio, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, relogio, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, relogio, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, relogio, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, relogio, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, relogio, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, relogio, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, relogio, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, relogio, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, relogio, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, relogio, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, relogio, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, relogio, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, relogio, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, relogio, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, relogio, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, relogio, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, relogio, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, relogio, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, relogio, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, relogio, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, relogio, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, relogio, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, relogio, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, relogio, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, relogio, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, relogio, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, relogio, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, relogio, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, relogio, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, relogio, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, relogio, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, relogio, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, relogio, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, relogio, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, relogio, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, relogio, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, relogio, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, relogio, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, relogio, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, relogio, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, relogio, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, relogio, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, relogio, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, relogio, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, relogio, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, relogio, 1
instance = comp, \SAIDA_AND_HEX0~output\, SAIDA_AND_HEX0~output, relogio, 1
instance = comp, \DIN_HEX[0]~output\, DIN_HEX[0]~output, relogio, 1
instance = comp, \DIN_HEX[1]~output\, DIN_HEX[1]~output, relogio, 1
instance = comp, \DIN_HEX[2]~output\, DIN_HEX[2]~output, relogio, 1
instance = comp, \DIN_HEX[3]~output\, DIN_HEX[3]~output, relogio, 1
instance = comp, \SAIDA_AND_HEX1~output\, SAIDA_AND_HEX1~output, relogio, 1
instance = comp, \SAIDA_AND_HEX2~output\, SAIDA_AND_HEX2~output, relogio, 1
instance = comp, \SAIDA_AND_HEX3~output\, SAIDA_AND_HEX3~output, relogio, 1
instance = comp, \SAIDA_AND_HEX4~output\, SAIDA_AND_HEX4~output, relogio, 1
instance = comp, \SAIDA_AND_HEX5~output\, SAIDA_AND_HEX5~output, relogio, 1
instance = comp, \SAIDA_AND_LED8~output\, SAIDA_AND_LED8~output, relogio, 1
instance = comp, \SAIDA_AND_LED9~output\, SAIDA_AND_LED9~output, relogio, 1
instance = comp, \SAIDA_AND_SW0_7~output\, SAIDA_AND_SW0_7~output, relogio, 1
instance = comp, \ACUMULADOR[0]~output\, ACUMULADOR[0]~output, relogio, 1
instance = comp, \ACUMULADOR[1]~output\, ACUMULADOR[1]~output, relogio, 1
instance = comp, \ACUMULADOR[2]~output\, ACUMULADOR[2]~output, relogio, 1
instance = comp, \ACUMULADOR[3]~output\, ACUMULADOR[3]~output, relogio, 1
instance = comp, \ACUMULADOR[4]~output\, ACUMULADOR[4]~output, relogio, 1
instance = comp, \ACUMULADOR[5]~output\, ACUMULADOR[5]~output, relogio, 1
instance = comp, \ACUMULADOR[6]~output\, ACUMULADOR[6]~output, relogio, 1
instance = comp, \ACUMULADOR[7]~output\, ACUMULADOR[7]~output, relogio, 1
instance = comp, \INSTRUCAO[0]~output\, INSTRUCAO[0]~output, relogio, 1
instance = comp, \INSTRUCAO[1]~output\, INSTRUCAO[1]~output, relogio, 1
instance = comp, \INSTRUCAO[2]~output\, INSTRUCAO[2]~output, relogio, 1
instance = comp, \INSTRUCAO[3]~output\, INSTRUCAO[3]~output, relogio, 1
instance = comp, \INSTRUCAO[4]~output\, INSTRUCAO[4]~output, relogio, 1
instance = comp, \INSTRUCAO[5]~output\, INSTRUCAO[5]~output, relogio, 1
instance = comp, \INSTRUCAO[6]~output\, INSTRUCAO[6]~output, relogio, 1
instance = comp, \INSTRUCAO[7]~output\, INSTRUCAO[7]~output, relogio, 1
instance = comp, \INSTRUCAO[8]~output\, INSTRUCAO[8]~output, relogio, 1
instance = comp, \INSTRUCAO[9]~output\, INSTRUCAO[9]~output, relogio, 1
instance = comp, \INSTRUCAO[10]~output\, INSTRUCAO[10]~output, relogio, 1
instance = comp, \INSTRUCAO[11]~output\, INSTRUCAO[11]~output, relogio, 1
instance = comp, \INSTRUCAO[12]~output\, INSTRUCAO[12]~output, relogio, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~1\, Processador|incrementaPC|Add0~1, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~5\, Processador|incrementaPC|Add0~5, relogio, 1
instance = comp, \Processador|MUX4x1|saida_MUX[1]~1\, Processador|MUX4x1|saida_MUX[1]~1, relogio, 1
instance = comp, \Processador|PC|DOUT[1]\, Processador|PC|DOUT[1], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~9\, Processador|incrementaPC|Add0~9, relogio, 1
instance = comp, \Processador|MUX4x1|saida_MUX[2]~2\, Processador|MUX4x1|saida_MUX[2]~2, relogio, 1
instance = comp, \Processador|PC|DOUT[2]\, Processador|PC|DOUT[2], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~13\, Processador|incrementaPC|Add0~13, relogio, 1
instance = comp, \Processador|PC|DOUT[3]\, Processador|PC|DOUT[3], relogio, 1
instance = comp, \ROM_instrucao|memROM~5\, ROM_instrucao|memROM~5, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~17\, Processador|incrementaPC|Add0~17, relogio, 1
instance = comp, \Processador|incrementaPC|Add0~21\, Processador|incrementaPC|Add0~21, relogio, 1
instance = comp, \Processador|MUX4x1|saida_MUX[5]~4\, Processador|MUX4x1|saida_MUX[5]~4, relogio, 1
instance = comp, \Processador|PC|DOUT[5]\, Processador|PC|DOUT[5], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~25\, Processador|incrementaPC|Add0~25, relogio, 1
instance = comp, \Processador|PC|DOUT[6]\, Processador|PC|DOUT[6], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~29\, Processador|incrementaPC|Add0~29, relogio, 1
instance = comp, \Processador|PC|DOUT[7]\, Processador|PC|DOUT[7], relogio, 1
instance = comp, \Processador|incrementaPC|Add0~33\, Processador|incrementaPC|Add0~33, relogio, 1
instance = comp, \Processador|PC|DOUT[8]\, Processador|PC|DOUT[8], relogio, 1
instance = comp, \ROM_instrucao|memROM~3\, ROM_instrucao|memROM~3, relogio, 1
instance = comp, \Processador|MUX4x1|saida_MUX[4]~3\, Processador|MUX4x1|saida_MUX[4]~3, relogio, 1
instance = comp, \Processador|PC|DOUT[4]\, Processador|PC|DOUT[4], relogio, 1
instance = comp, \Processador|MUX4x1|saida_MUX[0]~0\, Processador|MUX4x1|saida_MUX[0]~0, relogio, 1
instance = comp, \Processador|PC|DOUT[0]\, Processador|PC|DOUT[0], relogio, 1
instance = comp, \ROM_instrucao|memROM~1\, ROM_instrucao|memROM~1, relogio, 1
instance = comp, \ROM_instrucao|memROM~11\, ROM_instrucao|memROM~11, relogio, 1
instance = comp, \ROM_instrucao|memROM~12\, ROM_instrucao|memROM~12, relogio, 1
instance = comp, \Processador|decoder|saida~0\, Processador|decoder|saida~0, relogio, 1
instance = comp, \ROM_instrucao|memROM~4\, ROM_instrucao|memROM~4, relogio, 1
instance = comp, \ROM_instrucao|memROM~10\, ROM_instrucao|memROM~10, relogio, 1
instance = comp, \Data_IN[0]~0\, Data_IN[0]~0, relogio, 1
instance = comp, \ROM_instrucao|memROM~0\, ROM_instrucao|memROM~0, relogio, 1
instance = comp, \ROM_instrucao|memROM~6\, ROM_instrucao|memROM~6, relogio, 1
instance = comp, \ROM_instrucao|memROM~7\, ROM_instrucao|memROM~7, relogio, 1
instance = comp, \KEY3~input\, KEY3~input, relogio, 1
instance = comp, \SW[9]~input\, SW[9]~input, relogio, 1
instance = comp, \Data_IN[0]~1\, Data_IN[0]~1, relogio, 1
instance = comp, \KEY1~input\, KEY1~input, relogio, 1
instance = comp, \SW[8]~input\, SW[8]~input, relogio, 1
instance = comp, \Data_IN[0]~2\, Data_IN[0]~2, relogio, 1
instance = comp, \KEY0~input\, KEY0~input, relogio, 1
instance = comp, \KEY2~input\, KEY2~input, relogio, 1
instance = comp, \Data_IN[0]~3\, Data_IN[0]~3, relogio, 1
instance = comp, \ROM_instrucao|memROM~2\, ROM_instrucao|memROM~2, relogio, 1
instance = comp, \AndLedR|saida~1\, AndLedR|saida~1, relogio, 1
instance = comp, \SW[0]~input\, SW[0]~input, relogio, 1
instance = comp, \FPGA_RESET~input\, FPGA_RESET~input, relogio, 1
instance = comp, \Data_IN[0]~4\, Data_IN[0]~4, relogio, 1
instance = comp, \Data_IN[0]~5\, Data_IN[0]~5, relogio, 1
instance = comp, \Processador|ULA1|Add1~34\, Processador|ULA1|Add1~34, relogio, 1
instance = comp, \Processador|ULA1|Add1~1\, Processador|ULA1|Add1~1, relogio, 1
instance = comp, \Processador|ULA1|saida[0]~0\, Processador|ULA1|saida[0]~0, relogio, 1
instance = comp, \Processador|decoder|Equal10~0\, Processador|decoder|Equal10~0, relogio, 1
instance = comp, \Processador|REGA|DOUT[0]\, Processador|REGA|DOUT[0], relogio, 1
instance = comp, \AndLedR|saida~0\, AndLedR|saida~0, relogio, 1
instance = comp, \AndLedR|saida~3\, AndLedR|saida~3, relogio, 1
instance = comp, \RegistradorLedR|DOUT[0]\, RegistradorLedR|DOUT[0], relogio, 1
instance = comp, \SW[1]~input\, SW[1]~input, relogio, 1
instance = comp, \Processador|MUX1|saida_MUX[1]~0\, Processador|MUX1|saida_MUX[1]~0, relogio, 1
instance = comp, \Processador|ULA1|Add1~5\, Processador|ULA1|Add1~5, relogio, 1
instance = comp, \Processador|ULA1|saida[1]~1\, Processador|ULA1|saida[1]~1, relogio, 1
instance = comp, \Processador|REGA|DOUT[1]\, Processador|REGA|DOUT[1], relogio, 1
instance = comp, \RegistradorLedR|DOUT[1]\, RegistradorLedR|DOUT[1], relogio, 1
instance = comp, \SW[2]~input\, SW[2]~input, relogio, 1
instance = comp, \Processador|MUX1|saida_MUX[2]~1\, Processador|MUX1|saida_MUX[2]~1, relogio, 1
instance = comp, \Processador|ULA1|Add1~9\, Processador|ULA1|Add1~9, relogio, 1
instance = comp, \Processador|ULA1|saida[2]~2\, Processador|ULA1|saida[2]~2, relogio, 1
instance = comp, \Processador|REGA|DOUT[2]\, Processador|REGA|DOUT[2], relogio, 1
instance = comp, \RegistradorLedR|DOUT[2]\, RegistradorLedR|DOUT[2], relogio, 1
instance = comp, \AndSW0_7|saida~0\, AndSW0_7|saida~0, relogio, 1
instance = comp, \SW[3]~input\, SW[3]~input, relogio, 1
instance = comp, \Processador|ULA1|Add1~13\, Processador|ULA1|Add1~13, relogio, 1
instance = comp, \Processador|ULA1|saida[3]~3\, Processador|ULA1|saida[3]~3, relogio, 1
instance = comp, \Processador|REGA|DOUT[3]\, Processador|REGA|DOUT[3], relogio, 1
instance = comp, \RegistradorLedR|DOUT[3]\, RegistradorLedR|DOUT[3], relogio, 1
instance = comp, \SW[4]~input\, SW[4]~input, relogio, 1
instance = comp, \Processador|ULA1|Add1~17\, Processador|ULA1|Add1~17, relogio, 1
instance = comp, \Processador|ULA1|saida[4]~4\, Processador|ULA1|saida[4]~4, relogio, 1
instance = comp, \Processador|REGA|DOUT[4]\, Processador|REGA|DOUT[4], relogio, 1
instance = comp, \RegistradorLedR|DOUT[4]\, RegistradorLedR|DOUT[4], relogio, 1
instance = comp, \SW[5]~input\, SW[5]~input, relogio, 1
instance = comp, \Processador|ULA1|Add1~21\, Processador|ULA1|Add1~21, relogio, 1
instance = comp, \Processador|ULA1|saida[5]~5\, Processador|ULA1|saida[5]~5, relogio, 1
instance = comp, \Processador|REGA|DOUT[5]\, Processador|REGA|DOUT[5], relogio, 1
instance = comp, \RegistradorLedR|DOUT[5]\, RegistradorLedR|DOUT[5], relogio, 1
instance = comp, \SW[6]~input\, SW[6]~input, relogio, 1
instance = comp, \Processador|ULA1|Add1~25\, Processador|ULA1|Add1~25, relogio, 1
instance = comp, \Processador|ULA1|saida[6]~6\, Processador|ULA1|saida[6]~6, relogio, 1
instance = comp, \Processador|REGA|DOUT[6]\, Processador|REGA|DOUT[6], relogio, 1
instance = comp, \RegistradorLedR|DOUT[6]\, RegistradorLedR|DOUT[6], relogio, 1
instance = comp, \SW[7]~input\, SW[7]~input, relogio, 1
instance = comp, \Processador|ULA1|Add1~29\, Processador|ULA1|Add1~29, relogio, 1
instance = comp, \Processador|ULA1|saida[7]~7\, Processador|ULA1|saida[7]~7, relogio, 1
instance = comp, \Processador|REGA|DOUT[7]\, Processador|REGA|DOUT[7], relogio, 1
instance = comp, \RegistradorLedR|DOUT[7]\, RegistradorLedR|DOUT[7], relogio, 1
instance = comp, \ROM_instrucao|memROM~8\, ROM_instrucao|memROM~8, relogio, 1
instance = comp, \ROM_instrucao|memROM~9\, ROM_instrucao|memROM~9, relogio, 1
instance = comp, \flipFlopLed8|DOUT~0\, flipFlopLed8|DOUT~0, relogio, 1
instance = comp, \flipFlopLed8|DOUT\, flipFlopLed8|DOUT, relogio, 1
instance = comp, \flipFlopLed9|DOUT~0\, flipFlopLed9|DOUT~0, relogio, 1
instance = comp, \flipFlopLed9|DOUT\, flipFlopLed9|DOUT, relogio, 1
instance = comp, \AndHEX0|saida~0\, AndHEX0|saida~0, relogio, 1
instance = comp, \RegistradorHEX0|DOUT[0]\, RegistradorHEX0|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX0|DOUT[3]\, RegistradorHEX0|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX0|DOUT[2]\, RegistradorHEX0|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX0|DOUT[1]\, RegistradorHEX0|DOUT[1], relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[0]~0\, decoderHEX0|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[1]~1\, decoderHEX0|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[2]~2\, decoderHEX0|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[3]~3\, decoderHEX0|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[4]~4\, decoderHEX0|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[5]~5\, decoderHEX0|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX0|rascSaida7seg[6]~6\, decoderHEX0|rascSaida7seg[6]~6, relogio, 1
instance = comp, \AndHEX1|saida~0\, AndHEX1|saida~0, relogio, 1
instance = comp, \RegistradorHEX1|DOUT[0]\, RegistradorHEX1|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX1|DOUT[3]\, RegistradorHEX1|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX1|DOUT[2]\, RegistradorHEX1|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX1|DOUT[1]\, RegistradorHEX1|DOUT[1], relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[0]~0\, decoderHEX1|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[1]~1\, decoderHEX1|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[2]~2\, decoderHEX1|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[3]~3\, decoderHEX1|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[4]~4\, decoderHEX1|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[5]~5\, decoderHEX1|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX1|rascSaida7seg[6]~6\, decoderHEX1|rascSaida7seg[6]~6, relogio, 1
instance = comp, \AndHEX2|saida~0\, AndHEX2|saida~0, relogio, 1
instance = comp, \RegistradorHEX2|DOUT[0]\, RegistradorHEX2|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX2|DOUT[3]\, RegistradorHEX2|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX2|DOUT[2]\, RegistradorHEX2|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX2|DOUT[1]\, RegistradorHEX2|DOUT[1], relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[0]~0\, decoderHEX2|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[1]~1\, decoderHEX2|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[2]~2\, decoderHEX2|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[3]~3\, decoderHEX2|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[4]~4\, decoderHEX2|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[5]~5\, decoderHEX2|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX2|rascSaida7seg[6]~6\, decoderHEX2|rascSaida7seg[6]~6, relogio, 1
instance = comp, \AndHEX3|saida~0\, AndHEX3|saida~0, relogio, 1
instance = comp, \RegistradorHEX3|DOUT[0]\, RegistradorHEX3|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX3|DOUT[3]\, RegistradorHEX3|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX3|DOUT[2]\, RegistradorHEX3|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX3|DOUT[1]\, RegistradorHEX3|DOUT[1], relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[0]~0\, decoderHEX3|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[1]~1\, decoderHEX3|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[2]~2\, decoderHEX3|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[3]~3\, decoderHEX3|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[4]~4\, decoderHEX3|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[5]~5\, decoderHEX3|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX3|rascSaida7seg[6]~6\, decoderHEX3|rascSaida7seg[6]~6, relogio, 1
instance = comp, \AndLedR|saida~2\, AndLedR|saida~2, relogio, 1
instance = comp, \AndHEX4|saida~0\, AndHEX4|saida~0, relogio, 1
instance = comp, \RegistradorHEX4|DOUT[0]\, RegistradorHEX4|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX4|DOUT[3]\, RegistradorHEX4|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX4|DOUT[2]\, RegistradorHEX4|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX4|DOUT[1]\, RegistradorHEX4|DOUT[1], relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[0]~0\, decoderHEX4|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[1]~1\, decoderHEX4|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[2]~2\, decoderHEX4|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[3]~3\, decoderHEX4|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[4]~4\, decoderHEX4|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[5]~5\, decoderHEX4|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX4|rascSaida7seg[6]~6\, decoderHEX4|rascSaida7seg[6]~6, relogio, 1
instance = comp, \AndHEX5|saida\, AndHEX5|saida, relogio, 1
instance = comp, \RegistradorHEX5|DOUT[0]\, RegistradorHEX5|DOUT[0], relogio, 1
instance = comp, \RegistradorHEX5|DOUT[3]\, RegistradorHEX5|DOUT[3], relogio, 1
instance = comp, \RegistradorHEX5|DOUT[2]\, RegistradorHEX5|DOUT[2], relogio, 1
instance = comp, \RegistradorHEX5|DOUT[1]\, RegistradorHEX5|DOUT[1], relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[0]~0\, decoderHEX5|rascSaida7seg[0]~0, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[1]~1\, decoderHEX5|rascSaida7seg[1]~1, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[2]~2\, decoderHEX5|rascSaida7seg[2]~2, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[3]~3\, decoderHEX5|rascSaida7seg[3]~3, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[4]~4\, decoderHEX5|rascSaida7seg[4]~4, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[5]~5\, decoderHEX5|rascSaida7seg[5]~5, relogio, 1
instance = comp, \decoderHEX5|rascSaida7seg[6]~6\, decoderHEX5|rascSaida7seg[6]~6, relogio, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, relogio, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, relogio, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, relogio, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, relogio, 1
