
---------- Begin Simulation Statistics ----------
final_tick                               1203975674500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62403                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702324                       # Number of bytes of host memory used
host_op_rate                                    62585                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23021.66                       # Real time elapsed on the host
host_tick_rate                               52297506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436610184                       # Number of instructions simulated
sim_ops                                    1440813935                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.203976                       # Number of seconds simulated
sim_ticks                                1203975674500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.396399                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              181496081                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212533646                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13440445                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282913258                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27926729                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28865077                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          938348                       # Number of indirect misses.
system.cpu0.branchPred.lookups              364109677                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187873                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100290                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8776892                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547039                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42823378                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      122014091                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561807                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665382                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2214781242                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.595393                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.408462                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1609590426     72.67%     72.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    351657002     15.88%     88.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81276810      3.67%     92.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82440753      3.72%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31718169      1.43%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6800301      0.31%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5649525      0.26%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2824878      0.13%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42823378      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2214781242                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143409                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273933560                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171236                       # Number of loads committed
system.cpu0.commit.membars                    4203735                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203741      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742071797     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271518     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185409     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665382                       # Class of committed instruction
system.cpu0.commit.refs                     558456955                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561807                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665382                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.823697                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.823697                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            460200785                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4714713                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177288247                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1468462320                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               763008880                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                995629571                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8786938                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17612179                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8037074                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  364109677                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                250493929                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1474731664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5348446                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1510983135                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  15                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26900996                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.151649                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         747480944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         209422810                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.629312                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2235663248                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.676796                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919664                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1183227836     52.93%     52.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               769201581     34.41%     87.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               143300239      6.41%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               114654701      5.13%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19922687      0.89%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2717844      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  532784      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     409      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105167      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2235663248                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      165346229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8906241                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345682052                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.595776                       # Inst execution rate
system.cpu0.iew.exec_refs                   626696428                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 170647941                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              373744442                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            453139217                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106205                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7628776                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171860984                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1440606910                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            456048487                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6541905                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1430463444                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2078508                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8515547                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8786938                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13078852                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       242005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28547433                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        62856                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8811                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8456708                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     47967981                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18575265                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8811                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       753565                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8152676                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                664395657                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1418643502                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837077                       # average fanout of values written-back
system.cpu0.iew.wb_producers                556150276                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.590853                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1418761788                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1753277503                       # number of integer regfile reads
system.cpu0.int_regfile_writes              914057827                       # number of integer regfile writes
system.cpu0.ipc                              0.548337                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548337                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205610      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            790883322     55.04%     55.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848395      0.82%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100473      0.15%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.30% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           459298931     31.96%     88.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          168668567     11.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1437005349                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3079697                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002143                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 588874     19.12%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2009366     65.25%     84.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               481449     15.63%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1435879381                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5112987537                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1418643451                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1562556798                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1434296824                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1437005349                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310086                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121941525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           234000                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           326                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22074016                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2235663248                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.642765                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.881758                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1247687831     55.81%     55.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          664441575     29.72%     85.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224854745     10.06%     95.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           78646376      3.52%     99.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16361103      0.73%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1475429      0.07%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1560481      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             354951      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             280757      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2235663248                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.598500                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18741869                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3680679                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           453139217                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171860984                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2401009477                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6941874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              402105770                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845206197                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14146931                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               773779386                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15205198                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25429                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1791249931                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1459641247                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          946927541                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                991570322                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29417741                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8786938                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             59264022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101721340                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1791249887                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        156810                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5835                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31075371                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5820                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3612613235                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2902270926                       # The number of ROB writes
system.cpu0.timesIdled                       24209298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.659705                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20649233                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23827952                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2778033                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30377004                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1086345                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1101040                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14695                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34992582                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48156                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099995                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1978241                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115955                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3677030                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300664                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15915258                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120048377                       # Number of instructions committed
system.cpu1.commit.committedOps             122148553                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    474317974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.257525                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.009356                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    423746159     89.34%     89.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25538320      5.38%     94.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9096166      1.92%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6915785      1.46%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1750663      0.37%     98.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       927797      0.20%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2049709      0.43%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       616345      0.13%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3677030      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    474317974                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797509                       # Number of function calls committed.
system.cpu1.commit.int_insts                116585968                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173223                       # Number of loads committed
system.cpu1.commit.membars                    4200118                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200118      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76656335     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273218     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018738      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122148553                       # Class of committed instruction
system.cpu1.commit.refs                      41291968                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120048377                       # Number of Instructions Simulated
system.cpu1.committedOps                    122148553                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.985162                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.985162                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            377506510                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               846310                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19621463                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144730646                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26764499                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66199049                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1979745                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2115294                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5215657                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34992582                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25260509                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    446920919                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               480296                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150416231                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5559074                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073143                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27965003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21735578                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.314407                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         477665460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.319296                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.737832                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               379454322     79.44%     79.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62546296     13.09%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20882940      4.37%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11913937      2.49%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2190528      0.46%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  364473      0.08%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  312729      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     226      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           477665460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         746812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2073459                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30370106                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.278077                       # Inst execution rate
system.cpu1.iew.exec_refs                    45528447                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11540732                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              311547984                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34553065                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100640                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2050892                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12000974                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138022469                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33987715                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1983176                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133035395                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1920643                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6948031                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1979745                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11269550                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        97897                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1143723                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        49572                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1953                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13789                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4379842                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       882229                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1953                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       539416                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1534043                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78361132                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131483441                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.825102                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64655946                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.274833                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131557335                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168684692                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88569487                       # number of integer regfile writes
system.cpu1.ipc                              0.250931                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.250931                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200218      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84706974     62.74%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36583459     27.10%     92.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9527770      7.06%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135018571                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2835136                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020998                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 572383     20.19%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1833924     64.69%     84.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               428825     15.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133653473                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         750747660                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131483429                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        153897898                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131721608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135018571                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300861                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15873915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           209950                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           197                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6986747                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    477665460                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.282663                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.764688                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          393985127     82.48%     82.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54680744     11.45%     93.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17013032      3.56%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5939212      1.24%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3787994      0.79%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             873373      0.18%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             918088      0.19%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             276362      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             191528      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      477665460                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.282222                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13753203                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1448746                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34553065                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12000974                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       478412272                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1929522361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              337775537                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81678101                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14122109                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30221775                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4315289                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                33445                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181351207                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142462962                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95943500                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66878739                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21867492                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1979745                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40778113                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14265399                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181351195                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31551                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               616                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28046353                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           616                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   608704482                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279483208                       # The number of ROB writes
system.cpu1.timesIdled                          74924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4937630                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27963                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5119464                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14482952                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8815195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17585007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       322233                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48494                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     61813733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5523497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    123626867                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5571991                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5626720                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3779033                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4990638                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3187889                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3187879                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5626720                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           127                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26399606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26399606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    805992448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               805992448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8815336                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8815336    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8815336                       # Request fanout histogram
system.membus.respLayer1.occupancy        46417444663                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         34932757161                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       347094200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   618606794.578807                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1799373000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1200504732500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3470942000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    221950628                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       221950628                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    221950628                       # number of overall hits
system.cpu0.icache.overall_hits::total      221950628                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28543301                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28543301                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28543301                       # number of overall misses
system.cpu0.icache.overall_misses::total     28543301                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 377367277997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 377367277997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 377367277997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 377367277997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    250493929                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    250493929                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    250493929                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    250493929                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.113948                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.113948                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.113948                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.113948                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13220.870214                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13220.870214                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13220.870214                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13220.870214                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2693                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               64                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.078125                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26455054                       # number of writebacks
system.cpu0.icache.writebacks::total         26455054                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2088214                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2088214                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2088214                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2088214                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26455087                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26455087                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26455087                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26455087                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 331887938497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 331887938497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 331887938497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 331887938497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.105612                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.105612                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.105612                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.105612                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12545.335364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12545.335364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12545.335364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12545.335364                       # average overall mshr miss latency
system.cpu0.icache.replacements              26455054                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    221950628                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      221950628                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28543301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28543301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 377367277997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 377367277997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    250493929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    250493929                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.113948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.113948                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13220.870214                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13220.870214                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2088214                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2088214                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26455087                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26455087                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 331887938497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 331887938497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.105612                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105612                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12545.335364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12545.335364                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999955                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          248404281                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26455054                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.389672                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999955                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        527442944                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       527442944                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    518335123                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       518335123                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    518335123                       # number of overall hits
system.cpu0.dcache.overall_hits::total      518335123                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51204926                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51204926                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51204926                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51204926                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1701876424348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1701876424348                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1701876424348                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1701876424348                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    569540049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    569540049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    569540049                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    569540049                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089906                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089906                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089906                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089906                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33236.576191                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33236.576191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33236.576191                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33236.576191                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12884667                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       605742                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           287721                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6795                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.781809                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    89.145254                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32652697                       # number of writebacks
system.cpu0.dcache.writebacks::total         32652697                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19461077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19461077                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19461077                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19461077                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31743849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31743849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31743849                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31743849                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 682449662312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 682449662312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 682449662312                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 682449662312                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.055736                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055736                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.055736                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055736                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21498.642534                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21498.642534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21498.642534                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21498.642534                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32652697                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    378283904                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      378283904                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40074584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40074584                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1107172785000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1107172785000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    418358488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    418358488                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.095790                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095790                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27627.804820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27627.804820                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12156747                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12156747                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27917837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27917837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 531922603000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 531922603000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066732                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19053.145235                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19053.145235                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140051219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140051219                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11130342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11130342                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 594703639348                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 594703639348                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181561                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.073622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073622                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 53430.850494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53430.850494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7304330                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7304330                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3826012                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3826012                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 150527059312                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 150527059312                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025307                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025307                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39343.070359                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39343.070359                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11225500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11225500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6455.146636                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6455.146636                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1727                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       810000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       810000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003053                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        67500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3722                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       628500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       628500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037248                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037248                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4364.583333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4364.583333                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       485500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       485500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037248                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037248                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3371.527778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3371.527778                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190632                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909658                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909658                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92466598500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92466598500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100290                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433111                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433111                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101649.849174                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101649.849174                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909658                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909658                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91556940500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91556940500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433111                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433111                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100649.849174                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100649.849174                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999441                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          552185303                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32653274                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.910565                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999441                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1175949578                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1175949578                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26317323                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29578244                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               85800                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              484029                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56465396                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26317323                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29578244                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              85800                       # number of overall hits
system.l2.overall_hits::.cpu1.data             484029                       # number of overall hits
system.l2.overall_hits::total                56465396                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            137764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3073945                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2132278                       # number of demand (read+write) misses
system.l2.demand_misses::total                5346495                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           137764                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3073945                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2508                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2132278                       # number of overall misses
system.l2.overall_misses::total               5346495                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11315185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 310209502995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    223050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 226490110997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     548237849492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11315185000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 310209502995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    223050500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 226490110997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    548237849492                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26455087                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32652189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           88308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2616307                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             61811891                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26455087                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32652189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          88308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2616307                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            61811891                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.005207                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.094142                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.028401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.814995                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.086496                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.005207                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.094142                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.028401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.814995                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.086496                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82134.556198                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100915.762317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88935.606061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106219.785130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102541.543477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82134.556198                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100915.762317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88935.606061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106219.785130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102541.543477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2987                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        40                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      74.675000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2989557                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3779033                       # number of writebacks
system.l2.writebacks::total                   3779033                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         187554                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          95637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              283264                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        187554                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         95637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             283264                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       137739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2886391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2460                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2036641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5063231                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2886391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2036641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3760588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8823819                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9936553501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 266865520995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    195736500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 196845223997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 473843034993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9936553501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 266865520995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    195736500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 196845223997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 330113374509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 803956409502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.005207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.088398                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.027857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.778441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.081914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.005207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.088398                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.027857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.778441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142753                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72140.450424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92456.469340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79567.682927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96651.900849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93585.110968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72140.450424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92456.469340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79567.682927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96651.900849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87782.382571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91112.069445                       # average overall mshr miss latency
system.l2.replacements                       14319808                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8684758                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8684758                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8684758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8684758                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     52809252                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         52809252                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     52809252                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     52809252                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3760588                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3760588                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 330113374509                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 330113374509                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87782.382571                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87782.382571                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       211000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       124000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       335000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               67                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.823529                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.850746                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7275.862069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5877.192982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       582000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       533500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1115500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.794118                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.835821                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20068.965517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19759.259259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19919.642857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       197500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       237000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2744226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           143464                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2887690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1990627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1431929                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3422556                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203109631996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 154229107997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  357338739993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4734853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6310246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.420420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.908934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.542381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102032.993623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107707.231292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104406.981213                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       159798                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        79833                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           239631                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1830829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1352096                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3182925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171649165996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 132265170497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 303914336493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.386671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.858259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.504406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93754.886992                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97822.322155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95482.719980                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26317323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         85800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26403123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       137764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2508                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           140272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11315185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    223050500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11538235500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26455087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        88308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26543395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.005207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.028401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82134.556198                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88935.606061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82256.155897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            73                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2460                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       140199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9936553501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    195736500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10132290001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.005207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.027857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72140.450424                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79567.682927                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72270.772267                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26834018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       340565                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27174583                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1083318                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       700349                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1783667                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 107099870999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  72261003000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 179360873999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27917336                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1040914                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28958250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.672821                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98862.818673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103178.562402                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100557.376460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27756                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15804                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1055562                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       684545                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1740107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  95216354999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  64580053500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 159796408499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.657638                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.060090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90204.417172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94340.114236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91831.369277                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          127                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           57                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             184                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1565500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1593000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3158500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           226                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.835526                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.770270                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.814159                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12326.771654                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27947.368421                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17165.760870                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           29                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           99                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          127                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1926000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       548500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2474500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.651316                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.378378                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.561947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19454.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19589.285714                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19484.251969                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   126744873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14319907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.850956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.816679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.183294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.865760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.121318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.065593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.947276                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.465886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.201027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032275                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.233551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1000769627                       # Number of tag accesses
system.l2.tags.data_accesses               1000769627                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8815232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     184909568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        157440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130482176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    239769920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          564134336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8815232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       157440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8972672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241858112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241858112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2889212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2038784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3746405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8814599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3779033                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3779033                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7321769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        153582478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           130767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        108376090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    199148475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468559580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7321769                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       130767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7452536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      200882889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            200882889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      200882889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7321769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       153582478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          130767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       108376090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    199148475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            669442469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3721569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2824004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2023654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3746121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006620008000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228904                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228904                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18512084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3502774                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8814599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3779033                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8814599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3779033                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 57464                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            501755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            505480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            548828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            947914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            505703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            583470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            515288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            505316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            502175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            500196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           555326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           508312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           537958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           502197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           500903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           513156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           236401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           240747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233315                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 312093976657                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43669885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            475856045407                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35733.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54483.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5392918                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1721395                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.25                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8814599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3779033                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2884213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1858718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  938143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  794045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  699775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  395255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  304499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  255730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  191580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  130056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  95658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  76003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  28066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 227814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 249329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 257079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 251492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 247938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 238792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5341208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.245723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.830523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.321633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3881585     72.67%     72.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       661719     12.39%     85.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       254709      4.77%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       206186      3.86%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67107      1.26%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30079      0.56%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19105      0.36%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17105      0.32%     96.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       203613      3.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5341208                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.155629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.843258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    317.787040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228899    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.777562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203155     88.75%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2540      1.11%     89.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15924      6.96%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5183      2.26%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1550      0.68%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              404      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228904                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              558974528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5159808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238179072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               564134336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241858112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       464.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       197.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    468.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1203975540000                       # Total gap between requests
system.mem_ctrls.avgGap                      95601.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8815232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    180736256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       157440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129513856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    239751744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238179072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7321769.190777782351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 150116202.368505567312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 130766.761600381476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 107571821.211243242025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 199133378.753326296806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 197827146.382266849279                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2889212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2038784                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3746405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3779033                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4253393406                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 147598227152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     92849009                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 112300349442                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 211611226398                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28783407580397                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30880.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51085.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37743.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55082.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56483.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7616606.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18815934900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10000898985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29418392220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9764819100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     95040553920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     246484583580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     254760694080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       664285876785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.743603                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 659489752247                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40203280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 504282642253                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19320318780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10268985375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32942203560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9661661460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     95040553920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     383380935240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     139479555840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       690094214175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.179532                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 358378954554                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40203280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 805393439946                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12207971759.493671                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   58361273040.433281                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     94.94%     94.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        59000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 458510274000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   239545905500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 964429769000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25165728                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25165728                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25165728                       # number of overall hits
system.cpu1.icache.overall_hits::total       25165728                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        94781                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         94781                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        94781                       # number of overall misses
system.cpu1.icache.overall_misses::total        94781                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1470274500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1470274500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1470274500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1470274500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25260509                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25260509                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25260509                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25260509                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003752                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003752                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003752                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003752                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15512.333696                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15512.333696                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15512.333696                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15512.333696                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        88276                       # number of writebacks
system.cpu1.icache.writebacks::total            88276                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6473                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6473                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6473                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        88308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        88308                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        88308                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        88308                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1320144000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1320144000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1320144000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1320144000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003496                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003496                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14949.313765                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14949.313765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14949.313765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14949.313765                       # average overall mshr miss latency
system.cpu1.icache.replacements                 88276                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25165728                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25165728                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        94781                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        94781                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1470274500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1470274500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25260509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25260509                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003752                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15512.333696                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15512.333696                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6473                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        88308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        88308                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1320144000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1320144000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14949.313765                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14949.313765                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.226117                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24920489                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            88276                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           282.301973                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339882500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.226117                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975816                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975816                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50609326                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50609326                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32797888                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32797888                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32797888                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32797888                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8634692                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8634692                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8634692                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8634692                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 792878077066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 792878077066                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 792878077066                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 792878077066                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41432580                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41432580                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41432580                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41432580                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208403                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208403                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208403                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208403                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91824.708637                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91824.708637                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91824.708637                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91824.708637                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7082902                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       517079                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           105078                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6358                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.406136                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.327304                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2616295                       # number of writebacks
system.cpu1.dcache.writebacks::total          2616295                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6789193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6789193                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6789193                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6789193                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1845499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1845499                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1845499                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1845499                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 161144694947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 161144694947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 161144694947                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 161144694947                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044542                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044542                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044542                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044542                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87317.682072                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87317.682072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87317.682072                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87317.682072                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2616295                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27386753                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27386753                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5027528                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5027528                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 397261948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 397261948500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32414281                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32414281                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155102                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79017.351768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79017.351768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3986143                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3986143                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1041385                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1041385                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78036709000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78036709000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032127                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032127                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74935.503200                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74935.503200                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5411135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5411135                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3607164                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3607164                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 395616128566                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 395616128566                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018299                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.399983                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.399983                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109675.115566                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109675.115566                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2803050                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2803050                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804114                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804114                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  83107985947                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  83107985947                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089165                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103353.487126                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103353.487126                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5992000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5992000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338298                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338298                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37685.534591                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37685.534591                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2705000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2705000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57553.191489                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57553.191489                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       758000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       758000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261641                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261641                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6423.728814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6423.728814                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       642000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       642000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259424                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5487.179487                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5487.179487                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328185                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328185                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771810                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771810                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76352718000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76352718000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099995                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367529                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367529                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98926.831733                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98926.831733                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771810                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771810                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75580908000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75580908000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367529                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367529                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97926.831733                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97926.831733                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.368617                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36741852                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2617192                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.038654                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339894000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.368617                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.917769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.917769                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89684213                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89684213                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1203975674500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55502661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12463791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     53127564                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10540775                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6468467                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            609                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6311032                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6311032                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26543395                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28959267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          226                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          226                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79365227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97958736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       264892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7850194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             185439049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3386248960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4179512704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11301376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334886528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7911949568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20790609                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241973632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82602814                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.071959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.260682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76707272     92.86%     92.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5847048      7.08%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  48494      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82602814                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       123625762486                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48984920098                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39715562002                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3927528691                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         132552818                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1275414618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 627558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706504                       # Number of bytes of host memory used
host_op_rate                                   629326                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2451.90                       # Real time elapsed on the host
host_tick_rate                               29136200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538706732                       # Number of instructions simulated
sim_ops                                    1543041058                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071439                       # Number of seconds simulated
sim_ticks                                 71438943500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.645526                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               27497689                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27595508                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3303981                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         34133284                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             19766                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37180                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17414                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34265050                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6160                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2029                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3247267                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14221020                       # Number of branches committed
system.cpu0.commit.bw_lim_events               636518                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         127766                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44120870                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51818876                       # Number of instructions committed
system.cpu0.commit.committedOps              51880382                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    127042826                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.408369                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.002806                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     97087522     76.42%     76.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19515862     15.36%     91.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5916965      4.66%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1549930      1.22%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1209407      0.95%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       838534      0.66%     99.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       258258      0.20%     99.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        29830      0.02%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       636518      0.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    127042826                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41919                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51763764                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10954070                       # Number of loads committed
system.cpu0.commit.membars                      92340                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        92763      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35692400     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4347      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10955699     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5131742      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51880382                       # Class of committed instruction
system.cpu0.commit.refs                      16088063                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51818876                       # Number of Instructions Simulated
system.cpu0.committedOps                     51880382                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.736739                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.736739                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             39297701                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                57489                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24470232                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106726939                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12715114                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 77816194                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3248475                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               128901                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1140186                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34265050                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8748003                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    120311527                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                69002                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          415                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120091256                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 268                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          113                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6610414                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.241618                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10600140                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          27517455                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.846818                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         134217670                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.898175                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.772949                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                40490161     30.17%     30.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                72047084     53.68%     83.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17429007     12.99%     96.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3940724      2.94%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   72958      0.05%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   15464      0.01%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  154929      0.12%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   13779      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   53564      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           134217670                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1848                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7597059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3675934                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22225306                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.588415                       # Inst execution rate
system.cpu0.iew.exec_refs                    27728221                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8179771                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               24532490                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19667207                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             75970                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2137588                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10317603                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           95949991                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             19548450                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2365488                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             83445930                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 91274                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3584946                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3248475                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3855581                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5346                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8713137                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5183610                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           275                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1643584                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2032350                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42332728                       # num instructions consuming a value
system.cpu0.iew.wb_count                     78513633                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745609                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31563656                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.553635                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      80053086                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               121808573                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49613975                       # number of integer regfile writes
system.cpu0.ipc                              0.365398                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.365398                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            93767      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57323003     66.80%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5305      0.01%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1385      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                855      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            19775753     23.05%     89.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8610049     10.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            405      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           234      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              85811418                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2215                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4395                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2151                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2243                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     459270                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005352                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 386014     84.05%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    15      0.00%     84.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     84      0.02%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     84.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 45850      9.98%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27248      5.93%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              86174706                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         306597188                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     78511482                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        140017594                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  95721889                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 85811418                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             228102                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44069611                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           301807                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        100336                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24429857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    134217670                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.639345                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.922278                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           74557417     55.55%     55.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           42757707     31.86%     87.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11667811      8.69%     96.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2624557      1.96%     98.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1839277      1.37%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             275147      0.21%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             379861      0.28%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              94735      0.07%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              21158      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      134217670                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.605095                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            90385                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2867                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19667207                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10317603                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3222                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       141814729                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1063167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               29382672                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32488589                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                614580                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16034079                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1744032                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9516                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            153075536                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102180590                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62249377                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 74908217                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                856329                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3248475                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3940670                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29760792                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1866                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       153073670                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6703557                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             74551                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2688945                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         74621                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   222395301                       # The number of ROB reads
system.cpu0.rob.rob_writes                  199177588                       # The number of ROB writes
system.cpu0.timesIdled                          76424                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  985                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.801366                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26326263                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26378660                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2419166                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29774310                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14013                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17378                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3365                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29870605                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          813                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2377370                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14057907                       # Number of branches committed
system.cpu1.commit.bw_lim_events               976526                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         141428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37141614                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50277672                       # Number of instructions committed
system.cpu1.commit.committedOps              50346741                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116288980                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.432945                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.112066                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     89103807     76.62%     76.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17801059     15.31%     91.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4369888      3.76%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1934461      1.66%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       665099      0.57%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1146906      0.99%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       243249      0.21%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        47985      0.04%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       976526      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116288980                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11241                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50226528                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10811348                       # Number of loads committed
system.cpu1.commit.membars                     103774                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103774      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35205223     69.93%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10812921     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4224403      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50346741                       # Class of committed instruction
system.cpu1.commit.refs                      15037324                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50277672                       # Number of Instructions Simulated
system.cpu1.committedOps                     50346741                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.462463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.462463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             37627532                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                42144                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23784038                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              95728223                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11884902                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69292418                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2377907                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                94715                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1044028                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29870605                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10459346                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108834323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                66837                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     106520819                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4839406                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.241268                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10972761                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26340276                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.860379                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122226787                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.874356                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759437                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                38729984     31.69%     31.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63503220     51.96%     83.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17337093     14.18%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2430423      1.99%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   54355      0.04%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8484      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   75569      0.06%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   13470      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   74189      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122226787                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1580104                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2703306                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20790349                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.624872                       # Inst execution rate
system.cpu1.iew.exec_refs                    25040414                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6749342                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               23252883                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18276108                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             68042                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1404461                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8022626                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           87435173                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18291072                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1822252                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77363458                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 95412                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3182970                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2377907                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3431891                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        71528                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              83                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7464760                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3796650                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       969604                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1733702                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40254389                       # num instructions consuming a value
system.cpu1.iew.wb_count                     73347680                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736873                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29662361                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.592436                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      74593771                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112876394                       # number of integer regfile reads
system.cpu1.int_regfile_writes               46997597                       # number of integer regfile writes
system.cpu1.ipc                              0.406098                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.406098                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           104308      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53691186     67.80%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 472      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18485732     23.34%     91.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6903732      8.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              79185710                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     537396                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006787                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 474503     88.30%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 60928     11.34%     99.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1965      0.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              79618798                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         281416683                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     73347680                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124523609                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87211714                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 79185710                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             223459                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37088432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           281080                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         82031                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19368784                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122226787                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.647859                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.959365                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           68444443     56.00%     56.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38131503     31.20%     87.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10522956      8.61%     95.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2114630      1.73%     97.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2152476      1.76%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             252964      0.21%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             485071      0.40%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             102697      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              20047      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122226787                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.639590                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            92472                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            3555                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18276108                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8022626                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    534                       # number of misc regfile reads
system.cpu1.numCycles                       123806891                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18978308                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27429771                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32002326                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                414453                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14330696                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1916532                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7055                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            137289850                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              92105407                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57748144                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67268854                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                355401                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2377907                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3374903                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25745818                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       137289850                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7444656                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             71767                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2287127                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         71861                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   202797923                       # The number of ROB reads
system.cpu1.rob.rob_writes                  180914798                       # The number of ROB writes
system.cpu1.timesIdled                          15689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2065192                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2699                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2091659                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3732949                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3361223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6696758                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38633                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23681                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1646480                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4249047                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1670161                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2967900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924810                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2410816                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1830                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1510                       # Transaction distribution
system.membus.trans_dist::ReadExReq            388641                       # Transaction distribution
system.membus.trans_dist::ReadExResp           388618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2967901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1250                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10053276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10053276                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    274004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               274004992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2807                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3361132                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3361132    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3361132                       # Request fanout histogram
system.membus.respLayer1.occupancy        17353471501                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10967501341                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71438943500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71438943500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 82                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12965951.219512                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   20687463.804139                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           41    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        71000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     86641500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             41                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    70907339500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    531604000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8671754                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8671754                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8671754                       # number of overall hits
system.cpu0.icache.overall_hits::total        8671754                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76247                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76247                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76247                       # number of overall misses
system.cpu0.icache.overall_misses::total        76247                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5665094997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5665094997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5665094997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5665094997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8748001                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8748001                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8748001                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8748001                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008716                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008716                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008716                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008716                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74299.251079                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74299.251079                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74299.251079                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74299.251079                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13626                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              197                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.167513                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70875                       # number of writebacks
system.cpu0.icache.writebacks::total            70875                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5371                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5371                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5371                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5371                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70876                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70876                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70876                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5262127497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5262127497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5262127497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5262127497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008102                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008102                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008102                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008102                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74244.137607                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74244.137607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74244.137607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74244.137607                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70875                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8671754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8671754                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76247                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76247                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5665094997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5665094997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8748001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8748001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74299.251079                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74299.251079                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5371                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5371                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70876                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5262127497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5262127497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008102                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74244.137607                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74244.137607                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8744062                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70907                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           123.317331                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17566877                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17566877                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14845158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14845158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14845158                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14845158                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9454488                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9454488                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9454488                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9454488                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 649972563360                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 649972563360                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 649972563360                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 649972563360                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24299646                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24299646                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24299646                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24299646                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.389079                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.389079                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.389079                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.389079                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68747.515821                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68747.515821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68747.515821                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68747.515821                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3455765                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1689839                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            55494                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          22226                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.272768                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.029830                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1042552                       # number of writebacks
system.cpu0.dcache.writebacks::total          1042552                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8409921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8409921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8409921                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8409921                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1044567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1044567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1044567                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1044567                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  82147378937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  82147378937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  82147378937                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  82147378937                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042987                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042987                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042987                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042987                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78642.517844                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78642.517844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78642.517844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78642.517844                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1042552                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12202792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12202792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6996878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6996878                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 488006231500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 488006231500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19199670                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19199670                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.364427                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.364427                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69746.282771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69746.282771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6208548                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6208548                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788330                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788330                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  60552677500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  60552677500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041060                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041060                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76811.332183                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76811.332183                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2642366                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2642366                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2457610                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2457610                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 161966331860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 161966331860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5099976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5099976                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.481887                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.481887                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65904.000985                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65904.000985                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2201373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2201373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  21594701437                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21594701437                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84276.281087                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84276.281087                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31706                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          669                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          669                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24611000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24611000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.020664                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020664                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36787.742900                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36787.742900                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          591                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          591                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           78                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1623000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1623000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002409                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002409                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 20807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 20807.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31082                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31082                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          902                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          902                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8508000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8508000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        31984                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31984                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028202                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028202                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9432.372506                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9432.372506                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          899                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          899                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7610000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7610000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028108                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028108                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8464.961068                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8464.961068                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1379                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          650                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          650                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8635000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8635000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2029                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2029                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.320355                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.320355                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13284.615385                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13284.615385                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          650                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          650                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      7985000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      7985000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.320355                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.320355                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12284.615385                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12284.615385                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971176                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15956130                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044239                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.280151                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971176                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999099                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49776275                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49776275                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8834                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              267256                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2520                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              263077                       # number of demand (read+write) hits
system.l2.demand_hits::total                   541687                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8834                       # number of overall hits
system.l2.overall_hits::.cpu0.data             267256                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2520                       # number of overall hits
system.l2.overall_hits::.cpu1.data             263077                       # number of overall hits
system.l2.overall_hits::total                  541687                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62041                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            770562                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12387                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            729710                       # number of demand (read+write) misses
system.l2.demand_misses::total                1574700                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62041                       # number of overall misses
system.l2.overall_misses::.cpu0.data           770562                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12387                       # number of overall misses
system.l2.overall_misses::.cpu1.data           729710                       # number of overall misses
system.l2.overall_misses::total               1574700                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5051533500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  77568613000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1049233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  73286311500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     156955691000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5051533500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  77568613000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1049233000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  73286311500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    156955691000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1037818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          992787                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2116387                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1037818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         992787                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2116387                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.875358                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.742483                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.830952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.735012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.744051                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.875358                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.742483                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.830952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.735012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.744051                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81422.502861                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100664.986075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84704.367482                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100432.105220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99673.392392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81422.502861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100664.986075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84704.367482                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100432.105220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99673.392392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1342                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        12                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     111.833333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1328740                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              924811                       # number of writebacks
system.l2.writebacks::total                    924811                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21747                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43450                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21747                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43450                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       749219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       707963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1531250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       749219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       707963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1825458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3356708                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4422405002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  68722625003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    916065004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65250880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 139311975509                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4422405002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  68722625003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    916065004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65250880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 143283051220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 282595026729                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.873101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.721918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.817535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.713107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.723521                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.873101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.721918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.817535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.713107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.586056                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71466.282090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91725.683683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75167.391811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92167.077234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90979.249312                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71466.282090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91725.683683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75167.391811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92167.077234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78491.562786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84188.147056                       # average overall mshr miss latency
system.l2.replacements                        5003333                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934306                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934306                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934306                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154144                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154144                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154144                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154144                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1825458                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1825458                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 143283051220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 143283051220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78491.562786                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78491.562786                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             131                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  163                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           112                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                256                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       659500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       626000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1285500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          275                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              419                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.777778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.523636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.610979                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5888.392857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4347.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5021.484375                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          112                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2252000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2876000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5128000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.777778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.523636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.610979                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20107.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19972.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20031.250000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          160                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              243                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       477000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        58000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       535000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          194                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           90                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.824742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.922222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.855634                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2981.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   698.795181                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2201.646091                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          160                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           83                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          243                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3199500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1635000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4834500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.824742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.922222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.855634                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19996.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19698.795181                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19895.061728                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            40015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            31028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 71043                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         211753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         189677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              401430                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  20668740500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  18450218000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39118958500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       251768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220705                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            472473                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.841064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.859414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.849636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97607.781236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97271.772540                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97449.016018                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9595                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3395                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            12990                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       202158                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       186282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         388440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  17859483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16358186500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34217669500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.802954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.844032                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.822142                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88344.181284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87814.101738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88089.973999                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62041                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5051533500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1049233000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6100766500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          85782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.875358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.830952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.867641                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81422.502861                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84704.367482                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81968.701295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          200                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           360                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12187                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74068                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4422405002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    916065004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5338470006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.873101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.817535                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.863445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71466.282090                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75167.391811                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72075.255252                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       227241                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       232049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       558809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       540033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1098842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  56899872500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  54836093500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111735966000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558132                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.710908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.699450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101823.471884                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101542.115945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101685.197690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11748                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18352                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        30100                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       547061                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       521681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1068742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  50863142003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48892694000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99755836003                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.695962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.675681                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.685912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92975.266018                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93721.438964                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93339.492603                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2027                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2064                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1737                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           83                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1820                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     40491000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       754500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     41245500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3764                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          120                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3884                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.461477                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.691667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.468589                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23310.880829                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  9090.361446                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22662.362637                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          576                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          583                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           76                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1237                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22607487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1458500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     24065987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.308448                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.633333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.318486                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19472.426357                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19190.789474                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19455.122878                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998378                       # Cycle average of tags in use
system.l2.tags.total_refs                     6018238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5006031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.202198                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.124284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.720802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.199598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.209887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.961993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.781813                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.173817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.049994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.715341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38681359                       # Number of tag accesses
system.l2.tags.data_accesses                 38681359                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3960384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      47959296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        779968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45312896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    116804608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          214817152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3960384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       779968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4740352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59187840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59187840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         749364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12187                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         708014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1825072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3356518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       924810                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             924810                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         55437326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        671332660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10917967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        634288440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1635027091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3007003484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     55437326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10917967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66355293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      828509453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            828509453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      828509453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        55437326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       671332660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10917967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       634288440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1635027091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3835512937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    744814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    705878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1825006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000103129750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54822                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54822                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6637033                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             872808                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3356519                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     924810                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3356519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   924810                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6752                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2064                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            200751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            212152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            207151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            202918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            225596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            214501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            214491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            204313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            210074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            205590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           223502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           212425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           207558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           201741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           203706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56512                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98873557072                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16748835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161681688322                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29516.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48266.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2715884                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  837089                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3356519                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               924810                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  638299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  591522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  521483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  480004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  445760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  269529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  147675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   91654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   64896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   43830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  26107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  12410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   6716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  62147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       719527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    380.026901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.056547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.158695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       293070     40.73%     40.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76062     10.57%     51.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54139      7.52%     58.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       103823     14.43%     73.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10719      1.49%     74.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7584      1.05%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6242      0.87%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5158      0.72%     77.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       162730     22.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       719527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54822                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.101164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.965442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.364401                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            767      1.40%      1.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         16406     29.93%     31.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          9648     17.60%     48.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6098     11.12%     60.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          5166      9.42%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          4631      8.45%     77.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         4643      8.47%     86.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         4050      7.39%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         2264      4.13%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          767      1.40%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          200      0.36%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           64      0.12%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           24      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           23      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           15      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           14      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           20      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54822                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.831582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.760018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.648871                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40785     74.40%     74.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1470      2.68%     77.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4031      7.35%     84.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3398      6.20%     90.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2304      4.20%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1429      2.61%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              804      1.47%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              342      0.62%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              140      0.26%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               65      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               32      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54822                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              214385088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  432128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59055424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               214817216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59187840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3000.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       826.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3007.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    828.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71439055500                       # Total gap between requests
system.mem_ctrls.avgGap                      16686.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3960448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     47668096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       779968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     45176192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    116800384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59055424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 55438221.871240295470                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 667256452.357809543610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10917966.612986093387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 632374861.478739500046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1634967963.936924695969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 826655898.123689293861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       749364                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12187                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       708014                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1825072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       924810                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1864516294                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  37746063036                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    410920303                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35970799148                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  85689389541                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1787989103674                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30130.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50370.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33717.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50805.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46951.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1933358.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2530644480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1345061850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11908763160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2420858520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5639322000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30709244760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1572137760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56126032530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        785.650372                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3647333707                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2385500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65406109793                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2606835420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1385543115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12008573220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2395849500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5639322000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29329613910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2733932160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56099669325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        785.281341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6398391463                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2385500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62655052037                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                626                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          314                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    30368326.433121                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54007237.765951                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    320306500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            314                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61903289000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9535654500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10443586                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10443586                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10443586                       # number of overall hits
system.cpu1.icache.overall_hits::total       10443586                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15760                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15760                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15760                       # number of overall misses
system.cpu1.icache.overall_misses::total        15760                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1173968000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1173968000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1173968000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1173968000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10459346                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10459346                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10459346                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10459346                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001507                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001507                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001507                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001507                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74490.355330                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74490.355330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74490.355330                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74490.355330                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          217                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14907                       # number of writebacks
system.cpu1.icache.writebacks::total            14907                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          853                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          853                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          853                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          853                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14907                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14907                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14907                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14907                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1100873000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1100873000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1100873000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1100873000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001425                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001425                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001425                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001425                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73849.399611                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73849.399611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73849.399611                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73849.399611                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14907                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10443586                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10443586                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15760                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15760                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1173968000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1173968000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10459346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10459346                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001507                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001507                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74490.355330                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74490.355330                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          853                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          853                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14907                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14907                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1100873000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1100873000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73849.399611                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73849.399611                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10792040                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14939                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           722.407122                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20933599                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20933599                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12700064                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12700064                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12700064                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12700064                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9340523                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9340523                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9340523                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9340523                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 636484751545                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 636484751545                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 636484751545                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 636484751545                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22040587                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22040587                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22040587                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22040587                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.423787                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.423787                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.423787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.423787                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68142.303332                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68142.303332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68142.303332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68142.303332                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2727076                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2640324                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39307                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          38246                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.378889                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.035298                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992345                       # number of writebacks
system.cpu1.dcache.writebacks::total           992345                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8345683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8345683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8345683                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8345683                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       994840                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       994840                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       994840                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       994840                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77651987959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77651987959                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77651987959                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77651987959                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045137                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045137                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045137                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045137                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 78054.750471                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 78054.750471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 78054.750471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 78054.750471                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992345                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10781346                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10781346                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7070385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7070385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 484173718500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 484173718500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17851731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17851731                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.396062                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.396062                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68479.116554                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68479.116554                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6296802                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6296802                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  58526426500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  58526426500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043334                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043334                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75656.298678                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75656.298678                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1918718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1918718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2270138                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2270138                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 152311033045                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 152311033045                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188856                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.541947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.541947                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67093.292586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67093.292586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2048881                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2048881                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221257                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221257                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19125561459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19125561459                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052820                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86440.480794                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86440.480794                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35231                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35231                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          440                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          440                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     25446000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25446000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012335                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012335                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57831.818182                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57831.818182                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          217                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          217                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          223                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          223                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12872000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12872000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006252                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006252                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 57721.973094                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57721.973094                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34884                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34884                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          658                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          658                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5025500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5025500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35542                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35542                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018513                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018513                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7637.537994                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7637.537994                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          656                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          656                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4372500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4372500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018457                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018457                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6665.396341                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6665.396341                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        47000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        47000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        44000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          909                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            909                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          664                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          664                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      5923500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      5923500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.422123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.422123                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  8920.933735                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  8920.933735                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          663                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          663                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      5259500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      5259500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421488                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421488                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  7932.880845                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  7932.880845                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.718967                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13770005                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           994920                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.840314                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.718967                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991218                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45221637                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45221637                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71438943500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1647995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1859117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186373                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4078522                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3203107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1936                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1551                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3487                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           472997                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          472997                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         85782                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562213                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3884                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       212625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3130668                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6370020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9072000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133143680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1908096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127048448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271172224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8213833                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59482880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10334807                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167955                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.379907                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8622701     83.43%     83.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1688425     16.34%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23681      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10334807                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4245210983                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1564389305                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106408307                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1493707522                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22475270                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
