Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12_Full64; Runtime version J-2014.12_Full64;  Apr 14 18:22 2020
VCD+ Writer J-2014.12_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/class4/ug19/a168476m/ee4415_part2/part1/vcs/inter.vpd' was opened successfully.

Warning-[STASKW_RMIEAFL] Illegal entry
../src/tb_aes.sv, 36
  Illegal entry found at file ../../ref/plain_text.txt line 1004 while 
  executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
../src/tb_aes.sv, 37
  Illegal entry found at file ../../ref/cipher_key.txt line 1004 while 
  executing $readmem.
  Please ensure that the file has proper entries.


Warning-[STASKW_RMIEAFL] Illegal entry
../src/tb_aes.sv, 38
  Illegal entry found at file ../../ref/cipher_text.txt line 1001 while 
  executing $readmem.
  Please ensure that the file has proper entries.

Congratulations, your code passed all the tests for SISO...
$finish called from file "../src/tb_aes.sv", line 137.
$finish at simulation time             40004000
Simulation complete, time is 400040000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 400040000 ps
CPU Time:      0.520 seconds;       Data structure size:   0.1Mb
Tue Apr 14 18:23:04 2020
