{C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/opcode.svh} {1 {vlog -work testController -sv -stats=none {C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/opcode.svh}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}}
