{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 02 11:19:30 2010 " "Info: Processing started: Mon Aug 02 11:19:30 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RabbitFPGA_DRHOLD -c RabbitFPGA_DRHOLD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RabbitFPGA_DRHOLD -c RabbitFPGA_DRHOLD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ten_MHz_ext " "Info: Assuming node \"ten_MHz_ext\" is an undefined clock" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "ten_MHz_ext" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "SCLK_PE_3 " "Info: Assuming node \"SCLK_PE_3\" is an undefined clock" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "SCLK_PE_3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ten_MHz_ext register E\[2\] register DR_CTL~reg0 68.8 MHz 14.534 ns Internal " "Info: Clock \"ten_MHz_ext\" has Internal fmax of 68.8 MHz between source register \"E\[2\]\" and destination register \"DR_CTL~reg0\" (period= 14.534 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.061 ns + Longest register register " "Info: + Longest register to register delay is 7.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns E\[2\] 1 REG LCFF_X33_Y11_N9 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y11_N9; Fanout = 24; REG Node = 'E\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { E[2] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.584 ns) + CELL(0.438 ns) 1.022 ns DR_CTL~11464 2 COMB LCCOMB_X34_Y11_N8 1 " "Info: 2: + IC(0.584 ns) + CELL(0.438 ns) = 1.022 ns; Loc. = LCCOMB_X34_Y11_N8; Fanout = 1; COMB Node = 'DR_CTL~11464'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.022 ns" { E[2] DR_CTL~11464 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.393 ns) 1.850 ns DR_CTL~11465 3 COMB LCCOMB_X33_Y11_N2 1 " "Info: 3: + IC(0.435 ns) + CELL(0.393 ns) = 1.850 ns; Loc. = LCCOMB_X33_Y11_N2; Fanout = 1; COMB Node = 'DR_CTL~11465'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { DR_CTL~11464 DR_CTL~11465 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.739 ns) + CELL(0.150 ns) 2.739 ns DR_CTL~11466 4 COMB LCCOMB_X33_Y12_N24 1 " "Info: 4: + IC(0.739 ns) + CELL(0.150 ns) = 2.739 ns; Loc. = LCCOMB_X33_Y12_N24; Fanout = 1; COMB Node = 'DR_CTL~11466'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.889 ns" { DR_CTL~11465 DR_CTL~11466 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 3.271 ns DR_CTL~11509 5 COMB LCCOMB_X33_Y12_N4 1 " "Info: 5: + IC(0.257 ns) + CELL(0.275 ns) = 3.271 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 1; COMB Node = 'DR_CTL~11509'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { DR_CTL~11466 DR_CTL~11509 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 3.797 ns DR_CTL~11510 6 COMB LCCOMB_X33_Y12_N8 1 " "Info: 6: + IC(0.255 ns) + CELL(0.271 ns) = 3.797 ns; Loc. = LCCOMB_X33_Y12_N8; Fanout = 1; COMB Node = 'DR_CTL~11510'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { DR_CTL~11509 DR_CTL~11510 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 4.326 ns DR_CTL~11472 7 COMB LCCOMB_X33_Y12_N10 1 " "Info: 7: + IC(0.254 ns) + CELL(0.275 ns) = 4.326 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'DR_CTL~11472'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { DR_CTL~11510 DR_CTL~11472 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.724 ns DR_CTL~11474 8 COMB LCCOMB_X33_Y12_N28 1 " "Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 4.724 ns; Loc. = LCCOMB_X33_Y12_N28; Fanout = 1; COMB Node = 'DR_CTL~11474'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { DR_CTL~11472 DR_CTL~11474 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 5.120 ns DR_CTL~11508 9 COMB LCCOMB_X33_Y12_N26 1 " "Info: 9: + IC(0.246 ns) + CELL(0.150 ns) = 5.120 ns; Loc. = LCCOMB_X33_Y12_N26; Fanout = 1; COMB Node = 'DR_CTL~11508'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { DR_CTL~11474 DR_CTL~11508 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 5.517 ns DR_CTL~11476 10 COMB LCCOMB_X33_Y12_N14 1 " "Info: 10: + IC(0.247 ns) + CELL(0.150 ns) = 5.517 ns; Loc. = LCCOMB_X33_Y12_N14; Fanout = 1; COMB Node = 'DR_CTL~11476'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { DR_CTL~11508 DR_CTL~11476 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 6.048 ns DR_CTL~11480 11 COMB LCCOMB_X33_Y12_N20 2 " "Info: 11: + IC(0.256 ns) + CELL(0.275 ns) = 6.048 ns; Loc. = LCCOMB_X33_Y12_N20; Fanout = 2; COMB Node = 'DR_CTL~11480'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { DR_CTL~11476 DR_CTL~11480 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 6.581 ns DR_CTL~11501 12 COMB LCCOMB_X33_Y12_N22 1 " "Info: 12: + IC(0.258 ns) + CELL(0.275 ns) = 6.581 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 1; COMB Node = 'DR_CTL~11501'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { DR_CTL~11480 DR_CTL~11501 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 6.977 ns DR_CTL~11502 13 COMB LCCOMB_X33_Y12_N16 1 " "Info: 13: + IC(0.246 ns) + CELL(0.150 ns) = 6.977 ns; Loc. = LCCOMB_X33_Y12_N16; Fanout = 1; COMB Node = 'DR_CTL~11502'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { DR_CTL~11501 DR_CTL~11502 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.061 ns DR_CTL~reg0 14 REG LCFF_X33_Y12_N17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 7.061 ns; Loc. = LCFF_X33_Y12_N17; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DR_CTL~11502 DR_CTL~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 577 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.036 ns ( 43.00 % ) " "Info: Total cell delay = 3.036 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.025 ns ( 57.00 % ) " "Info: Total interconnect delay = 4.025 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { E[2] DR_CTL~11464 DR_CTL~11465 DR_CTL~11466 DR_CTL~11509 DR_CTL~11510 DR_CTL~11472 DR_CTL~11474 DR_CTL~11508 DR_CTL~11476 DR_CTL~11480 DR_CTL~11501 DR_CTL~11502 DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { E[2] DR_CTL~11464 DR_CTL~11465 DR_CTL~11466 DR_CTL~11509 DR_CTL~11510 DR_CTL~11472 DR_CTL~11474 DR_CTL~11508 DR_CTL~11476 DR_CTL~11480 DR_CTL~11501 DR_CTL~11502 DR_CTL~reg0 } { 0.000ns 0.584ns 0.435ns 0.739ns 0.257ns 0.255ns 0.254ns 0.248ns 0.246ns 0.247ns 0.256ns 0.258ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.613 ns + Shortest register " "Info: + Shortest clock path from clock \"ten_MHz_ext\" to destination register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.613 ns DR_CTL~reg0 3 REG LCFF_X33_Y12_N17 2 " "Info: 3: + IC(0.984 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X33_Y12_N17; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 577 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 58.02 % ) " "Info: Total cell delay = 1.516 ns ( 58.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 41.98 % ) " "Info: Total interconnect delay = 1.097 ns ( 41.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ten_MHz_ext ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.113ns 0.984ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.605 ns - Longest register " "Info: - Longest clock path from clock \"ten_MHz_ext\" to source register is 2.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.537 ns) 2.605 ns E\[2\] 3 REG LCFF_X33_Y11_N9 24 " "Info: 3: + IC(0.976 ns) + CELL(0.537 ns) = 2.605 ns; Loc. = LCFF_X33_Y11_N9; Fanout = 24; REG Node = 'E\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { ten_MHz_ext~clkctrl E[2] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 58.20 % ) " "Info: Total cell delay = 1.516 ns ( 58.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.089 ns ( 41.80 % ) " "Info: Total interconnect delay = 1.089 ns ( 41.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { ten_MHz_ext ten_MHz_ext~clkctrl E[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl E[2] } { 0.000ns 0.000ns 0.113ns 0.976ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ten_MHz_ext ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.113ns 0.984ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { ten_MHz_ext ten_MHz_ext~clkctrl E[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl E[2] } { 0.000ns 0.000ns 0.113ns 0.976ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 577 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 226 -1 0 } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 577 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { E[2] DR_CTL~11464 DR_CTL~11465 DR_CTL~11466 DR_CTL~11509 DR_CTL~11510 DR_CTL~11472 DR_CTL~11474 DR_CTL~11508 DR_CTL~11476 DR_CTL~11480 DR_CTL~11501 DR_CTL~11502 DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { E[2] DR_CTL~11464 DR_CTL~11465 DR_CTL~11466 DR_CTL~11509 DR_CTL~11510 DR_CTL~11472 DR_CTL~11474 DR_CTL~11508 DR_CTL~11476 DR_CTL~11480 DR_CTL~11501 DR_CTL~11502 DR_CTL~reg0 } { 0.000ns 0.584ns 0.435ns 0.739ns 0.257ns 0.255ns 0.254ns 0.248ns 0.246ns 0.247ns 0.256ns 0.258ns 0.246ns 0.000ns } { 0.000ns 0.438ns 0.393ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ten_MHz_ext ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.113ns 0.984ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { ten_MHz_ext ten_MHz_ext~clkctrl E[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.605 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl E[2] } { 0.000ns 0.000ns 0.113ns 0.976ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SCLK_PE_3 register i\[9\] register memory_reg\[2957\] 152.35 MHz 6.564 ns Internal " "Info: Clock \"SCLK_PE_3\" has Internal fmax of 152.35 MHz between source register \"i\[9\]\" and destination register \"memory_reg\[2957\]\" (period= 6.564 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.346 ns + Longest register register " "Info: + Longest register to register delay is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i\[9\] 1 REG LCFF_X37_Y17_N19 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y17_N19; Fanout = 19; REG Node = 'i\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[9] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.406 ns) 1.476 ns Decoder1~12749 2 COMB LCCOMB_X43_Y17_N24 256 " "Info: 2: + IC(1.070 ns) + CELL(0.406 ns) = 1.476 ns; Loc. = LCCOMB_X43_Y17_N24; Fanout = 256; COMB Node = 'Decoder1~12749'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { i[9] Decoder1~12749 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1829 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.532 ns) + CELL(0.389 ns) 4.397 ns memory_reg~440207 3 COMB LCCOMB_X57_Y20_N4 1 " "Info: 3: + IC(2.532 ns) + CELL(0.389 ns) = 4.397 ns; Loc. = LCCOMB_X57_Y20_N4; Fanout = 1; COMB Node = 'memory_reg~440207'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.921 ns" { Decoder1~12749 memory_reg~440207 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.150 ns) 6.262 ns memory_reg~440208 4 COMB LCCOMB_X38_Y24_N30 1 " "Info: 4: + IC(1.715 ns) + CELL(0.150 ns) = 6.262 ns; Loc. = LCCOMB_X38_Y24_N30; Fanout = 1; COMB Node = 'memory_reg~440208'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { memory_reg~440207 memory_reg~440208 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.346 ns memory_reg\[2957\] 5 REG LCFF_X38_Y24_N31 4 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 6.346 ns; Loc. = LCFF_X38_Y24_N31; Fanout = 4; REG Node = 'memory_reg\[2957\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~440208 memory_reg[2957] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.029 ns ( 16.21 % ) " "Info: Total cell delay = 1.029 ns ( 16.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.317 ns ( 83.79 % ) " "Info: Total interconnect delay = 5.317 ns ( 83.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { i[9] Decoder1~12749 memory_reg~440207 memory_reg~440208 memory_reg[2957] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { i[9] Decoder1~12749 memory_reg~440207 memory_reg~440208 memory_reg[2957] } { 0.000ns 1.070ns 2.532ns 1.715ns 0.000ns } { 0.000ns 0.406ns 0.389ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.782 ns + Shortest register " "Info: + Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.537 ns) 3.782 ns memory_reg\[2957\] 2 REG LCFF_X38_Y24_N31 4 " "Info: 2: + IC(2.423 ns) + CELL(0.537 ns) = 3.782 ns; Loc. = LCFF_X38_Y24_N31; Fanout = 4; REG Node = 'memory_reg\[2957\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.960 ns" { SCLK_PE_3 memory_reg[2957] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.93 % ) " "Info: Total cell delay = 1.359 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.423 ns ( 64.07 % ) " "Info: Total interconnect delay = 2.423 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SCLK_PE_3 memory_reg[2957] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2957] } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 source 3.786 ns - Longest register " "Info: - Longest clock path from clock \"SCLK_PE_3\" to source register is 3.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.427 ns) + CELL(0.537 ns) 3.786 ns i\[9\] 2 REG LCFF_X37_Y17_N19 19 " "Info: 2: + IC(2.427 ns) + CELL(0.537 ns) = 3.786 ns; Loc. = LCFF_X37_Y17_N19; Fanout = 19; REG Node = 'i\[9\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { SCLK_PE_3 i[9] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 35.90 % ) " "Info: Total cell delay = 1.359 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 64.10 % ) " "Info: Total interconnect delay = 2.427 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { SCLK_PE_3 i[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.786 ns" { SCLK_PE_3 SCLK_PE_3~combout i[9] } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SCLK_PE_3 memory_reg[2957] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2957] } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { SCLK_PE_3 i[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.786 ns" { SCLK_PE_3 SCLK_PE_3~combout i[9] } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { i[9] Decoder1~12749 memory_reg~440207 memory_reg~440208 memory_reg[2957] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { i[9] Decoder1~12749 memory_reg~440207 memory_reg~440208 memory_reg[2957] } { 0.000ns 1.070ns 2.532ns 1.715ns 0.000ns } { 0.000ns 0.406ns 0.389ns 0.150ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.782 ns" { SCLK_PE_3 memory_reg[2957] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.782 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[2957] } { 0.000ns 0.000ns 2.423ns } { 0.000ns 0.822ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.786 ns" { SCLK_PE_3 i[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.786 ns" { SCLK_PE_3 SCLK_PE_3~combout i[9] } { 0.000ns 0.000ns 2.427ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "memory_reg\[3308\] SDIO_PE_5 SCLK_PE_3 6.489 ns register " "Info: tsu for register \"memory_reg\[3308\]\" (data pin = \"SDIO_PE_5\", clock pin = \"SCLK_PE_3\") is 6.489 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.183 ns + Longest pin register " "Info: + Longest pin to register delay is 10.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SDIO_PE_5 1 PIN PIN_N24 3680 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3680; PIN Node = 'SDIO_PE_5'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDIO_PE_5 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.837 ns) + CELL(0.420 ns) 10.099 ns memory_reg~445730 2 COMB LCCOMB_X23_Y18_N18 1 " "Info: 2: + IC(8.837 ns) + CELL(0.420 ns) = 10.099 ns; Loc. = LCCOMB_X23_Y18_N18; Fanout = 1; COMB Node = 'memory_reg~445730'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { SDIO_PE_5 memory_reg~445730 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.183 ns memory_reg\[3308\] 3 REG LCFF_X23_Y18_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 10.183 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 2; REG Node = 'memory_reg\[3308\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { memory_reg~445730 memory_reg[3308] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.346 ns ( 13.22 % ) " "Info: Total cell delay = 1.346 ns ( 13.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.837 ns ( 86.78 % ) " "Info: Total interconnect delay = 8.837 ns ( 86.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.183 ns" { SDIO_PE_5 memory_reg~445730 memory_reg[3308] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.183 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~445730 memory_reg[3308] } { 0.000ns 0.000ns 8.837ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SCLK_PE_3 destination 3.658 ns - Shortest register " "Info: - Shortest clock path from clock \"SCLK_PE_3\" to destination register is 3.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SCLK_PE_3 1 CLK PIN_R20 3712 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_R20; Fanout = 3712; CLK Node = 'SCLK_PE_3'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SCLK_PE_3 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.299 ns) + CELL(0.537 ns) 3.658 ns memory_reg\[3308\] 2 REG LCFF_X23_Y18_N19 2 " "Info: 2: + IC(2.299 ns) + CELL(0.537 ns) = 3.658 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 2; REG Node = 'memory_reg\[3308\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { SCLK_PE_3 memory_reg[3308] } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 1814 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 37.15 % ) " "Info: Total cell delay = 1.359 ns ( 37.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 62.85 % ) " "Info: Total interconnect delay = 2.299 ns ( 62.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.658 ns" { SCLK_PE_3 memory_reg[3308] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.658 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3308] } { 0.000ns 0.000ns 2.299ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.183 ns" { SDIO_PE_5 memory_reg~445730 memory_reg[3308] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.183 ns" { SDIO_PE_5 SDIO_PE_5~combout memory_reg~445730 memory_reg[3308] } { 0.000ns 0.000ns 8.837ns 0.000ns } { 0.000ns 0.842ns 0.420ns 0.084ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.658 ns" { SCLK_PE_3 memory_reg[3308] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.658 ns" { SCLK_PE_3 SCLK_PE_3~combout memory_reg[3308] } { 0.000ns 0.000ns 2.299ns } { 0.000ns 0.822ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "ten_MHz_ext DR_CTL DR_CTL~reg0 9.687 ns register " "Info: tco from clock \"ten_MHz_ext\" to destination pin \"DR_CTL\" through register \"DR_CTL~reg0\" is 9.687 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext source 2.613 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to source register is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.613 ns DR_CTL~reg0 3 REG LCFF_X33_Y12_N17 2 " "Info: 3: + IC(0.984 ns) + CELL(0.537 ns) = 2.613 ns; Loc. = LCFF_X33_Y12_N17; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 577 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 58.02 % ) " "Info: Total cell delay = 1.516 ns ( 58.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 41.98 % ) " "Info: Total interconnect delay = 1.097 ns ( 41.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ten_MHz_ext ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.113ns 0.984ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 577 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.824 ns + Longest register pin " "Info: + Longest register to pin delay is 6.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DR_CTL~reg0 1 REG LCFF_X33_Y12_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y12_N17; Fanout = 2; REG Node = 'DR_CTL~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { DR_CTL~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 577 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.192 ns) + CELL(2.632 ns) 6.824 ns DR_CTL 2 PIN PIN_K19 0 " "Info: 2: + IC(4.192 ns) + CELL(2.632 ns) = 6.824 ns; Loc. = PIN_K19; Fanout = 0; PIN Node = 'DR_CTL'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 38.57 % ) " "Info: Total cell delay = 2.632 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.192 ns ( 61.43 % ) " "Info: Total interconnect delay = 4.192 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { DR_CTL~reg0 DR_CTL } { 0.000ns 4.192ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { ten_MHz_ext ten_MHz_ext~clkctrl DR_CTL~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl DR_CTL~reg0 } { 0.000ns 0.000ns 0.113ns 0.984ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.824 ns" { DR_CTL~reg0 DR_CTL } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.824 ns" { DR_CTL~reg0 DR_CTL } { 0.000ns 4.192ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "hold_flag~reg0 key_2_hold ten_MHz_ext -0.591 ns register " "Info: th for register \"hold_flag~reg0\" (data pin = \"key_2_hold\", clock pin = \"ten_MHz_ext\") is -0.591 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ten_MHz_ext destination 2.640 ns + Longest register " "Info: + Longest clock path from clock \"ten_MHz_ext\" to destination register is 2.640 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns ten_MHz_ext 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'ten_MHz_ext'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ten_MHz_ext } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns ten_MHz_ext~clkctrl 2 COMB CLKCTRL_G11 184 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 184; COMB Node = 'ten_MHz_ext~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { ten_MHz_ext ten_MHz_ext~clkctrl } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.640 ns hold_flag~reg0 3 REG LCFF_X22_Y24_N21 36 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X22_Y24_N21; Fanout = 36; REG Node = 'hold_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { ten_MHz_ext~clkctrl hold_flag~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 146 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.42 % ) " "Info: Total cell delay = 1.516 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { ten_MHz_ext ten_MHz_ext~clkctrl hold_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl hold_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 146 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.497 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns key_2_hold 1 PIN PIN_AF14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 1; PIN Node = 'key_2_hold'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_2_hold } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(0.419 ns) 3.413 ns hold_flag~45 2 COMB LCCOMB_X22_Y24_N20 1 " "Info: 2: + IC(1.995 ns) + CELL(0.419 ns) = 3.413 ns; Loc. = LCCOMB_X22_Y24_N20; Fanout = 1; COMB Node = 'hold_flag~45'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { key_2_hold hold_flag~45 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.497 ns hold_flag~reg0 3 REG LCFF_X22_Y24_N21 36 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.497 ns; Loc. = LCFF_X22_Y24_N21; Fanout = 36; REG Node = 'hold_flag~reg0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { hold_flag~45 hold_flag~reg0 } "NODE_NAME" } } { "RabbitFPGA_DRHOLD.v" "" { Text "C:/altera/71/quartus/RabbitFPGA_DRHOLD/RabbitFPGA_DRHOLD.v" 146 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.502 ns ( 42.95 % ) " "Info: Total cell delay = 1.502 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 57.05 % ) " "Info: Total interconnect delay = 1.995 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.497 ns" { key_2_hold hold_flag~45 hold_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.497 ns" { key_2_hold key_2_hold~combout hold_flag~45 hold_flag~reg0 } { 0.000ns 0.000ns 1.995ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { ten_MHz_ext ten_MHz_ext~clkctrl hold_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.640 ns" { ten_MHz_ext ten_MHz_ext~combout ten_MHz_ext~clkctrl hold_flag~reg0 } { 0.000ns 0.000ns 0.113ns 1.011ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.497 ns" { key_2_hold hold_flag~45 hold_flag~reg0 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.497 ns" { key_2_hold key_2_hold~combout hold_flag~45 hold_flag~reg0 } { 0.000ns 0.000ns 1.995ns 0.000ns } { 0.000ns 0.999ns 0.419ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Allocated 188 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 02 11:19:39 2010 " "Info: Processing ended: Mon Aug 02 11:19:39 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
