<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="469" />
   <clocksource preferredWidth="467" />
   <frequency preferredWidth="458" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/Peripherals/Microcontroller Peripherals,Library,Library/Peripherals" />
 <window width="1708" height="910" x="-235" y="124" />
 <hdlexample language="VERILOG" />
</preferences>
