0.7
2020.1
May 27 2020
19:59:15
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/mips_proj/mips_proj.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/mips_proj/mips_proj.srcs/sim_1/new/mips_core_tb.v,1692533794,verilog,,,,clock;testbench,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/mips_proj/mips_proj.srcs/sources_1/new/mips_mem.v,1692378668,verilog,,/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/mips_proj/mips_proj.srcs/sim_1/new/mips_core_tb.v,,mips_mem,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_alu.vhd,1692524963,vhdl2008,,,,mips_alu,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_aluctrl.vhd,1692532684,vhdl2008,,,,mips_aluctrl,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_core.vhd,1692534397,vhdl2008,,,,mips_core,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd,1692534245,vhdl2008,,,,mips_ctrl,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_defines.vhd,1692524345,vhdl2008,/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_ctrl.vhd,,,mips_defines,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_mem.vhd,1692524982,vhdl2008,,,,datamemory,,,,,,,,
/home/chanon/comArchProj/MIPS-single-cycle-RTL-design/src/mips_register.vhd,1692533457,vhdl2008,,,,mips_reg,,,,,,,,
