Simulator report for lab5
Tue Dec 05 04:37:47 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 146 nodes    ;
; Simulation Coverage         ;      88.36 % ;
; Total Number of Transitions ; 1753         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                                                  ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                                               ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                                     ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                                      ;               ;
; Vector input source                                                                        ; E:/OneDrive - McGill University/Undergrad/2017 Fall/ECSE 323/Labs/DSD-Labs-and-Project/Lab5/decision_maker_schematic.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                                       ; On            ;
; Check outputs                                                                              ; Off                                                                                                                      ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                                      ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                                               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                                      ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                                     ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      88.36 % ;
; Total nodes checked                                 ; 146          ;
; Total output ports checked                          ; 146          ;
; Total output ports with complete 1/0-value coverage ; 129          ;
; Total output ports with no 1/0-value coverage       ; 13           ;
; Total output ports with no 1-value coverage         ; 17           ;
; Total output ports with no 0-value coverage         ; 13           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; |g27_decision_maker_FSM_schematic|ENDGAME_OUT                                         ; |g27_decision_maker_FSM_schematic|ENDGAME_OUT                                         ; pin_out          ;
; |g27_decision_maker_FSM_schematic|RESET                                               ; |g27_decision_maker_FSM_schematic|RESET                                               ; out              ;
; |g27_decision_maker_FSM_schematic|CLK                                                 ; |g27_decision_maker_FSM_schematic|CLK                                                 ; out              ;
; |g27_decision_maker_FSM_schematic|EN_DECISION                                         ; |g27_decision_maker_FSM_schematic|EN_DECISION                                         ; out              ;
; |g27_decision_maker_FSM_schematic|COMPUTER_LP                                         ; |g27_decision_maker_FSM_schematic|COMPUTER_LP                                         ; out              ;
; |g27_decision_maker_FSM_schematic|PLAYER_LP                                           ; |g27_decision_maker_FSM_schematic|PLAYER_LP                                           ; out              ;
; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[4]                                    ; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[4]                                    ; out              ;
; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[2]                                    ; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[2]                                    ; out              ;
; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[1]                                    ; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[1]                                    ; out              ;
; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[0]                                    ; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[0]                                    ; out              ;
; |g27_decision_maker_FSM_schematic|PLAYER_H[4]                                         ; |g27_decision_maker_FSM_schematic|PLAYER_H[4]                                         ; out              ;
; |g27_decision_maker_FSM_schematic|PLAYER_H[3]                                         ; |g27_decision_maker_FSM_schematic|PLAYER_H[3]                                         ; out              ;
; |g27_decision_maker_FSM_schematic|PLAYER_H[2]                                         ; |g27_decision_maker_FSM_schematic|PLAYER_H[2]                                         ; out              ;
; |g27_decision_maker_FSM_schematic|PLAYER_H[1]                                         ; |g27_decision_maker_FSM_schematic|PLAYER_H[1]                                         ; out              ;
; |g27_decision_maker_FSM_schematic|PLAYER_H[0]                                         ; |g27_decision_maker_FSM_schematic|PLAYER_H[0]                                         ; out              ;
; |g27_decision_maker_FSM_schematic|COMPUTER_W[1]                                       ; |g27_decision_maker_FSM_schematic|COMPUTER_W[1]                                       ; pin_out          ;
; |g27_decision_maker_FSM_schematic|COMPUTER_W[0]                                       ; |g27_decision_maker_FSM_schematic|COMPUTER_W[0]                                       ; pin_out          ;
; |g27_decision_maker_FSM_schematic|PLAYER_W[1]                                         ; |g27_decision_maker_FSM_schematic|PLAYER_W[1]                                         ; pin_out          ;
; |g27_decision_maker_FSM_schematic|PLAYER_W[0]                                         ; |g27_decision_maker_FSM_schematic|PLAYER_W[0]                                         ; pin_out          ;
; |g27_decision_maker_FSM_schematic|lpm_dff:inst3|dffs[1]                               ; |g27_decision_maker_FSM_schematic|lpm_dff:inst3|dffs[1]                               ; regout           ;
; |g27_decision_maker_FSM_schematic|lpm_dff:inst3|dffs[0]                               ; |g27_decision_maker_FSM_schematic|lpm_dff:inst3|dffs[0]                               ; regout           ;
; |g27_decision_maker_FSM_schematic|lpm_dff:inst4|dffs[1]                               ; |g27_decision_maker_FSM_schematic|lpm_dff:inst4|dffs[1]                               ; regout           ;
; |g27_decision_maker_FSM_schematic|lpm_dff:inst4|dffs[0]                               ; |g27_decision_maker_FSM_schematic|lpm_dff:inst4|dffs[0]                               ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~0                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~0                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~2                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~2                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~3                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~3                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[1]   ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[1]   ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[0]   ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[0]   ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0                 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~5                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~5                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~6                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~6                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[4] ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[4] ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s0                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s0                ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s1                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s1                ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s2                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s2                ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s3                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s3                ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|output_process~0        ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|output_process~0        ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|output_process~1        ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|output_process~1        ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|c_wins~0                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|c_wins~0                ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|c_wins~1                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|c_wins~1                ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~0                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~0                ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~1                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~1                ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~2                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~2                ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~3                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~3                ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|output_process~2        ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|output_process~2        ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr1                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr1                 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~4                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|p_wins~4                ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|c_wins~2                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|c_wins~2                ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[2] ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[2] ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[1] ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[1] ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|score_update~0          ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|score_update~0          ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[0] ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[0] ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[3]   ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[3]   ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[4]   ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[4]   ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|end_game_out            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|end_game_out            ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s5                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s5                ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[2]   ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|player_hand_buffer[2]   ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~9                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~9                 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~10                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~10                ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s2~0              ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s2~0              ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~0               ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~0               ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s3~0              ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s3~0              ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~1               ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~1               ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~14                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~14                ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~18                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~18                ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~4             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~4             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~5             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector0~5             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector1~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector1~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector1~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector1~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector5~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan0~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan0~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan1~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan1~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan2~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan2~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan3~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan3~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~4             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~4             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~5             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~5             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~6             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~6             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~7             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~7             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~8             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~8             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~9             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~9             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~10            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~10            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~12            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~12            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~13            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~13            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~14            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~14            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~15            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~15            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~16            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~16            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~17            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~17            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~18            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~18            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~6             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~6             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~7             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~7             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~8             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~8             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~9             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~9             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~10            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~10            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~11            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~11            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~12            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~12            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~13            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~13            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~14            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~14            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~15            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~15            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~16            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~16            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan6~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan6~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan7~0             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan7~0             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Add0~0                  ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Add0~0                  ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Add1~0                  ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Add1~0                  ; out0             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; Node Name                                                                             ; Output Port Name                                                                      ; Output Port Type ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+
; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[3]                                    ; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[3]                                    ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~1                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~1                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~4                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~4                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~7                 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~7                 ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4                ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4                ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[3] ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|computer_hand_buffer[3] ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4~0              ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4~0              ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~2               ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~2               ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~2             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~2             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~1             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~1             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~3             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~3             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~4             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~4             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~11            ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan4~11            ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~4             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~4             ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~5             ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|LessThan5~5             ; out0             ;
+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; Node Name                                                                 ; Output Port Name                                                          ; Output Port Type ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+
; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[3]                        ; |g27_decision_maker_FSM_schematic|COMPUTER_HAND[3]                        ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~1     ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~1     ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~4     ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~4     ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~7     ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state~7     ; out              ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4    ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4    ; regout           ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4~0  ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|state.s4~0  ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~2   ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|WideOr0~2   ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~2 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector2~2 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~2 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector3~2 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~3 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector4~3 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~1 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~1 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~3 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~3 ; out0             ;
; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~4 ; |g27_decision_maker_FSM_schematic|g27_decision_maker_FSM:inst|Selector6~4 ; out0             ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 05 04:37:47 2017
Info: Command: quartus_sim --simulation_results_format=VWF lab5 -c lab5
Warning (125092): Tcl Script File lpm_counter_player.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lpm_counter_player.qip
Info (324025): Using vector source file "E:/OneDrive - McGill University/Undergrad/2017 Fall/ECSE 323/Labs/DSD-Labs-and-Project/Lab5/decision_maker_schematic.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning (324036): Found clock-sensitive change during active clock edge at time 250.0 ns on register "|g27_decision_maker_FSM_schematic|lpm_dff:inst3|dffs[0]"
Warning (324036): Found clock-sensitive change during active clock edge at time 250.0 ns on register "|g27_decision_maker_FSM_schematic|lpm_dff:inst4|dffs[1]"
Warning (324036): Found clock-sensitive change during active clock edge at time 670.0 ns on register "|g27_decision_maker_FSM_schematic|lpm_dff:inst4|dffs[0]"
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      88.36 %
Info (328052): Number of transitions in simulation is 1753
Info (324045): Vector file lab5.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 358 megabytes
    Info: Processing ended: Tue Dec 05 04:37:47 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


