EESchema-LIBRARY Version 2.3
DEF ﻿R9A07G043F00 U 0 20 Y Y 7 L N
F0 "U" 200 250 50 H V L CNN
F1 "﻿R9A07G043F00" 200 150 50 H V L CNN
F2 "" 200 50 50 H I L CNN
F3 "" 200 -150 50 H I L CNN
DRAW
X ADC_AVDD18 W12 0 0 200 R 50 50 1 1 W 
X DDR_VDDQ[5] G16 0 -100 200 R 50 50 1 1 W 
X DDR_VDDQ[5] J16 0 -100 200 R 50 50 1 1 P N
X DDR_VDDQ[5] L16 0 -100 200 R 50 50 1 1 P N
X DDR_VDDQ[5] N16 0 -100 200 R 50 50 1 1 P N
X DDR_VDDQ[5] R16 0 -100 200 R 50 50 1 1 P N
X OTP_VDD18 F10 0 -200 200 R 50 50 1 1 W 
X PLL1_AVDD18 J6 0 -300 200 R 50 50 1 1 W 
X PLL4_AVDD18 L14 0 -400 200 R 50 50 1 1 W 
X PLL6_AVDD18 T11 0 -500 200 R 50 50 1 1 W 
X PLL23_AVDD18 N6 0 -600 200 R 50 50 1 1 W 
X PLL23_DVDD11 N8 0 -700 200 R 50 50 1 1 W 
X PVDD182533_0 K3 0 -800 200 R 50 50 1 1 W 
X PVDD[7] F6 0 -900 200 R 50 50 1 1 W 
X PVDD[7] F12 0 -900 200 R 50 50 1 1 P N
X PVDD[7] F14 0 -900 200 R 50 50 1 1 P N
X PVDD[7] T13 0 -900 200 R 50 50 1 1 P N
X PVDD[7] T15 0 -900 200 R 50 50 1 1 P N
X PVDD[7] W4 0 -900 200 R 50 50 1 1 P N
X PVDD[7] W10 0 -900 200 R 50 50 1 1 P N
X SD0_PVDD E3 0 -1000 200 R 50 50 1 1 W 
X SD1_PVDD H3 0 -1100 200 R 50 50 1 1 W 
X SPI_PVDD F8 0 -1200 200 R 50 50 1 1 W 
X USB_RREF Y9 0 -1300 200 R 50 50 1 1 W 
X USB_VDD18[3] T6 0 -1400 200 R 50 50 1 1 W 
X USB_VDD18[3] T7 0 -1400 200 R 50 50 1 1 P N
X USB_VDD18[3] W6 0 -1400 200 R 50 50 1 1 P N
X USB_VDD33[2] T8 0 -1500 200 R 50 50 1 1 W 
X USB_VDD33[2] T9 0 -1500 200 R 50 50 1 1 P N
X VDD18[2] M6 0 -1600 200 R 50 50 1 1 W 
X VDD18[2] W8 0 -1600 200 R 50 50 1 1 P N
X VDD[12] J10 0 -1700 200 R 50 50 1 1 W 
X VDD[12] J14 0 -1700 200 R 50 50 1 1 P N
X VDD[12] K9 0 -1700 200 R 50 50 1 1 P N
X VDD[12] K11 0 -1700 200 R 50 50 1 1 P N
X VDD[12] K13 0 -1700 200 R 50 50 1 1 P N
X VDD[12] L10 0 -1700 200 R 50 50 1 1 P N
X VDD[12] L12 0 -1700 200 R 50 50 1 1 P N
X VDD[12] M9 0 -1700 200 R 50 50 1 1 P N
X VDD[12] M11 0 -1700 200 R 50 50 1 1 P N
X VDD[12] M13 0 -1700 200 R 50 50 1 1 P N
X VDD[12] N10 0 -1700 200 R 50 50 1 1 P N
X VDD[12] N12 0 -1700 200 R 50 50 1 1 P N
X VSS[75] AA15 0 -1800 200 R 50 50 1 1 W 
X VSS[75] Y16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] A1 0 -1800 200 R 50 50 1 1 P N
X VSS[75] A7 0 -1800 200 R 50 50 1 1 P N
X VSS[75] A13 0 -1800 200 R 50 50 1 1 P N
X VSS[75] A17 0 -1800 200 R 50 50 1 1 P N
X VSS[75] A21 0 -1800 200 R 50 50 1 1 P N
X VSS[75] B20 0 -1800 200 R 50 50 1 1 P N
X VSS[75] C3 0 -1800 200 R 50 50 1 1 P N
X VSS[75] C18 0 -1800 200 R 50 50 1 1 P N
X VSS[75] C19 0 -1800 200 R 50 50 1 1 P N
X VSS[75] D1 0 -1800 200 R 50 50 1 1 P N
X VSS[75] E20 0 -1800 200 R 50 50 1 1 P N
X VSS[75] F7 0 -1800 200 R 50 50 1 1 P N
X VSS[75] F9 0 -1800 200 R 50 50 1 1 P N
X VSS[75] F11 0 -1800 200 R 50 50 1 1 P N
X VSS[75] F13 0 -1800 200 R 50 50 1 1 P N
X VSS[75] F15 0 -1800 200 R 50 50 1 1 P N
X VSS[75] F16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] G3 0 -1800 200 R 50 50 1 1 P N
X VSS[75] G6 0 -1800 200 R 50 50 1 1 P N
X VSS[75] H6 0 -1800 200 R 50 50 1 1 P N
X VSS[75] H9 0 -1800 200 R 50 50 1 1 P N
X VSS[75] H11 0 -1800 200 R 50 50 1 1 P N
X VSS[75] H13 0 -1800 200 R 50 50 1 1 P N
X VSS[75] H16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] H19 0 -1800 200 R 50 50 1 1 P N
X VSS[75] H21 0 -1800 200 R 50 50 1 1 P N
X VSS[75] J8 0 -1800 200 R 50 50 1 1 P N
X VSS[75] J12 0 -1800 200 R 50 50 1 1 P N
X VSS[75] J19 0 -1800 200 R 50 50 1 1 P N
X VSS[75] K6 0 -1800 200 R 50 50 1 1 P N
X VSS[75] K16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] L3 0 -1800 200 R 50 50 1 1 P N
X VSS[75] L6 0 -1800 200 R 50 50 1 1 P N
X VSS[75] L8 0 -1800 200 R 50 50 1 1 P N
X VSS[75] L21 0 -1800 200 R 50 50 1 1 P N
X VSS[75] M16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] N3 0 -1800 200 R 50 50 1 1 P N
X VSS[75] N14 0 -1800 200 R 50 50 1 1 P N
X VSS[75] N19 0 -1800 200 R 50 50 1 1 P N
X VSS[75] P6 0 -1800 200 R 50 50 1 1 P N
X VSS[75] P9 0 -1800 200 R 50 50 1 1 P N
X VSS[75] P11 0 -1800 200 R 50 50 1 1 P N
X VSS[75] P13 0 -1800 200 R 50 50 1 1 P N
X VSS[75] P16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] P19 0 -1800 200 R 50 50 1 1 P N
X VSS[75] R6 0 -1800 200 R 50 50 1 1 P N
X VSS[75] R20 0 -1800 200 R 50 50 1 1 P N
X VSS[75] T10 0 -1800 200 R 50 50 1 1 P N
X VSS[75] T12 0 -1800 200 R 50 50 1 1 P N
X VSS[75] T14 0 -1800 200 R 50 50 1 1 P N
X VSS[75] T16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] U2 0 -1800 200 R 50 50 1 1 P N
X VSS[75] U3 0 -1800 200 R 50 50 1 1 P N
X VSS[75] U19 0 -1800 200 R 50 50 1 1 P N
X VSS[75] U21 0 -1800 200 R 50 50 1 1 P N
X VSS[75] V3 0 -1800 200 R 50 50 1 1 P N
X VSS[75] W20 0 -1800 200 R 50 50 1 1 P N
X VSS[75] Y4 0 -1800 200 R 50 50 1 1 P N
X VSS[75] Y6 0 -1800 200 R 50 50 1 1 P N
X VSS[75] Y8 0 -1800 200 R 50 50 1 1 P N
X VSS[75] Y12 0 -1800 200 R 50 50 1 1 P N
X VSS[75] Y17 0 -1800 200 R 50 50 1 1 P N
X VSS[75] Y19 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA1 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA4 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA5 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA8 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA9 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA10 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA12 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA16 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA17 0 -1800 200 R 50 50 1 1 P N
X VSS[75] AA21 0 -1800 200 R 50 50 1 1 P N
S 200 100 900 -1900 1 1 10 f
X P0_0/MTIOC2A/SD0_CD/SCI0_TXD/RIIC3_SDA/IRQ2 A4 0 0 200 R 50 50 2 1 B 
X P0_1/MTIOC2B/SD0_WP/SCI0_RXD/RIIC3_SCL/IRQ3 A5 0 -100 200 R 50 50 2 1 B 
X P0_2/RIIC2_SDA/SD1_CD/USB1_VBUSEN/MTIOC1A/IRQ4/IRQ0 B4 0 -200 200 R 50 50 2 1 B 
X P0_3/RIIC2_SCL/SD1_WP/USB1_OVRCUR/MTIOC1B/IRQ1 B5 0 -300 200 R 50 50 2 1 B 
X P1_0/MTIOC1A/ET0_TXC/TX_CLK/RSPI0_CK/SCIF2_TXD/CAN_CLK L1 0 -400 200 R 50 50 2 1 B 
X P1_1/MTIOC1B/ET0_TX_CTL/TX_EN/RSPI0_MOSI/SCIF2_RXD/CAN0_TX K2 0 -500 200 R 50 50 2 1 B 
X P1_2/MTIC5U/ET0_TXD0/RSPI0_MISO/SCIF2_SCK/CAN0_RX K1 0 -600 200 R 50 50 2 1 B 
X P1_3/MTIC5V/ET0_TXD1/RSPI0_SSL/SCIF2_CTS#/CAN0_TX_DATARATE_EN J1 0 -700 200 R 50 50 2 1 B 
X P1_4/MTIC5W/ET0_TXD2/SCIF2_RTS#/CAN0_RX_DATARATE_EN H1 0 -800 200 R 50 50 2 1 B 
X P2_0/MTCLKA/ET0_TXD3/SSI0_BCK/CAN1_TX H2 0 -900 200 R 50 50 2 1 B 
X P2_1/MTCLKB/ET0_TX_ERR/SSI0_RCK/SCI0_SCK/CAN1_RX/RSPI0_CK J2 0 -1000 200 R 50 50 2 1 B 
X P2_2/MTCLKC/ET0_TX_COL/SSI0_TXD/SCI0_TXD/CAN1_TX_DATARATE_EN/RSPI0_MOSI M3 0 -1100 200 R 50 50 2 1 B 
X P2_3/MTCLKD/ET0_TX_CRS/SSI0_RXD/SCI0_RXD/CAN1_RX_DATARATE_EN/RSPI0_MISO J3 0 -1200 200 R 50 50 2 1 B 
X P3_0/MTIOC0A/ET0_RXC/RX_CLK/SSI1_BCK/POE0# M1 0 -1300 200 R 50 50 2 1 B 
X P3_1/MTIOC0B/ET0_RX_CTL/RX_DV/SSI1_RCK/POE4# M2 0 -1400 200 R 50 50 2 1 B 
X P3_2/MTIOC0C/ET0_RXD0/SSI1_TXD/POE8# N2 0 -1500 200 R 50 50 2 1 B 
X P3_3/MTIOC0D/ET0_RXD1/SSI1_RXD/POE10# P1 0 -1600 200 R 50 50 2 1 B 
S 200 100 3800 -1700 2 1 10 f
X P4_0/MTIOC2A/ET0_RXD2/RSPI1_CK/USB1_VBUSEN/MTIOC8A P3 0 0 200 R 50 50 3 1 B 
X P4_1/MTIOC2B/ET0_RXD3/RSPI1_MOSI/USB1_OVRCUR/MTIOC8B P2 0 -100 200 R 50 50 3 1 B 
X P4_2/MTIOC3A/ET0_RX_ERR/RSPI1_MISO/CAN_CLK/MTIOC8C L2 0 -200 200 R 50 50 3 1 B 
X P4_3/MTIOC3B/ET0_MDC/RSPI1_SSL/CAN0_TX/MTIOC8D R2 0 -300 200 R 50 50 3 1 B 
X P4_4/MTIOC3C/ET0_MDIO/CAN0_RX R1 0 -400 200 R 50 50 3 1 B 
X P4_5/MTIOC3D/ET0_LINKSTA/CAN0_TX_DATARATE_EN N1 0 -500 200 R 50 50 3 1 B 
X P5_0/USB0_VBUSEN/SCIF2_TXD/CAN0_RX_DATARATE_EN/MTIOC7A AA3 0 -600 200 R 50 50 3 1 B 
X P5_1/ADC_TRG/SCIF2_RXD/SCI0_CTS#/RTS#/MTIOC7B/RSPI0_SSL/IRQ2 W3 0 -700 200 R 50 50 3 1 B 
X P5_2/SSI2_BCK/USB0_OVRCUR/SCIF2_SCK/MTIOC7C/ADC_TRG Y3 0 -800 200 R 50 50 3 1 B 
X P5_3/SSI2_RCK/USB0_OTG_ID/SCIF2_CTS#/USB1_VBUSEN/MTIOC7D/RIIC2_SDA AA2 0 -900 200 R 50 50 3 1 B 
X P5_4/SSI2_DATA/USB0_OTG_EXICEN/SCIF2_RTS#/USB1_OVRCUR/RIIC2_SCL Y2 0 -1000 200 R 50 50 3 1 B 
X P8_0/SSI1_BCK/ET1_TXD3/SCIF0_SCK/SCI0_SCK/SCIF1_RXD/MTIOC7A/IRQ1 AA13 0 -1100 200 R 50 50 3 1 B 
X P8_1/SSI1_RCK/ET1_TX_ERR/SCIF0_RXD/SCI0_TXD/SCIF1_TXD/MTIOC7B/RSPI2_CK AA14 0 -1200 200 R 50 50 3 1 B 
X P8_2/SSI1_TXD/ET1_TX_COL/SCIF0_TXD/SCI0_RXD/SCIF1_CTS#/MTIOC7C/RSPI2_MOSI Y14 0 -1300 200 R 50 50 3 1 B 
X P8_3/SSI1_RXD/ET1_TX_CRS/SCIF0_CTS#/SCI0_CTS#/RTS#/SCIF1_RTS#/MTIOC7D/RSPI2_MISO W14 0 -1400 200 R 50 50 3 1 B 
X P8_4/ET1_RXC/RX_CLK/SCIF0_RTS#/ADC_TRG/RSPI2_SSL Y13 0 -1500 200 R 50 50 3 1 B 
S 200 100 4300 -1600 3 1 10 f
X ADC_CH0 AA11 0 0 200 R 50 50 4 1 I 
X ADC_CH1 Y11 0 -100 200 R 50 50 4 1 I 
X AUDIO_CLK1 C14 0 -200 200 R 50 50 4 1 I 
X AUDIO_CLK2 B13 0 -300 200 R 50 50 4 1 I 
X BSCANP W16 0 -400 200 R 50 50 4 1 I 
X DEBUGEN Y15 0 -500 200 R 50 50 4 1 I 
X NMI Y1 0 -600 200 R 50 50 4 1 I 
X PRST# V1 0 -700 200 R 50 50 4 1 I 
X RIIC0_SCL B15 0 -800 200 R 50 50 4 1 B 
X RIIC0_SDA A15 0 -900 200 R 50 50 4 1 B 
X RIIC1_SCL B14 0 -1000 200 R 50 50 4 1 B 
X RIIC1_SDA A14 0 -1100 200 R 50 50 4 1 B 
X USB0_DM AA7 0 -1200 200 R 50 50 4 1 B 
X USB0_DP Y7 0 -1300 200 R 50 50 4 1 B 
X USB0_VBUSIN Y10 0 -1400 200 R 50 50 4 1 I 
X USB1_DM Y5 0 -1500 200 R 50 50 4 1 B 
X USB1_DP AA6 0 -1600 200 R 50 50 4 1 B 
X XIN W2 0 -1700 200 R 50 50 4 1 I 
X XOUT W1 0 -1800 200 R 50 50 4 1 O 
S 200 100 800 -1900 4 1 10 f
X EXCLK V2 0 0 200 R 50 50 5 1 I 
X MD_BOOT0/IRQ2/ADC_TRG/SCI0_SCK C6 0 -100 200 R 50 50 5 1 B 
X MD_BOOT1/SCIF3_SCK/IRQ3/SCI0_TXD A6 0 -200 200 R 50 50 5 1 B 
X MD_BOOT2/SCIF3_RXD/IRQ4/RSPI0_CK/SCI0_RXD/SCI0_SCK B6 0 -300 200 R 50 50 5 1 B 
X MD_CLKS/SCIF3_TXD/IRQ5/RSPI0_MOSI/SCI0_CTS#/RTS#/SCI0_TXD A16 0 -400 200 R 50 50 5 1 B 
X MD_OSCDRV0/USB1_VBUSEN/IRQ6/RSPI0_MISO/ADC_TRG/SCI0_RXD B16 0 -500 200 R 50 50 5 1 B 
X MD_OSCDRV1/USB1_OVRCUR/IRQ7/RSPI0_SSL/WDTOVF_PERROUT#/SCI0_CTS#/RTS# C16 0 -600 200 R 50 50 5 1 B 
X SD0_CLK E2 0 -700 200 R 50 50 5 1 O 
X SD0_CMD/IRQ4/RSPI0_CK/MTIOC4A/MTIOC8A B2 0 -800 200 R 50 50 5 1 B 
X SD0_DATA0/IRQ5/RSPI0_MOSI/MTIOC4B/MTIOC8B D2 0 -900 200 R 50 50 5 1 B 
X SD0_DATA1/IRQ6/RSPI0_MISO/MTIOC4C/MTIOC8C C1 0 -1000 200 R 50 50 5 1 B 
X SD0_DATA2/IRQ7/RSPI0_SSL/MTIOC4D/MTIOC8D B1 0 -1100 200 R 50 50 5 1 B 
X SD0_DATA3/MTIOC3A/RSPI1_CK/SSI1_BCK/MTIOC6A/CAN1_TX A3 0 -1200 200 R 50 50 5 1 B 
X SD0_DATA4/MTIOC3B/RSPI1_MOSI/SSI1_RCK/MTIOC6B/CAN1_RX D3 0 -1300 200 R 50 50 5 1 B 
X SD0_DATA5/MTIOC3C/RSPI1_MISO/SSI1_TXD/MTIOC6C/CAN1_TX_DATARATE_EN A2 0 -1400 200 R 50 50 5 1 B 
X SD0_DATA6/MTIOC3D/RSPI1_SSL/SSI1_RXD/MTIOC6D/CAN1_RX_DATARATE_EN C4 0 -1500 200 R 50 50 5 1 B 
X SD0_DATA7/WDTOVF_PERROUT# C2 0 -1600 200 R 50 50 5 1 B 
X SD0_RST# B3 0 -1700 200 R 50 50 5 1 O 
X SD1_CLK E1 0 -1800 200 R 50 50 5 1 O 
X SD1_CMD/RSPI2_CK/SSI0_BCK/POE0#/SSI3_BCK/SCI1_RXD F2 0 -1900 200 R 50 50 5 1 B 
X SD1_DATA0/RSPI2_MOSI/SSI0_RCK/POE4#/SSI3_RCK/SCI1_TXD F3 0 -2000 200 R 50 50 5 1 B 
X SD1_DATA1/RSPI2_MISO/SSI0_TXD/POE8#/SSI3_TXD/SCI1_SCK G1 0 -2100 200 R 50 50 5 1 B 
X SD1_DATA2/RSPI2_SSL/SSI0_RXD/POE10#/SSI3_RXD/SCI1_CTS#/RTS# G2 0 -2200 200 R 50 50 5 1 B 
X SD1_DATA3 F1 0 -2300 200 R 50 50 5 1 B 
X TCK/SWDCLK T3 0 -2400 200 R 50 50 5 1 I 
X TDI U1 0 -2500 200 R 50 50 5 1 I 
X TDO T2 0 -2600 200 R 50 50 5 1 O 
X TMS/SWDIO T1 0 -2700 200 R 50 50 5 1 B 
X TRST# R3 0 -2800 200 R 50 50 5 1 I 
S 200 100 3700 -2900 5 1 10 f
X DDR_ADDR0 C21 0 0 200 R 50 50 6 1 O 
X DDR_ADDR1 G21 0 -100 200 R 50 50 6 1 O 
X DDR_ADDR2 A20 0 -200 200 R 50 50 6 1 O 
X DDR_ADDR3 C20 0 -300 200 R 50 50 6 1 O 
X DDR_ADDR4 J20 0 -400 200 R 50 50 6 1 O 
X DDR_ADDR5 B19 0 -500 200 R 50 50 6 1 O 
X DDR_ADDR6 F21 0 -600 200 R 50 50 6 1 O 
X DDR_ADDR7 A18 0 -700 200 R 50 50 6 1 O 
X DDR_ADDR8 D20 0 -800 200 R 50 50 6 1 O 
X DDR_ADDR9 A19 0 -900 200 R 50 50 6 1 O 
X DDR_ADDR10 M19 0 -1000 200 R 50 50 6 1 O 
X DDR_ADDR11 F20 0 -1100 200 R 50 50 6 1 O 
X DDR_ADDR12 L19 0 -1200 200 R 50 50 6 1 O 
X DDR_ADDR13 D19 0 -1300 200 R 50 50 6 1 O 
X DDR_ADDR14 F19 0 -1400 200 R 50 50 6 1 O 
X DDR_ADDR15 B21 0 -1500 200 R 50 50 6 1 O 
X DDR_BA0 D21 0 -1600 200 R 50 50 6 1 O 
X DDR_BA1 J21 0 -1700 200 R 50 50 6 1 O 
X DDR_BA2 E19 0 -1800 200 R 50 50 6 1 O 
X DDR_CALIBRATION B17 0 -1900 200 R 50 50 6 1 B 
X DDR_CAS# G19 0 -2000 200 R 50 50 6 1 O 
X DDR_CKE K21 0 -2100 200 R 50 50 6 1 O 
X DDR_CLK_N M21 0 -2200 200 R 50 50 6 1 O 
X DDR_CLK_P M20 0 -2300 200 R 50 50 6 1 O 
X DDR_CS0# L20 0 -2400 200 R 50 50 6 1 O 
X DDR_CS1# H20 0 -2500 200 R 50 50 6 1 O 
X DDR_DM0 T19 0 -2600 200 R 50 50 6 1 O 
X DDR_DM1 W21 0 -2700 200 R 50 50 6 1 O 
X DDR_DQ0 P20 0 -2800 200 R 50 50 6 1 B 
X DDR_DQ1 V21 0 -2900 200 R 50 50 6 1 B 
X DDR_DQ2 P21 0 -3000 200 R 50 50 6 1 B 
X DDR_DQ3 V20 0 -3100 200 R 50 50 6 1 B 
X DDR_DQ4 N20 0 -3200 200 R 50 50 6 1 B 
X DDR_DQ5 R21 0 -3300 200 R 50 50 6 1 B 
X DDR_DQ6 N21 0 -3400 200 R 50 50 6 1 B 
X DDR_DQ7 R19 0 -3500 200 R 50 50 6 1 B 
X DDR_DQ8 AA19 0 -3600 200 R 50 50 6 1 B 
X DDR_DQ9 U20 0 -3700 200 R 50 50 6 1 B 
X DDR_DQ10 V19 0 -3800 200 R 50 50 6 1 B 
X DDR_DQ11 W19 0 -3900 200 R 50 50 6 1 B 
X DDR_DQ12 Y18 0 -4000 200 R 50 50 6 1 B 
X DDR_DQ13 W18 0 -4100 200 R 50 50 6 1 B 
X DDR_DQ14 AA20 0 -4200 200 R 50 50 6 1 B 
X DDR_DQ15 AA18 0 -4300 200 R 50 50 6 1 B 
X DDR_DQS0_N T21 0 -4400 200 R 50 50 6 1 B 
X DDR_DQS0_P T20 0 -4500 200 R 50 50 6 1 B 
X DDR_DQS1_N Y21 0 -4600 200 R 50 50 6 1 B 
X DDR_DQS1_P Y20 0 -4700 200 R 50 50 6 1 B 
X DDR_ODT0 K19 0 -4800 200 R 50 50 6 1 O 
X DDR_ODT1 K20 0 -4900 200 R 50 50 6 1 O 
X DDR_RAS# G20 0 -5000 200 R 50 50 6 1 O 
X DDR_RESET# B18 0 -5100 200 R 50 50 6 1 O 
X DDR_WE# E21 0 -5200 200 R 50 50 6 1 O 
S 200 100 1000 -5300 6 1 10 f
X OM_CS1_N/CAN0_TX_DATARATE_EN/SCIF0_TXD/SCIF3_SCK/MTIOC4D B7 0 0 200 R 50 50 7 1 B 
X OM_DQS/CAN0_RX_DATARATE_EN/SCIF0_RXD/SCIF3_RXD B9 0 -100 200 R 50 50 7 1 B 
X OM_SIO4/SCI0_RXD/CAN1_TX/SCIF0_SCK/SCIF3_TXD/MTIC5U A9 0 -200 200 R 50 50 7 1 B 
X OM_SIO5/SCI0_TXD/CAN1_RX/SCIF0_CTS#/SCIF4_SCK/MTIC5V C8 0 -300 200 R 50 50 7 1 B 
X OM_SIO6/SCI0_SCK/CAN1_TX_DATARATE_EN/SCIF0_RTS#/SCIF4_RXD/MTIC5W B8 0 -400 200 R 50 50 7 1 B 
X OM_SIO7/SCI0_CTS#/RTS#/CAN1_RX_DATARATE_EN/IRQ0/SCIF4_TXD/WDTOVF_PERROUT# A8 0 -500 200 R 50 50 7 1 B 
X QSPI0_IO0/SCI0_RXD/SCIF3_TXD/SCIF1_TXD/MTIOC0A C10 0 -600 200 R 50 50 7 1 B 
X QSPI0_IO1/SCI0_TXD/SCIF3_RXD/SCIF1_RXD/MTIOC0B A11 0 -700 200 R 50 50 7 1 B 
X QSPI0_IO2/USB1_VBUSEN/CAN_CLK/SCIF1_SCK/MTIOC4A B12 0 -800 200 R 50 50 7 1 B 
X QSPI0_IO3/USB1_OVRCUR/CAN0_TX/SCIF1_CTS#/MTIOC4B B11 0 -900 200 R 50 50 7 1 B 
X QSPI0_SPCLK B10 0 -1000 200 R 50 50 7 1 O 
X QSPI0_SSL/CAN0_RX/SCIF1_RTS#/MTIOC4C A10 0 -1100 200 R 50 50 7 1 B 
X QSPI_RESET# C12 0 -1200 200 R 50 50 7 1 O 
X QSPI_WP#/ADC_TRG/IRQ1/WDTOVF_PERROUT# A12 0 -1300 200 R 50 50 7 1 O 
S 200 100 3900 -1400 7 1 10 f
ENDDRAW
ENDDEF
#End Library
