/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [17:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [17:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_2z;
  wire [12:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [19:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [5:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [24:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_55z = !(celloutsig_0_44z[5] ? celloutsig_0_19z : celloutsig_0_14z[7]);
  assign celloutsig_0_12z = !(celloutsig_0_10z[3] ? celloutsig_0_1z : celloutsig_0_8z);
  assign celloutsig_0_16z = !(celloutsig_0_11z[2] ? celloutsig_0_9z[0] : celloutsig_0_9z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_2z[2] | celloutsig_0_4z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[1] | in_data[22]);
  assign celloutsig_0_68z = ~((celloutsig_0_55z | celloutsig_0_8z) & celloutsig_0_2z[3]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z[12] | celloutsig_1_0z) & (in_data[157] | celloutsig_1_0z));
  assign celloutsig_1_3z = celloutsig_1_0z | in_data[190];
  assign celloutsig_0_8z = celloutsig_0_0z[0] | in_data[13];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } + { celloutsig_1_5z[6:4], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_11z[4:1], celloutsig_1_4z } + celloutsig_1_15z[5:1];
  assign celloutsig_0_21z = { celloutsig_0_20z[7:4], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_2z } + { celloutsig_0_9z[5:2], celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_18z };
  assign celloutsig_0_23z = celloutsig_0_20z[3:1] + { celloutsig_0_15z[1:0], celloutsig_0_12z };
  assign celloutsig_1_1z = { in_data[143:127], celloutsig_1_0z, celloutsig_1_0z } & { in_data[150:133], celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[71:69], celloutsig_0_5z, celloutsig_0_3z } & { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_5z[6:4], celloutsig_0_4z } & { celloutsig_0_0z[3:1], celloutsig_0_1z };
  assign celloutsig_0_69z = ! { celloutsig_0_30z[4:2], celloutsig_0_19z, celloutsig_0_43z };
  assign celloutsig_1_4z = ! in_data[168:158];
  assign celloutsig_0_1z = ! celloutsig_0_0z;
  assign celloutsig_0_18z = ! { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_19z = ! { in_data[68:65], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_8z } < in_data[54:38];
  assign celloutsig_0_7z = { celloutsig_0_2z[2:1], celloutsig_0_0z } % { 1'h1, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z } % { 1'h1, in_data[19:15] };
  assign celloutsig_0_6z = { in_data[38:34], celloutsig_0_3z } % { 1'h1, celloutsig_0_5z[6:4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_5z[4:1] % { 1'h1, celloutsig_1_15z[12:11], celloutsig_1_3z };
  assign celloutsig_0_20z = { celloutsig_0_2z[2], celloutsig_0_5z } * { in_data[78:74], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_1_9z = celloutsig_1_2z ? { celloutsig_1_7z[1], celloutsig_1_0z, celloutsig_1_0z, 1'h1, celloutsig_1_5z, celloutsig_1_3z } : { celloutsig_1_8z[2:0], 1'h0, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_6z[2] ? { celloutsig_1_9z[11:5], celloutsig_1_4z } : { in_data[144:139], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_25z = celloutsig_0_24z ? celloutsig_0_14z[17:7] : { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_1z, 1'h0, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_27z = celloutsig_0_23z[0] ? in_data[33:16] : { celloutsig_0_21z[5:3], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_4z = in_data[69:59] != { in_data[12:8], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[171:165] != in_data[185:179];
  assign celloutsig_0_24z = celloutsig_0_9z[3:1] != { celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_4z };
  assign celloutsig_1_6z = - in_data[187:184];
  assign celloutsig_0_15z = - celloutsig_0_11z[2:0];
  assign celloutsig_0_2z = - { in_data[59:57], celloutsig_0_1z };
  assign celloutsig_0_5z = { in_data[85:83], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } | in_data[82:74];
  assign celloutsig_1_8z = celloutsig_1_7z[3:0] | celloutsig_1_6z;
  assign celloutsig_1_15z = in_data[134:110] | { in_data[121:115], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_43z = | { celloutsig_0_30z[11:8], celloutsig_0_23z };
  assign celloutsig_1_10z = | { celloutsig_1_7z[4], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[47:44] >> in_data[30:27];
  assign celloutsig_0_39z = celloutsig_0_30z[8:1] >> celloutsig_0_10z[7:0];
  assign celloutsig_0_44z = { celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_39z, celloutsig_0_8z } ^ { celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_1_5z = { celloutsig_1_1z[11:7], celloutsig_1_0z, celloutsig_1_4z } ^ { in_data[130:128], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_30z = { celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_13z } ^ { celloutsig_0_25z[10:9], celloutsig_0_25z };
  always_latch
    if (clkin_data[0]) celloutsig_0_14z = 18'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_14z = { celloutsig_0_10z[11:8], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_6z };
  assign { out_data[132:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
