--------------------------------------------------------------------------------
Release 12.3 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml pcpu.twx pcpu.ncd -o pcpu.twr pcpu.pcf -ucf pcpu.ucf

Design file:              pcpu.ncd
Physical constraint file: pcpu.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.12c 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dDataIn<0>  |    3.448(R)|      SLOW  |   -0.975(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<1>  |    3.148(R)|      SLOW  |   -0.642(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<2>  |    3.701(R)|      SLOW  |   -0.791(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<3>  |    4.198(R)|      SLOW  |   -0.873(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<4>  |    2.967(R)|      SLOW  |   -0.807(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<5>  |    3.110(R)|      SLOW  |   -0.702(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<6>  |    2.995(R)|      SLOW  |   -0.788(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<7>  |    3.151(R)|      SLOW  |   -0.646(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<8>  |    4.215(R)|      SLOW  |   -0.600(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<9>  |    4.166(R)|      SLOW  |   -0.633(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<10> |    5.129(R)|      SLOW  |   -0.661(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<11> |    5.205(R)|      SLOW  |   -1.077(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<12> |    5.031(R)|      SLOW  |   -1.166(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<13> |    5.708(R)|      SLOW  |   -1.313(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<14> |    5.128(R)|      SLOW  |   -1.041(R)|      FAST  |clock_BUFGP       |   0.000|
dDataIn<15> |    4.246(R)|      SLOW  |   -1.132(R)|      FAST  |clock_BUFGP       |   0.000|
enable      |    1.527(R)|      SLOW  |   -0.424(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<0>  |    4.490(R)|      SLOW  |   -0.551(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<1>  |    4.784(R)|      SLOW  |   -0.513(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<2>  |    5.231(R)|      SLOW  |   -0.717(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<3>  |    1.527(R)|      SLOW  |   -0.657(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<4>  |    3.752(R)|      SLOW  |   -0.178(R)|      SLOW  |clock_BUFGP       |   0.000|
iDataIn<5>  |    4.824(R)|      SLOW  |   -0.647(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<6>  |    4.366(R)|      SLOW  |   -0.284(R)|      SLOW  |clock_BUFGP       |   0.000|
iDataIn<7>  |    3.636(R)|      SLOW  |   -0.747(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<8>  |    3.746(R)|      SLOW  |   -0.614(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<9>  |    3.562(R)|      SLOW  |   -0.654(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<10> |    3.997(R)|      SLOW  |   -0.539(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<11> |    4.302(R)|      SLOW  |   -0.595(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<12> |    4.347(R)|      SLOW  |   -0.561(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<13> |    3.991(R)|      SLOW  |   -0.514(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<14> |    4.272(R)|      SLOW  |   -0.803(R)|      FAST  |clock_BUFGP       |   0.000|
iDataIn<15> |    4.553(R)|      SLOW  |   -0.600(R)|      FAST  |clock_BUFGP       |   0.000|
reset       |    6.750(R)|      SLOW  |   -0.228(R)|      SLOW  |clock_BUFGP       |   0.000|
start       |    1.939(R)|      SLOW  |   -0.969(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
iAddr<0>    |         7.570(R)|      SLOW  |         3.504(R)|      FAST  |clock_BUFGP       |   0.000|
iAddr<1>    |         8.030(R)|      SLOW  |         3.765(R)|      FAST  |clock_BUFGP       |   0.000|
iAddr<2>    |         7.570(R)|      SLOW  |         3.504(R)|      FAST  |clock_BUFGP       |   0.000|
iAddr<3>    |         7.591(R)|      SLOW  |         3.503(R)|      FAST  |clock_BUFGP       |   0.000|
iAddr<4>    |         7.379(R)|      SLOW  |         3.392(R)|      FAST  |clock_BUFGP       |   0.000|
iAddr<5>    |         7.488(R)|      SLOW  |         3.442(R)|      FAST  |clock_BUFGP       |   0.000|
iAddr<6>    |         7.369(R)|      SLOW  |         3.382(R)|      FAST  |clock_BUFGP       |   0.000|
iAddr<7>    |         7.580(R)|      SLOW  |         3.483(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    8.579|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan  8 13:09:27 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 295 MB



