#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dd3ca48ff0 .scope module, "Modulus_tb" "Modulus_tb" 2 3;
 .timescale 0 0;
v000001dd3ca96140_0 .var "Dividend", 3 0;
v000001dd3ca961e0_0 .var "Divisor", 3 0;
v000001dd3ca96280_0 .net "Modulus", 3 0, v000001dd3ca4bf10_0;  1 drivers
S_000001dd3ca95fb0 .scope module, "uut" "Modulus" 2 8, 3 1 0, S_000001dd3ca48ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Dividend";
    .port_info 1 /INPUT 4 "Divisor";
    .port_info 2 /OUTPUT 4 "Modulus";
v000001dd3ca47110_0 .net "Dividend", 3 0, v000001dd3ca96140_0;  1 drivers
v000001dd3ca46d20_0 .net "Divisor", 3 0, v000001dd3ca961e0_0;  1 drivers
v000001dd3ca4bf10_0 .var "Modulus", 3 0;
E_000001dd3ca4b310 .event anyedge, v000001dd3ca46d20_0, v000001dd3ca47110_0;
    .scope S_000001dd3ca95fb0;
T_0 ;
    %wait E_000001dd3ca4b310;
    %load/vec4 v000001dd3ca46d20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001dd3ca47110_0;
    %load/vec4 v000001dd3ca46d20_0;
    %mod;
    %store/vec4 v000001dd3ca4bf10_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dd3ca4bf10_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dd3ca48ff0;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "Modulus_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001dd3ca48ff0 {0 0 0};
    %vpi_call 2 18 "$display", "Time\011Dividend\011Divisor\011Modulus" {0 0 0};
    %vpi_call 2 19 "$monitor", "%g\011%b\011\011%b\011%b", $time, v000001dd3ca96140_0, v000001dd3ca961e0_0, v000001dd3ca96280_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001dd3ca96140_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001dd3ca961e0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001dd3ca96140_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001dd3ca961e0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001dd3ca96140_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001dd3ca961e0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001dd3ca96140_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001dd3ca961e0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001dd3ca96140_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001dd3ca961e0_0, 0, 4;
    %delay 10, 0;
    %vpi_call 2 32 "$display", "Test complete" {0 0 0};
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Modulus_tb.v";
    "./Modulus.v";
