;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 106
	JMP @72, #200
	JMZ 0, -4
	SPL -227, #-127
	JMZ 0, -4
	ADD <-30, 6
	JMZ 100, 30
	ADD @0, @408
	CMP -1, <-20
	ADD <0, -4
	CMP -1, <-20
	DAT #100, #30
	ADD 1, 0
	SPL 0, -4
	ADD #300, -200
	JMP 800, -4
	DJN 0, -4
	JMZ 100, 30
	JMZ 100, 30
	DJN 0, #40
	SLT <300, 90
	SLT <300, 90
	ADD 100, -12
	CMP 10, 20
	ADD 100, 30
	JMZ @300, -200
	ADD 0, 0
	ADD 0, 0
	SUB @0, @408
	JMZ @277, @1
	DJN -277, @-127
	JMZ 27, <12
	DJN 271, 61
	DJN -277, @-127
	CMP @-127, @100
	CMP @-127, @100
	SUB #300, -200
	CMP @-127, @100
	ADD @0, @408
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <332
	SPL 0, <332
	CMP -277, <-127
	CMP -277, <-127
