{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701091706360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701091706362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 08:28:26 2023 " "Processing started: Mon Nov 27 08:28:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701091706362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701091706362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701091706363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1701091707542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708309 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore10circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore10circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mealy10circuit-fsm " "Found design unit 1: mealy10circuit-fsm" {  } { { "moore10circuit.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/moore10circuit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708343 ""} { "Info" "ISGN_ENTITY_NAME" "1 mealy10circuit " "Found entity 1: mealy10circuit" {  } { { "moore10circuit.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/moore10circuit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegStudentId.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegStudentId.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-Behavior " "Found design unit 1: seg7-Behavior" {  } { { "ssegStudentId.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/ssegStudentId.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708359 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "ssegStudentId.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/ssegStudentId.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/dec3to8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708383 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/dec3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modifieddec4to16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file modifieddec4to16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 modifieddec4to16 " "Found entity 1: modifieddec4to16" {  } { { "modifieddec4to16.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/modifieddec4to16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test bloc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test bloc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test bloc " "Found entity 1: test bloc" {  } { { "test bloc.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/test bloc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-calculation " "Found design unit 1: ALU-calculation" {  } { { "ALU.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708452 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GPP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GPP " "Found entity 1: GPP" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexasseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexasseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexasseg-Behavior " "Found design unit 1: hexasseg-Behavior" {  } { { "hexasseg.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/hexasseg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708512 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexasseg " "Found entity 1: hexasseg" {  } { { "hexasseg.vhd" "" { Text "/home/student1/n48rahma/Downloads/Lab 6 /ALU/hexasseg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701091708512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701091708512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GPP " "Elaborating entity \"GPP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701091708715 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst20 " "Primitive \"GND\" of instance \"inst20\" not used" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 296 1096 1128 328 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1701091708717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexasseg hexasseg:inst18 " "Elaborating entity \"hexasseg\" for hierarchy \"hexasseg:inst18\"" {  } { { "GPP.bdf" "inst18" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 240 904 1088 320 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701091708721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst14 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst14\"" {  } { { "GPP.bdf" "inst14" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 96 632 800 208 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701091708725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:inst " "Elaborating entity \"latch1\" for hierarchy \"latch1:inst\"" {  } { { "GPP.bdf" "inst" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 104 352 512 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701091708730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modifieddec4to16 modifieddec4to16:inst12 " "Elaborating entity \"modifieddec4to16\" for hierarchy \"modifieddec4to16:inst12\"" {  } { { "GPP.bdf" "inst12" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 344 664 808 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701091708735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 modifieddec4to16:inst12\|dec3to8:inst " "Elaborating entity \"dec3to8\" for hierarchy \"modifieddec4to16:inst12\|dec3to8:inst\"" {  } { { "modifieddec4to16.bdf" "inst" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/modifieddec4to16.bdf" { { 72 784 936 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701091708738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy10circuit mealy10circuit:inst7 " "Elaborating entity \"mealy10circuit\" for hierarchy \"mealy10circuit:inst7\"" {  } { { "GPP.bdf" "inst7" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 312 280 480 424 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701091708742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:inst17 " "Elaborating entity \"seg7\" for hierarchy \"seg7:inst17\"" {  } { { "GPP.bdf" "inst17" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 456 424 504 624 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701091708747 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SignLED\[0\] VCC " "Pin \"SignLED\[0\]\" is stuck at VCC" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 400 1120 1296 416 "SignLED\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701091709809 "|GPP|SignLED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignLED\[1\] VCC " "Pin \"SignLED\[1\]\" is stuck at VCC" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 400 1120 1296 416 "SignLED\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701091709809 "|GPP|SignLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignLED\[2\] VCC " "Pin \"SignLED\[2\]\" is stuck at VCC" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 400 1120 1296 416 "SignLED\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701091709809 "|GPP|SignLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignLED\[3\] VCC " "Pin \"SignLED\[3\]\" is stuck at VCC" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 400 1120 1296 416 "SignLED\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701091709809 "|GPP|SignLED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignLED\[4\] VCC " "Pin \"SignLED\[4\]\" is stuck at VCC" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 400 1120 1296 416 "SignLED\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701091709809 "|GPP|SignLED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SignLED\[5\] VCC " "Pin \"SignLED\[5\]\" is stuck at VCC" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 400 1120 1296 416 "SignLED\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701091709809 "|GPP|SignLED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "StudentIdLed\[2\] GND " "Pin \"StudentIdLed\[2\]\" is stuck at GND" {  } { { "GPP.bdf" "" { Schematic "/home/student1/n48rahma/Downloads/Lab 6 /ALU/GPP.bdf" { { 688 464 480 867 "StudentIdLed\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701091709809 "|GPP|StudentIdLed[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701091709809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701091710593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701091710593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701091711011 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701091711011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701091711011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701091711011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701091711110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 08:28:31 2023 " "Processing ended: Mon Nov 27 08:28:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701091711110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701091711110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701091711110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701091711110 ""}
