// Seed: 1770549766
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input supply1 id_2
    , id_11,
    output uwire id_3,
    output tri0 id_4,
    output tri id_5
    , id_12 = 1, id_13,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    input tri1 id_9
);
  assign id_3 = ~1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1
);
  assign id_0 = 1;
  module_0(
      id_0, id_1, id_1, id_0, id_0, id_0, id_1, id_1, id_1, id_1
  );
  assign id_0 = 1 - id_1;
endmodule
