

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Fri Aug  7 17:41:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.745|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  9651|  9651|  9651|  9651|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3216|  3216|       402|          -|          -|     8|    no    |
        | + Loop 1.1      |   400|   400|        50|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |    48|    48|         6|          -|          -|     8|    no    |
        |- Loop 2         |  3216|  3216|       402|          -|          -|     8|    no    |
        | + Loop 2.1      |   400|   400|        50|          -|          -|     8|    no    |
        |  ++ Loop 2.1.1  |    48|    48|         6|          -|          -|     8|    no    |
        |- Loop 3         |  3216|  3216|       402|          -|          -|     8|    no    |
        | + Loop 3.1      |   400|   400|        50|          -|          -|     8|    no    |
        |  ++ Loop 3.1.1  |    48|    48|         6|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    468|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      9|     534|    187|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    259|    -|
|Register         |        -|      -|     523|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1057|    914|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      4|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |kernel_control_s_axi_U        |kernel_control_s_axi       |        0|      0|   36|  40|    0|
    |kernel_mul_32s_32s_32_3_1_U1  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U2  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U3  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |Total                         |                           |        0|      9|  534| 187|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln215_1_fu_394_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_2_fu_479_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_3_fu_501_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_4_fu_586_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_5_fu_608_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_372_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_453_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_2_fu_560_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_346_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_515_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_2_fu_622_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_fu_408_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_419_p2          |     +    |      0|  0|  13|           4|           1|
    |i_2_fu_526_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_312_p2            |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_443_p2          |     +    |      0|  0|  13|           4|           1|
    |j_2_fu_550_p2          |     +    |      0|  0|  13|           4|           1|
    |j_fu_336_p2            |     +    |      0|  0|  13|           4|           1|
    |k_1_fu_469_p2          |     +    |      0|  0|  13|           4|           1|
    |k_2_fu_576_p2          |     +    |      0|  0|  13|           4|           1|
    |k_fu_362_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln13_fu_306_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln16_fu_330_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_356_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln30_fu_413_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln33_fu_437_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln38_fu_463_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln48_fu_520_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_fu_544_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln56_fu_570_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 468|         240|         222|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |E_V_address0      |   15|          3|    6|         18|
    |E_V_load_reg_190  |    9|          2|   32|         64|
    |F_V_address0      |   15|          3|    6|         18|
    |F_V_load_reg_236  |    9|          2|   32|         64|
    |G_V_load_reg_282  |    9|          2|   32|         64|
    |ap_NS_fsm         |  121|         26|    1|         26|
    |i1_0_reg_214      |    9|          2|    4|          8|
    |i5_0_reg_260      |    9|          2|    4|          8|
    |i_0_reg_168       |    9|          2|    4|          8|
    |j2_0_reg_225      |    9|          2|    4|          8|
    |j6_0_reg_271      |    9|          2|    4|          8|
    |j_0_reg_179       |    9|          2|    4|          8|
    |k3_0_reg_249      |    9|          2|    4|          8|
    |k7_0_reg_295      |    9|          2|    4|          8|
    |k_0_reg_203       |    9|          2|    4|          8|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  259|         56|  145|        326|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_V_load_reg_677      |  32|   0|   32|          0|
    |B_V_load_reg_682      |  32|   0|   32|          0|
    |C_V_load_reg_747      |  32|   0|   32|          0|
    |D_V_load_reg_752      |  32|   0|   32|          0|
    |E_V_addr_reg_654      |   6|   0|    6|          0|
    |E_V_load_1_reg_817    |  32|   0|   32|          0|
    |E_V_load_reg_190      |  32|   0|   32|          0|
    |F_V_addr_reg_724      |   6|   0|    6|          0|
    |F_V_load_1_reg_822    |  32|   0|   32|          0|
    |F_V_load_reg_236      |  32|   0|   32|          0|
    |G_V_addr_reg_794      |   6|   0|    6|          0|
    |G_V_load_reg_282      |  32|   0|   32|          0|
    |ap_CS_fsm             |  25|   0|   25|          0|
    |i1_0_reg_214          |   4|   0|    4|          0|
    |i5_0_reg_260          |   4|   0|    4|          0|
    |i_0_reg_168           |   4|   0|    4|          0|
    |i_1_reg_700           |   4|   0|    4|          0|
    |i_2_reg_770           |   4|   0|    4|          0|
    |i_reg_630             |   4|   0|    4|          0|
    |j2_0_reg_225          |   4|   0|    4|          0|
    |j6_0_reg_271          |   4|   0|    4|          0|
    |j_0_reg_179           |   4|   0|    4|          0|
    |j_1_reg_714           |   4|   0|    4|          0|
    |j_2_reg_784           |   4|   0|    4|          0|
    |j_reg_644             |   4|   0|    4|          0|
    |k3_0_reg_249          |   4|   0|    4|          0|
    |k7_0_reg_295          |   4|   0|    4|          0|
    |k_0_reg_203           |   4|   0|    4|          0|
    |k_1_reg_732           |   4|   0|    4|          0|
    |k_2_reg_802           |   4|   0|    4|          0|
    |k_reg_662             |   4|   0|    4|          0|
    |v_V_1_reg_757         |  32|   0|   32|          0|
    |v_V_2_reg_827         |  32|   0|   32|          0|
    |v_V_reg_687           |  32|   0|   32|          0|
    |zext_ln16_reg_635     |   4|   0|    8|          4|
    |zext_ln321_2_reg_719  |   4|   0|    8|          4|
    |zext_ln321_4_reg_789  |   4|   0|    8|          4|
    |zext_ln321_reg_649    |   4|   0|    8|          4|
    |zext_ln33_reg_705     |   4|   0|    8|          4|
    |zext_ln51_reg_775     |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 523|   0|  547|         24|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|E_V_address0           | out |    6|  ap_memory |      E_V     |     array    |
|E_V_ce0                | out |    1|  ap_memory |      E_V     |     array    |
|E_V_we0                | out |    1|  ap_memory |      E_V     |     array    |
|E_V_d0                 | out |   32|  ap_memory |      E_V     |     array    |
|E_V_q0                 |  in |   32|  ap_memory |      E_V     |     array    |
|A_V_address0           | out |    6|  ap_memory |      A_V     |     array    |
|A_V_ce0                | out |    1|  ap_memory |      A_V     |     array    |
|A_V_q0                 |  in |   32|  ap_memory |      A_V     |     array    |
|B_V_address0           | out |    6|  ap_memory |      B_V     |     array    |
|B_V_ce0                | out |    1|  ap_memory |      B_V     |     array    |
|B_V_q0                 |  in |   32|  ap_memory |      B_V     |     array    |
|F_V_address0           | out |    6|  ap_memory |      F_V     |     array    |
|F_V_ce0                | out |    1|  ap_memory |      F_V     |     array    |
|F_V_we0                | out |    1|  ap_memory |      F_V     |     array    |
|F_V_d0                 | out |   32|  ap_memory |      F_V     |     array    |
|F_V_q0                 |  in |   32|  ap_memory |      F_V     |     array    |
|C_V_address0           | out |    6|  ap_memory |      C_V     |     array    |
|C_V_ce0                | out |    1|  ap_memory |      C_V     |     array    |
|C_V_q0                 |  in |   32|  ap_memory |      C_V     |     array    |
|D_V_address0           | out |    6|  ap_memory |      D_V     |     array    |
|D_V_ce0                | out |    1|  ap_memory |      D_V     |     array    |
|D_V_q0                 |  in |   32|  ap_memory |      D_V     |     array    |
|G_V_address0           | out |    6|  ap_memory |      G_V     |     array    |
|G_V_ce0                | out |    1|  ap_memory |      G_V     |     array    |
|G_V_we0                | out |    1|  ap_memory |      G_V     |     array    |
|G_V_d0                 | out |   32|  ap_memory |      G_V     |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

