module mux4to1(
  input [3:0] a,
  input [1:0] select,
  output reg out 
);
  always@(*)
    begin
      case (select)
      	 2'b00: out = a[0];
         2'b01: out = a[1];
         2'b10: out = a[2];
         2'b11: out = a[3];
       endcase
    end
endmodule 
