#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027b05132f30 .scope module, "tb_alu" "tb_alu" 2 4;
 .timescale -9 -9;
v0000027b0518d130_0 .var "A", 0 0;
v0000027b0518d1d0_0 .var "B", 0 0;
v0000027b0518e030_0 .var "clk", 0 0;
v0000027b0518ead0_0 .net "out", 0 0, v0000027b0518be40_0;  1 drivers
v0000027b0518edf0_0 .var "res", 0 0;
v0000027b0518d9f0_0 .net "tready", 0 0, v0000027b0518c520_0;  1 drivers
v0000027b0518dbd0_0 .var "tvalid", 0 0;
S_0000027b0511a220 .scope module, "dut_ALU" "ALU_top" 2 12, 3 6 0, S_0000027b05132f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 1 "A";
    .port_info 3 /INPUT 1 "B";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /INPUT 1 "tvalid";
    .port_info 6 /OUTPUT 1 "tready";
L_0000027b05121340 .functor AND 1, v0000027b0518b580_0, v0000027b0518b9e0_0, C4<1>, C4<1>;
L_0000027b05121650 .functor NOT 1, v0000027b0518c160_0, C4<0>, C4<0>, C4<0>;
L_0000027b05120ee0 .functor AND 1, L_0000027b05121340, L_0000027b05121650, C4<1>, C4<1>;
L_0000027b05120b60 .functor NOT 1, v0000027b0518c980_0, C4<0>, C4<0>, C4<0>;
L_0000027b05120f50 .functor AND 1, v0000027b051288b0_0, L_0000027b05120b60, C4<1>, C4<1>;
L_0000027b05120cb0 .functor NOT 1, v0000027b0518b300_0, C4<0>, C4<0>, C4<0>;
L_0000027b05120a10 .functor AND 1, v0000027b051288b0_0, L_0000027b05120cb0, C4<1>, C4<1>;
v0000027b0518cc00_0 .net "A", 0 0, v0000027b0518d130_0;  1 drivers
v0000027b0518ba80_0 .net "B", 0 0, v0000027b0518d1d0_0;  1 drivers
v0000027b0518b760_0 .net *"_ivl_0", 0 0, L_0000027b05121340;  1 drivers
v0000027b0518cca0_0 .net *"_ivl_10", 0 0, L_0000027b05120cb0;  1 drivers
v0000027b0518c0c0_0 .net *"_ivl_2", 0 0, L_0000027b05121650;  1 drivers
v0000027b0518c2a0_0 .net *"_ivl_6", 0 0, L_0000027b05120b60;  1 drivers
v0000027b0518c7a0_0 .net "clk", 0 0, v0000027b0518e030_0;  1 drivers
v0000027b0518bb20_0 .net "divider", 15 0, v0000027b05128130_0;  1 drivers
v0000027b0518cf20_0 .net "divisible", 15 0, v0000027b051286d0_0;  1 drivers
v0000027b0518bbc0_0 .net "exponent", 4 0, v0000027b0518cac0_0;  1 drivers
v0000027b0518c200_0 .net "fraction", 9 0, v0000027b0518c3e0_0;  1 drivers
v0000027b0518c480_0 .net "load", 0 0, v0000027b0518b9e0_0;  1 drivers
v0000027b0518c840_0 .net "load1", 0 0, v0000027b0518b580_0;  1 drivers
v0000027b0518b080_0 .net "load_done", 0 0, v0000027b0518c160_0;  1 drivers
v0000027b0518b120_0 .net "out", 0 0, v0000027b0518be40_0;  alias, 1 drivers
v0000027b0518b1c0_0 .net "parall_A", 15 0, v0000027b05128810_0;  1 drivers
v0000027b0518d270_0 .net "parall_B", 15 0, v0000027b05128ef0_0;  1 drivers
v0000027b0518e3f0_0 .net "ready", 0 0, v0000027b051288b0_0;  1 drivers
v0000027b0518d770_0 .net "ready_stop", 0 0, v0000027b0518c980_0;  1 drivers
v0000027b0518e5d0_0 .net "ready_stop1", 0 0, v0000027b0518b300_0;  1 drivers
v0000027b0518e2b0_0 .net "res", 0 0, v0000027b0518edf0_0;  1 drivers
v0000027b0518e850_0 .net "sign", 0 0, v0000027b0518ca20_0;  1 drivers
v0000027b0518d590_0 .net "tready", 0 0, v0000027b0518c520_0;  alias, 1 drivers
v0000027b0518dc70_0 .net "tvalid", 0 0, v0000027b0518dbd0_0;  1 drivers
v0000027b0518d3b0_0 .net "w_load", 0 0, L_0000027b05120ee0;  1 drivers
v0000027b0518e530_0 .net "w_ready", 0 0, L_0000027b05120f50;  1 drivers
v0000027b0518e170_0 .net "w_ready1", 0 0, L_0000027b05120a10;  1 drivers
S_0000027b0511a3b0 .scope module, "dut_A" "shift_register_left" 3 38, 4 1 0, S_0000027b0511a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "res";
    .port_info 4 /INPUT 1 "tvalid";
v0000027b05128db0_0 .net "clk", 0 0, v0000027b0518e030_0;  alias, 1 drivers
v0000027b05128bd0_0 .var "cnt", 4 0;
v0000027b05128450_0 .net "din", 0 0, v0000027b0518d130_0;  alias, 1 drivers
v0000027b05128a90_0 .var "dout", 15 0;
v0000027b05128810_0 .var "out", 15 0;
v0000027b05128590_0 .net "res", 0 0, v0000027b0518edf0_0;  alias, 1 drivers
v0000027b051284f0_0 .net "tvalid", 0 0, v0000027b0518dbd0_0;  alias, 1 drivers
E_0000027b0512e310/0 .event negedge, v0000027b05128590_0;
E_0000027b0512e310/1 .event posedge, v0000027b05128db0_0;
E_0000027b0512e310 .event/or E_0000027b0512e310/0, E_0000027b0512e310/1;
S_0000027b05103160 .scope module, "dut_B" "shift_register_left" 3 39, 4 1 0, S_0000027b0511a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "din";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "res";
    .port_info 4 /INPUT 1 "tvalid";
v0000027b05128630_0 .net "clk", 0 0, v0000027b0518e030_0;  alias, 1 drivers
v0000027b05128e50_0 .var "cnt", 4 0;
v0000027b05128d10_0 .net "din", 0 0, v0000027b0518d1d0_0;  alias, 1 drivers
v0000027b05128770_0 .var "dout", 15 0;
v0000027b05128ef0_0 .var "out", 15 0;
v0000027b05128270_0 .net "res", 0 0, v0000027b0518edf0_0;  alias, 1 drivers
v0000027b051283b0_0 .net "tvalid", 0 0, v0000027b0518dbd0_0;  alias, 1 drivers
S_0000027b051032f0 .scope module, "dut_comparator" "comparator" 3 41, 5 1 0, S_0000027b0511a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 16 "A";
    .port_info 3 /INPUT 16 "B";
    .port_info 4 /OUTPUT 16 "divisible";
    .port_info 5 /OUTPUT 16 "divider";
    .port_info 6 /OUTPUT 1 "ready";
v0000027b051281d0_0 .net "A", 15 0, v0000027b05128810_0;  alias, 1 drivers
v0000027b05128310_0 .net "B", 15 0, v0000027b05128ef0_0;  alias, 1 drivers
v0000027b05128090_0 .net "clk", 0 0, v0000027b0518e030_0;  alias, 1 drivers
v0000027b05128130_0 .var "divider", 15 0;
v0000027b051286d0_0 .var "divisible", 15 0;
v0000027b051288b0_0 .var "ready", 0 0;
v0000027b05128950_0 .net "res", 0 0, v0000027b0518edf0_0;  alias, 1 drivers
S_0000027b05100900 .scope module, "dut_div_fraction" "div_fraction" 3 45, 6 1 0, S_0000027b0511a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 16 "divisible";
    .port_info 3 /INPUT 16 "divider";
    .port_info 4 /OUTPUT 10 "fraction";
    .port_info 5 /OUTPUT 1 "load";
    .port_info 6 /INPUT 1 "ready";
    .port_info 7 /OUTPUT 1 "ready_stop";
v0000027b051289f0_0 .net "clk", 0 0, v0000027b0518e030_0;  alias, 1 drivers
v0000027b05128b30_0 .var "cnt", 3 0;
v0000027b0518b440_0 .net "divider", 15 0, v0000027b05128130_0;  alias, 1 drivers
v0000027b0518c660_0 .net "divisible", 15 0, v0000027b051286d0_0;  alias, 1 drivers
v0000027b0518c3e0_0 .var "fraction", 9 0;
v0000027b0518b580_0 .var "load", 0 0;
v0000027b0518cd40_0 .net "ready", 0 0, L_0000027b05120a10;  alias, 1 drivers
v0000027b0518b300_0 .var "ready_stop", 0 0;
v0000027b0518c020_0 .var "reg_divider", 9 0;
v0000027b0518b3a0_0 .var "reg_quotient", 9 0;
v0000027b0518b800_0 .var "remains", 9 0;
v0000027b0518bc60_0 .net "res", 0 0, v0000027b0518edf0_0;  alias, 1 drivers
S_0000027b05100a90 .scope module, "dut_out" "shift_register_right" 3 47, 7 1 0, S_0000027b0511a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sign";
    .port_info 1 /INPUT 5 "exponent";
    .port_info 2 /INPUT 10 "fraction";
    .port_info 3 /OUTPUT 1 "out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "res";
    .port_info 6 /OUTPUT 1 "tready";
    .port_info 7 /INPUT 1 "load";
    .port_info 8 /OUTPUT 1 "load_done";
v0000027b0518b940_0 .net "clk", 0 0, v0000027b0518e030_0;  alias, 1 drivers
v0000027b0518bd00_0 .var "cnt", 3 0;
v0000027b0518c340_0 .var "dout", 15 0;
v0000027b0518cde0_0 .net "exponent", 4 0, v0000027b0518cac0_0;  alias, 1 drivers
v0000027b0518bee0_0 .net "fraction", 9 0, v0000027b0518c3e0_0;  alias, 1 drivers
v0000027b0518bda0_0 .net "load", 0 0, L_0000027b05120ee0;  alias, 1 drivers
v0000027b0518c160_0 .var "load_done", 0 0;
v0000027b0518be40_0 .var "out", 0 0;
v0000027b0518b4e0_0 .net "res", 0 0, v0000027b0518edf0_0;  alias, 1 drivers
v0000027b0518ce80_0 .net "sign", 0 0, v0000027b0518ca20_0;  alias, 1 drivers
v0000027b0518c520_0 .var "tready", 0 0;
S_0000027b050ae350 .scope module, "dut_summator" "summator" 3 43, 8 1 0, S_0000027b0511a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 16 "divisible";
    .port_info 3 /INPUT 16 "divider";
    .port_info 4 /OUTPUT 1 "sign";
    .port_info 5 /OUTPUT 5 "exponent";
    .port_info 6 /OUTPUT 1 "load";
    .port_info 7 /INPUT 1 "ready";
    .port_info 8 /OUTPUT 1 "ready_stop";
v0000027b0518b260_0 .net "clk", 0 0, v0000027b0518e030_0;  alias, 1 drivers
v0000027b0518b8a0_0 .net "divider", 15 0, v0000027b05128130_0;  alias, 1 drivers
v0000027b0518b620_0 .net "divisible", 15 0, v0000027b051286d0_0;  alias, 1 drivers
v0000027b0518cac0_0 .var "exponent", 4 0;
v0000027b0518b9e0_0 .var "load", 0 0;
v0000027b0518c5c0_0 .net "ready", 0 0, L_0000027b05120f50;  alias, 1 drivers
v0000027b0518c980_0 .var "ready_stop", 0 0;
v0000027b0518b6c0_0 .var "reg_divider", 15 0;
v0000027b0518c700_0 .var "reg_divisible", 15 0;
v0000027b0518bf80_0 .net "res", 0 0, v0000027b0518edf0_0;  alias, 1 drivers
v0000027b0518ca20_0 .var "sign", 0 0;
    .scope S_0000027b0511a3b0;
T_0 ;
    %wait E_0000027b0512e310;
    %load/vec4 v0000027b05128590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027b05128a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b05128bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027b051284f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027b05128a90_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000027b05128450_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027b05128a90_0, 0;
    %load/vec4 v0000027b05128bd0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000027b05128bd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027b05128bd0_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0000027b05128a90_0;
    %assign/vec4 v0000027b05128810_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b05128bd0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027b05103160;
T_1 ;
    %wait E_0000027b0512e310;
    %load/vec4 v0000027b05128270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027b05128770_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b05128e50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027b051283b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000027b05128770_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000027b05128d10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027b05128770_0, 0;
    %load/vec4 v0000027b05128e50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000027b05128e50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000027b05128e50_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0000027b05128770_0;
    %assign/vec4 v0000027b05128ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b05128e50_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027b051032f0;
T_2 ;
    %wait E_0000027b0512e310;
    %load/vec4 v0000027b05128950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027b051286d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027b05128130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b051288b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027b05128310_0;
    %load/vec4 v0000027b051281d0_0;
    %cmp/u;
    %jmp/0xz  T_2.2, 5;
    %load/vec4 v0000027b051281d0_0;
    %assign/vec4 v0000027b051286d0_0, 0;
    %load/vec4 v0000027b05128310_0;
    %assign/vec4 v0000027b05128130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b051288b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000027b051281d0_0;
    %load/vec4 v0000027b05128310_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0000027b05128310_0;
    %assign/vec4 v0000027b051286d0_0, 0;
    %load/vec4 v0000027b051281d0_0;
    %assign/vec4 v0000027b05128130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b051288b0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027b051286d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027b05128130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b051288b0_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027b050ae350;
T_3 ;
    %wait E_0000027b0512e310;
    %load/vec4 v0000027b0518bf80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518ca20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027b0518cac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518c980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027b0518c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027b0518b8a0_0;
    %assign/vec4 v0000027b0518b6c0_0, 0;
    %load/vec4 v0000027b0518b620_0;
    %assign/vec4 v0000027b0518c700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b0518c980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b9e0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000027b0518b620_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000027b0518b8a0_0;
    %parti/s 1, 15, 5;
    %xor;
    %assign/vec4 v0000027b0518ca20_0, 0;
    %load/vec4 v0000027b0518b620_0;
    %parti/s 5, 10, 5;
    %load/vec4 v0000027b0518b8a0_0;
    %parti/s 5, 10, 5;
    %sub;
    %addi 15, 0, 5;
    %assign/vec4 v0000027b0518cac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b0518b9e0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027b05100900;
T_4 ;
    %wait E_0000027b0512e310;
    %load/vec4 v0000027b0518bc60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027b0518c3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b580_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027b0518b3a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027b0518c020_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027b0518b800_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027b05128b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b300_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027b0518cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027b05128b30_0, 0;
    %load/vec4 v0000027b0518b440_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0000027b0518c020_0, 0;
    %load/vec4 v0000027b0518c660_0;
    %parti/s 9, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b800_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027b0518b3a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b0518b300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b580_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000027b05128b30_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %jmp/0 T_4.6, 5;
    %load/vec4 v0000027b0518b300_0;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027b05128b30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027b05128b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b580_0, 0;
    %load/vec4 v0000027b0518b800_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %load/vec4 v0000027b0518b800_0;
    %load/vec4 v0000027b0518c020_0;
    %sub;
    %assign/vec4 v0000027b0518b800_0, 0;
    %load/vec4 v0000027b0518b800_0;
    %parti/s 9, 0, 2;
    %pad/u 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027b0518b800_0, 0;
    %load/vec4 v0000027b0518b3a0_0;
    %parti/s 9, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0000027b0518b3a0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0000027b0518b800_0;
    %load/vec4 v0000027b0518c020_0;
    %add;
    %assign/vec4 v0000027b0518b800_0, 0;
    %load/vec4 v0000027b0518b800_0;
    %parti/s 9, 0, 2;
    %pad/u 10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000027b0518b800_0, 0;
    %load/vec4 v0000027b0518b3a0_0;
    %parti/s 9, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b3a0_0, 0;
T_4.8 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000027b05128b30_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v0000027b0518b3a0_0;
    %assign/vec4 v0000027b0518c3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b0518b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518b300_0, 0;
T_4.9 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027b05100a90;
T_5 ;
    %wait E_0000027b0512e310;
    %load/vec4 v0000027b0518b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518be40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027b0518c340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518c520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518c160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027b0518bd00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027b0518bda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027b0518ce80_0;
    %load/vec4 v0000027b0518cde0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027b0518bee0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027b0518c340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b0518c160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027b0518bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518c520_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000027b0518bd00_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0000027b0518bd00_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027b0518bd00_0, 0;
    %load/vec4 v0000027b0518c340_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000027b0518be40_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000027b0518c340_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027b0518c340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027b0518c520_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027b0518bd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518be40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518c160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027b0518c520_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027b05132f30;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518e030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518edf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518dbd0_0, 0, 1;
    %vpi_call 2 19 "$display", "Running testbench" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000027b05132f30;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0000027b0518e030_0;
    %nor/r;
    %store/vec4 v0000027b0518e030_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027b05132f30;
T_8 ;
    %pushi/vec4 2, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0000027b0518edf0_0;
    %inv;
    %store/vec4 v0000027b0518edf0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0000027b05132f30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027b0518d130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518d1d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027b0518dbd0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000027b05132f30;
T_10 ;
    %vpi_call 2 134 "$monitor", "At time %t 'A'=%b and 'B'=%b and 'res'=%d and 'tvalid'=%d and 'out'=%b", $time, v0000027b0518d130_0, v0000027b0518d1d0_0, v0000027b0518edf0_0, v0000027b0518dbd0_0, v0000027b0518ead0_0 {0 0 0};
    %delay 3000, 0;
    %vpi_call 2 135 "$display", "Testbench is OK!" {0 0 0};
    %vpi_call 2 136 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000027b05132f30;
T_11 ;
    %vpi_call 2 140 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call 2 141 "$dumpvars" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "tb_top.v";
    "./ALU_top.v";
    "./shift_register_left.v";
    "./comparator.v";
    "./div_fraction.v";
    "./shift_register_right.v";
    "./summator.v";
