============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Mon Sep 19 15:11:47 2022

   Run on =     DESKTOP-DRS13TT
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 24 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (695 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_pwm/pwm0/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm1/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm2/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm3/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm4/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm5/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm6/clk_div" drives clk pins.
SYN-4024 : Net "u_ahb_pwm/pwm7/clk_div" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm0/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm1/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm2/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm3/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm4/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm5/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm6/clk_div as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/pwm7/clk_div as clock net
SYN-4026 : Tagged 10 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm0/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm1/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm2/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm3/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm4/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm5/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm6/clk_div to drive 34 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_pwm/pwm7/clk_div to drive 34 clock pins.
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2345 instances
RUN-0007 : 821 luts, 957 seqs, 339 mslices, 189 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 3168 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2121 nets have 2 pins
RUN-1001 : 911 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 49 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     58      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     264     
RUN-1001 :   Yes  |  No   |  Yes  |     600     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  29   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 30
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2343 instances, 821 luts, 957 seqs, 528 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-0007 : Cell area utilization is 32%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 11730, tnet num: 3166, tinst num: 2343, tnode num: 15170, tedge num: 19853.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3166 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.193326s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (105.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 381508
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 32%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 239955, overlap = 35.75
PHY-3002 : Step(2): len = 169992, overlap = 37.5625
PHY-3002 : Step(3): len = 128941, overlap = 57.8438
PHY-3002 : Step(4): len = 105791, overlap = 94
PHY-3002 : Step(5): len = 88733.1, overlap = 124.312
PHY-3002 : Step(6): len = 75306.7, overlap = 162.219
PHY-3002 : Step(7): len = 66697.3, overlap = 184.844
PHY-3002 : Step(8): len = 62478.2, overlap = 194.125
PHY-3002 : Step(9): len = 56972.9, overlap = 202.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.67068e-06
PHY-3002 : Step(10): len = 64407.5, overlap = 162
PHY-3002 : Step(11): len = 66730.7, overlap = 160.219
PHY-3002 : Step(12): len = 66696.3, overlap = 158.469
PHY-3002 : Step(13): len = 65671.6, overlap = 131.625
PHY-3002 : Step(14): len = 67908, overlap = 125.156
PHY-3002 : Step(15): len = 68513.5, overlap = 115.344
PHY-3002 : Step(16): len = 67174.3, overlap = 109.188
PHY-3002 : Step(17): len = 66937.7, overlap = 104.344
PHY-3002 : Step(18): len = 67616.2, overlap = 101.188
PHY-3002 : Step(19): len = 68347.3, overlap = 98.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.34136e-06
PHY-3002 : Step(20): len = 68919.3, overlap = 78.4375
PHY-3002 : Step(21): len = 69417.3, overlap = 77.1562
PHY-3002 : Step(22): len = 72380.3, overlap = 61.1562
PHY-3002 : Step(23): len = 73730.1, overlap = 46.2188
PHY-3002 : Step(24): len = 74226.3, overlap = 38.7188
PHY-3002 : Step(25): len = 74840.1, overlap = 32.0938
PHY-3002 : Step(26): len = 76031, overlap = 24.6875
PHY-3002 : Step(27): len = 76455.5, overlap = 21.7188
PHY-3002 : Step(28): len = 74887.9, overlap = 27.7812
PHY-3002 : Step(29): len = 74192.7, overlap = 21.9375
PHY-3002 : Step(30): len = 74384.1, overlap = 22.625
PHY-3002 : Step(31): len = 73196.8, overlap = 22.9688
PHY-3002 : Step(32): len = 72859.6, overlap = 20.3438
PHY-3002 : Step(33): len = 73121.6, overlap = 38.1562
PHY-3002 : Step(34): len = 72528.5, overlap = 40.5625
PHY-3002 : Step(35): len = 69336.1, overlap = 28.6875
PHY-3002 : Step(36): len = 69110.9, overlap = 31.0938
PHY-3002 : Step(37): len = 68609.1, overlap = 46.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.06827e-05
PHY-3002 : Step(38): len = 68817.5, overlap = 22.4062
PHY-3002 : Step(39): len = 70062.5, overlap = 20.3125
PHY-3002 : Step(40): len = 70696.4, overlap = 19.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.13655e-05
PHY-3002 : Step(41): len = 74448.9, overlap = 12.6562
PHY-3002 : Step(42): len = 76940.3, overlap = 10.9688
PHY-3002 : Step(43): len = 77175.7, overlap = 8
PHY-3002 : Step(44): len = 75087, overlap = 6.28125
PHY-3002 : Step(45): len = 74837, overlap = 5.125
PHY-3002 : Step(46): len = 74698.8, overlap = 7.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.27309e-05
PHY-3002 : Step(47): len = 79612.6, overlap = 4.9375
PHY-3002 : Step(48): len = 81678.1, overlap = 2.96875
PHY-3002 : Step(49): len = 84065.9, overlap = 3.03125
PHY-3002 : Step(50): len = 84578.5, overlap = 2.71875
PHY-3002 : Step(51): len = 82649.8, overlap = 2.96875
PHY-3002 : Step(52): len = 80848.1, overlap = 2.75
PHY-3002 : Step(53): len = 80511.7, overlap = 2.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.54618e-05
PHY-3002 : Step(54): len = 85778.8, overlap = 3.0625
PHY-3002 : Step(55): len = 88190.5, overlap = 2.9375
PHY-3002 : Step(56): len = 90084.7, overlap = 1.65625
PHY-3002 : Step(57): len = 90731.7, overlap = 1
PHY-3002 : Step(58): len = 90150.4, overlap = 0.6875
PHY-3002 : Step(59): len = 89510.4, overlap = 0.6875
PHY-3002 : Step(60): len = 88868, overlap = 0.75
PHY-3002 : Step(61): len = 88637.7, overlap = 1
PHY-3002 : Step(62): len = 88360.4, overlap = 1.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000170924
PHY-3002 : Step(63): len = 90329.8, overlap = 1.5625
PHY-3002 : Step(64): len = 92876.6, overlap = 1.8125
PHY-3002 : Step(65): len = 93387, overlap = 1.875
PHY-3002 : Step(66): len = 93620.7, overlap = 1.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000341847
PHY-3002 : Step(67): len = 94629.8, overlap = 1.5625
PHY-3002 : Step(68): len = 96108.1, overlap = 1.3125
PHY-3002 : Step(69): len = 98486.9, overlap = 1.1875
PHY-3002 : Step(70): len = 99586.4, overlap = 1.75
PHY-3002 : Step(71): len = 100388, overlap = 1.125
PHY-3002 : Step(72): len = 100910, overlap = 1
PHY-3002 : Step(73): len = 100651, overlap = 1
PHY-3002 : Step(74): len = 99991.5, overlap = 1
PHY-3002 : Step(75): len = 99617.9, overlap = 0.75
PHY-3002 : Step(76): len = 99487.2, overlap = 0.1875
PHY-3002 : Step(77): len = 98901.4, overlap = 0.1875
PHY-3002 : Step(78): len = 98554.3, overlap = 0.1875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000674648
PHY-3002 : Step(79): len = 99632.8, overlap = 0.1875
PHY-3002 : Step(80): len = 101349, overlap = 0.1875
PHY-3002 : Step(81): len = 102799, overlap = 0.3125
PHY-3002 : Step(82): len = 103457, overlap = 0.3125
PHY-3002 : Step(83): len = 103640, overlap = 0.1875
PHY-3002 : Step(84): len = 103684, overlap = 0.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0013493
PHY-3002 : Step(85): len = 104371, overlap = 0.1875
PHY-3002 : Step(86): len = 105286, overlap = 0.3125
PHY-3002 : Step(87): len = 105679, overlap = 0.3125
PHY-3002 : Step(88): len = 105985, overlap = 0.1875
PHY-3002 : Step(89): len = 106058, overlap = 0.1875
PHY-3002 : Step(90): len = 106138, overlap = 0.1875
PHY-3002 : Step(91): len = 106402, overlap = 0.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001101s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (1419.0%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3168.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 124240, over cnt = 515(4%), over = 1783, worst = 16
PHY-1001 : End global iterations;  0.107000s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (116.8%)

PHY-1001 : Congestion index: top1 = 61.18, top5 = 48.61, top10 = 42.20, top15 = 37.88.
PHY-3001 : End congestion estimation;  0.134844s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3166 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039884s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.08242e-05
PHY-3002 : Step(92): len = 95562.4, overlap = 2.65625
PHY-3002 : Step(93): len = 91218.5, overlap = 13.9062
PHY-3002 : Step(94): len = 90596.3, overlap = 18.625
PHY-3002 : Step(95): len = 87999.2, overlap = 19.4062
PHY-3002 : Step(96): len = 87052.7, overlap = 16.0312
PHY-3002 : Step(97): len = 87379, overlap = 16.1562
PHY-3002 : Step(98): len = 87567.2, overlap = 16.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.16483e-05
PHY-3002 : Step(99): len = 87639.8, overlap = 16.4688
PHY-3002 : Step(100): len = 88168.5, overlap = 17.375
PHY-3002 : Step(101): len = 88140.2, overlap = 16.4375
PHY-3002 : Step(102): len = 88337.7, overlap = 14.7188
PHY-3002 : Step(103): len = 88541.6, overlap = 14.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.32966e-05
PHY-3002 : Step(104): len = 90702.2, overlap = 12.3438
PHY-3002 : Step(105): len = 92163.9, overlap = 12.0938
PHY-3002 : Step(106): len = 93991.3, overlap = 11.7188
PHY-3002 : Step(107): len = 94581.3, overlap = 9.78125
PHY-3002 : Step(108): len = 94681, overlap = 9.78125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 238/3168.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 113856, over cnt = 498(4%), over = 1821, worst = 18
PHY-1001 : End global iterations;  0.103811s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (180.6%)

PHY-1001 : Congestion index: top1 = 63.40, top5 = 49.27, top10 = 42.83, top15 = 38.53.
PHY-3001 : End congestion estimation;  0.128225s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (158.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3166 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038985s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.18111e-05
PHY-3002 : Step(109): len = 95625, overlap = 79.3125
PHY-3002 : Step(110): len = 95527.3, overlap = 61.3125
PHY-3002 : Step(111): len = 92881.3, overlap = 69.8438
PHY-3002 : Step(112): len = 92257.6, overlap = 74.0312
PHY-3002 : Step(113): len = 90874.5, overlap = 78.0625
PHY-3002 : Step(114): len = 90273.3, overlap = 83.5
PHY-3002 : Step(115): len = 89543.2, overlap = 73.2812
PHY-3002 : Step(116): len = 88104.4, overlap = 70.0625
PHY-3002 : Step(117): len = 86534.7, overlap = 76.75
PHY-3002 : Step(118): len = 84560.6, overlap = 77.1562
PHY-3002 : Step(119): len = 83558.7, overlap = 77.625
PHY-3002 : Step(120): len = 82980.4, overlap = 81.5312
PHY-3002 : Step(121): len = 82303.1, overlap = 88.9062
PHY-3002 : Step(122): len = 81873.6, overlap = 89.7188
PHY-3002 : Step(123): len = 81426.7, overlap = 95
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000123622
PHY-3002 : Step(124): len = 82135.8, overlap = 89.7188
PHY-3002 : Step(125): len = 83282, overlap = 86.5312
PHY-3002 : Step(126): len = 84028, overlap = 83.7812
PHY-3002 : Step(127): len = 84739, overlap = 84.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000226791
PHY-3002 : Step(128): len = 85407.3, overlap = 83.0625
PHY-3002 : Step(129): len = 87282.2, overlap = 75.375
PHY-3002 : Step(130): len = 88968.7, overlap = 73.0625
PHY-3002 : Step(131): len = 89779.5, overlap = 70.625
PHY-3002 : Step(132): len = 90333.4, overlap = 67.5938
PHY-3002 : Step(133): len = 90641.1, overlap = 68.0312
PHY-3002 : Step(134): len = 90732.6, overlap = 70.125
PHY-3002 : Step(135): len = 90690.8, overlap = 72.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000452274
PHY-3002 : Step(136): len = 91195.4, overlap = 72.4375
PHY-3002 : Step(137): len = 92394.9, overlap = 71.2188
PHY-3002 : Step(138): len = 93490.1, overlap = 69.25
PHY-3002 : Step(139): len = 94868.5, overlap = 64.0938
PHY-3002 : Step(140): len = 95771.6, overlap = 62.75
PHY-3002 : Step(141): len = 96434.6, overlap = 59.125
PHY-3002 : Step(142): len = 96820.7, overlap = 52.125
PHY-3002 : Step(143): len = 96919.6, overlap = 49.4062
PHY-3002 : Step(144): len = 96956.1, overlap = 48.9688
PHY-3002 : Step(145): len = 96914.6, overlap = 48.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000874334
PHY-3002 : Step(146): len = 97124.4, overlap = 48.9062
PHY-3002 : Step(147): len = 97799, overlap = 47.0312
PHY-3002 : Step(148): len = 98539.9, overlap = 45.9062
PHY-3002 : Step(149): len = 100066, overlap = 46.5
PHY-3002 : Step(150): len = 101393, overlap = 45.1562
PHY-3002 : Step(151): len = 101857, overlap = 45.75
PHY-3002 : Step(152): len = 101722, overlap = 45.6562
PHY-3002 : Step(153): len = 101429, overlap = 45.5625
PHY-3002 : Step(154): len = 101192, overlap = 46.0625
PHY-3002 : Step(155): len = 100930, overlap = 45.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00141482
PHY-3002 : Step(156): len = 101189, overlap = 45.4688
PHY-3002 : Step(157): len = 101502, overlap = 45.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 11730, tnet num: 3166, tinst num: 2343, tnode num: 15170, tedge num: 19853.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 45.28 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 132/3168.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 125016, over cnt = 508(4%), over = 1427, worst = 13
PHY-1001 : End global iterations;  0.118910s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (92.0%)

PHY-1001 : Congestion index: top1 = 51.74, top5 = 43.67, top10 = 39.53, top15 = 36.47.
PHY-1001 : End incremental global routing;  0.142878s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (98.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3166 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043046s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (108.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.214078s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (94.9%)

OPT-1001 : Current memory(MB): used = 196, reserve = 170, peak = 197.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2792/3168.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 125016, over cnt = 508(4%), over = 1427, worst = 13
PHY-1002 : len = 129888, over cnt = 307(2%), over = 683, worst = 10
PHY-1002 : len = 133024, over cnt = 137(1%), over = 317, worst = 10
PHY-1002 : len = 135376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.111685s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.9%)

PHY-1001 : Congestion index: top1 = 46.67, top5 = 40.48, top10 = 37.37, top15 = 35.14.
OPT-1001 : End congestion update;  0.135776s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3166 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030050s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.165902s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.6%)

OPT-1001 : Current memory(MB): used = 198, reserve = 171, peak = 198.
OPT-1001 : End physical optimization;  0.563923s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (99.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 821 LUT to BLE ...
SYN-4008 : Packed 821 LUT and 355 SEQ to BLE.
SYN-4003 : Packing 602 remaining SEQ's ...
SYN-4005 : Packed 403 SEQ with LUT/SLICE
SYN-4006 : 102 single LUT's are left
SYN-4006 : 199 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1020/1657 primitive instances ...
PHY-3001 : End packing;  0.048764s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 1116 instances
RUN-1001 : 539 mslices, 538 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2813 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1760 nets have 2 pins
RUN-1001 : 910 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 1114 instances, 1077 slices, 40 macros(528 instances: 339 mslices 189 lslices)
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 99985.8, Over = 61.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1625/2813.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 129800, over cnt = 191(1%), over = 243, worst = 5
PHY-1002 : len = 129848, over cnt = 76(0%), over = 94, worst = 3
PHY-1002 : len = 130328, over cnt = 30(0%), over = 39, worst = 3
PHY-1002 : len = 130728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118310s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 45.35, top5 = 40.92, top10 = 37.16, top15 = 34.52.
PHY-3001 : End congestion estimation;  0.147212s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (106.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9983, tnet num: 2811, tinst num: 1114, tnode num: 12350, tedge num: 17484.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2811 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.228055s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.66384e-05
PHY-3002 : Step(158): len = 91945.7, overlap = 71.5
PHY-3002 : Step(159): len = 89725, overlap = 76.5
PHY-3002 : Step(160): len = 87805.8, overlap = 80
PHY-3002 : Step(161): len = 87414.2, overlap = 82.25
PHY-3002 : Step(162): len = 86847.1, overlap = 77.25
PHY-3002 : Step(163): len = 85331.3, overlap = 76.75
PHY-3002 : Step(164): len = 84732.9, overlap = 76.25
PHY-3002 : Step(165): len = 83823.1, overlap = 80.75
PHY-3002 : Step(166): len = 83269.9, overlap = 85.75
PHY-3002 : Step(167): len = 82808.4, overlap = 90
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.32768e-05
PHY-3002 : Step(168): len = 84740.7, overlap = 84.5
PHY-3002 : Step(169): len = 86223.1, overlap = 83.25
PHY-3002 : Step(170): len = 88254.8, overlap = 77.25
PHY-3002 : Step(171): len = 88540.1, overlap = 70.5
PHY-3002 : Step(172): len = 88723.4, overlap = 68
PHY-3002 : Step(173): len = 88878.2, overlap = 64.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000181465
PHY-3002 : Step(174): len = 91479.2, overlap = 59.5
PHY-3002 : Step(175): len = 93969.5, overlap = 62.5
PHY-3002 : Step(176): len = 95748.7, overlap = 62.25
PHY-3002 : Step(177): len = 96465.5, overlap = 59.75
PHY-3002 : Step(178): len = 96431.2, overlap = 54.25
PHY-3002 : Step(179): len = 96569, overlap = 53.25
PHY-3002 : Step(180): len = 96821.3, overlap = 54.25
PHY-3002 : Step(181): len = 97256.5, overlap = 55.25
PHY-3002 : Step(182): len = 97549.5, overlap = 55.25
PHY-3002 : Step(183): len = 97975.8, overlap = 55.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00036293
PHY-3002 : Step(184): len = 99641.1, overlap = 55.75
PHY-3002 : Step(185): len = 101983, overlap = 52.5
PHY-3002 : Step(186): len = 103997, overlap = 48.75
PHY-3002 : Step(187): len = 105624, overlap = 47.5
PHY-3002 : Step(188): len = 106542, overlap = 43
PHY-3002 : Step(189): len = 106919, overlap = 42.5
PHY-3002 : Step(190): len = 106922, overlap = 42.75
PHY-3002 : Step(191): len = 106802, overlap = 42.75
PHY-3002 : Step(192): len = 106724, overlap = 43.5
PHY-3002 : Step(193): len = 106773, overlap = 39.5
PHY-3002 : Step(194): len = 106965, overlap = 41.25
PHY-3002 : Step(195): len = 107294, overlap = 42.5
PHY-3002 : Step(196): len = 107609, overlap = 42.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000664339
PHY-3002 : Step(197): len = 108583, overlap = 42
PHY-3002 : Step(198): len = 109693, overlap = 42
PHY-3002 : Step(199): len = 111662, overlap = 42.5
PHY-3002 : Step(200): len = 112952, overlap = 44
PHY-3002 : Step(201): len = 112975, overlap = 43.75
PHY-3002 : Step(202): len = 112928, overlap = 43.5
PHY-3002 : Step(203): len = 112974, overlap = 42
PHY-3002 : Step(204): len = 113195, overlap = 40.25
PHY-3002 : Step(205): len = 113312, overlap = 39
PHY-3002 : Step(206): len = 113398, overlap = 38.25
PHY-3002 : Step(207): len = 113524, overlap = 39.75
PHY-3002 : Step(208): len = 113567, overlap = 39
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00119195
PHY-3002 : Step(209): len = 114124, overlap = 39
PHY-3002 : Step(210): len = 115349, overlap = 39
PHY-3002 : Step(211): len = 116685, overlap = 37.25
PHY-3002 : Step(212): len = 117183, overlap = 37
PHY-3002 : Step(213): len = 117183, overlap = 38
PHY-3002 : Step(214): len = 117127, overlap = 37.5
PHY-3002 : Step(215): len = 117119, overlap = 37.75
PHY-3002 : Step(216): len = 117253, overlap = 38.25
PHY-3002 : Step(217): len = 117476, overlap = 38
PHY-3002 : Step(218): len = 117806, overlap = 38
PHY-3002 : Step(219): len = 118001, overlap = 38
PHY-3002 : Step(220): len = 118123, overlap = 37.5
PHY-3002 : Step(221): len = 118164, overlap = 38.25
PHY-3002 : Step(222): len = 118209, overlap = 38.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00207946
PHY-3002 : Step(223): len = 118547, overlap = 37.5
PHY-3002 : Step(224): len = 118983, overlap = 36.75
PHY-3002 : Step(225): len = 119198, overlap = 35.25
PHY-3002 : Step(226): len = 119452, overlap = 35.5
PHY-3002 : Step(227): len = 119596, overlap = 34.75
PHY-3002 : Step(228): len = 119792, overlap = 34.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.606131s wall, 0.406250s user + 1.187500s system = 1.593750s CPU (262.9%)

PHY-3001 : Trial Legalized: Len = 120641
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/2813.
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 147120, over cnt = 234(2%), over = 331, worst = 4
PHY-1002 : len = 147848, over cnt = 112(1%), over = 149, worst = 4
PHY-1002 : len = 148736, over cnt = 62(0%), over = 79, worst = 3
PHY-1002 : len = 149600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.175374s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (124.7%)

PHY-1001 : Congestion index: top1 = 43.54, top5 = 37.43, top10 = 34.62, top15 = 32.42.
PHY-3001 : End congestion estimation;  0.207309s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (128.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2811 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.037125s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000110571
PHY-3002 : Step(229): len = 112554, overlap = 18.5
PHY-3002 : Step(230): len = 109319, overlap = 23
PHY-3002 : Step(231): len = 108791, overlap = 23
PHY-3002 : Step(232): len = 108434, overlap = 24
PHY-3002 : Step(233): len = 108350, overlap = 24
PHY-3002 : Step(234): len = 107909, overlap = 24.25
PHY-3002 : Step(235): len = 107782, overlap = 25
PHY-3002 : Step(236): len = 107488, overlap = 23.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000219803
PHY-3002 : Step(237): len = 109001, overlap = 20.25
PHY-3002 : Step(238): len = 109553, overlap = 21.25
PHY-3002 : Step(239): len = 109979, overlap = 21.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000439605
PHY-3002 : Step(240): len = 110691, overlap = 20.5
PHY-3002 : Step(241): len = 111407, overlap = 19.25
PHY-3002 : Step(242): len = 112161, overlap = 20.5
PHY-3002 : Step(243): len = 112498, overlap = 16.75
PHY-3002 : Step(244): len = 112763, overlap = 17.25
PHY-3002 : Step(245): len = 112981, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 113669, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 930 tiles.
PHY-3001 : End spreading;  0.004246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 113711, Over = 0
RUN-1003 : finish command "place" in  8.657880s wall, 10.156250s user + 10.687500s system = 20.843750s CPU (240.7%)

RUN-1004 : used memory is 170 MB, reserved memory is 147 MB, peak memory is 205 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 24 thread(s)
RUN-1001 : There are total 1116 instances
RUN-1001 : 539 mslices, 538 lslices, 25 pads, 0 brams, 0 dsps
RUN-1001 : There are total 2813 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 1760 nets have 2 pins
RUN-1001 : 910 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9983, tnet num: 2811, tinst num: 1114, tnode num: 12350, tedge num: 17484.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 539 mslices, 538 lslices, 25 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2811 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 24 thread ...
PHY-1002 : len = 137944, over cnt = 219(1%), over = 287, worst = 4
PHY-1002 : len = 138512, over cnt = 124(1%), over = 149, worst = 4
PHY-1002 : len = 139944, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 140040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.168120s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (111.5%)

PHY-1001 : Congestion index: top1 = 46.32, top5 = 37.91, top10 = 34.03, top15 = 31.85.
PHY-1001 : End global routing;  0.200491s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 231, reserve = 205, peak = 248.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/pwm7/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm7/clk_div
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_pwm/pwm0/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm0/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm1/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm1/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm2/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm2/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm3/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm3/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm4/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm4/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm6/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm6/clk_div
PHY-1001 : clock net u_ahb_pwm/pwm5/clk_div_syn_3 will be merged with clock u_ahb_pwm/pwm5/clk_div
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 319, reserve = 294, peak = 319.
PHY-1001 : End build detailed router design. 1.043351s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (98.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 29120, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 0.628467s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (101.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 29280, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.094863s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 331, reserve = 307, peak = 331.
PHY-1001 : End phase 1; 0.725049s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Patch 1065 net; 1.898637s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (100.4%)

PHY-1022 : len = 216112, over cnt = 143(0%), over = 144, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 332, reserve = 308, peak = 332.
PHY-1001 : End initial routed; 2.472421s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (107.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2301(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.267192s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 336, reserve = 312, peak = 336.
PHY-1001 : End phase 2; 2.739657s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (106.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 216112, over cnt = 143(0%), over = 144, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.004356s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (358.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 215896, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.200660s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 215904, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.030147s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 215928, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.014108s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2301(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.266095s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-1001 : 57 feed throughs used by 19 nets
PHY-1001 : End commit to database; 0.195292s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.0%)

PHY-1001 : Current memory(MB): used = 351, reserve = 328, peak = 351.
PHY-1001 : End phase 3; 0.738986s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (99.4%)

PHY-1003 : Routed, final wirelength = 215928
PHY-1001 : Current memory(MB): used = 352, reserve = 328, peak = 352.
PHY-1001 : End export database. 0.004546s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.328723s wall, 5.484375s user + 0.031250s system = 5.515625s CPU (103.5%)

RUN-1003 : finish command "route" in  5.779591s wall, 5.968750s user + 0.031250s system = 6.000000s CPU (103.8%)

RUN-1004 : used memory is 300 MB, reserved memory is 278 MB, peak memory is 352 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     1886   out of   5824   32.38%
#reg                      965   out of   5824   16.57%
#le                      2085
  #lut only              1120   out of   2085   53.72%
  #reg only               199   out of   2085    9.54%
  #lut&reg                766   out of   2085   36.74%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                  Type               DriverType         Driver                             Fanout
#1        u_pll/clk0_buf            GCLK               pll                u_pll/pll_inst.clkc0               408
#2        u_ahb_pwm/pwm7/clk_div    GCLK               lslice             u_ahb_pwm/pwm7/clk_div_syn_7.f1    20
#3        u_ahb_pwm/pwm0/clk_div    GCLK               lslice             u_ahb_pwm/pwm0/clk_div_syn_7.f1    19
#4        u_ahb_pwm/pwm1/clk_div    GCLK               lslice             u_ahb_pwm/pwm1/clk_div_syn_7.f1    19
#5        u_ahb_pwm/pwm2/clk_div    GCLK               mslice             u_ahb_pwm/pwm2/clk_div_syn_7.f1    19
#6        u_ahb_pwm/pwm3/clk_div    GCLK               mslice             u_ahb_pwm/pwm3/clk_div_syn_7.f0    19
#7        u_ahb_pwm/pwm4/clk_div    GCLK               mslice             u_ahb_pwm/pwm4/clk_div_syn_7.f1    19
#8        u_ahb_pwm/pwm5/clk_div    GCLK               lslice             u_ahb_pwm/pwm5/clk_div_syn_7.f1    19
#9        u_ahb_pwm/pwm6/clk_div    GCLK               lslice             u_ahb_pwm/pwm6/clk_div_syn_7.f1    19
#10       I_clk_25m_dup_1           GCLK               io                 I_clk_25m_syn_2.di                 1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         H3        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
   O_pwm[7]      OUTPUT        B11        LVCMOS18           8            NONE       NONE    
   O_pwm[6]      OUTPUT        B10        LVCMOS18           8            NONE       NONE    
   O_pwm[5]      OUTPUT        A11        LVCMOS18           8            NONE       NONE    
   O_pwm[4]      OUTPUT        A10        LVCMOS18           8            NONE       NONE    
   O_pwm[3]      OUTPUT        F11        LVCMOS18           8            NONE       NONE    
   O_pwm[2]      OUTPUT        E11        LVCMOS18           8            NONE       NONE    
   O_pwm[1]      OUTPUT        C11        LVCMOS18           8            NONE       NONE    
   O_pwm[0]      OUTPUT        C10        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------+
|Instance    |Module  |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------+
|top         |SF1_SOC |2085   |1358    |528     |965     |0       |0       |
|  u_SF1_MCU |SF1_MCU |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm |2085   |1358    |528     |965     |0       |0       |
|    pwm0    |counter |177    |114     |63      |43      |0       |0       |
|    pwm1    |counter |175    |112     |63      |41      |0       |0       |
|    pwm2    |counter |170    |107     |63      |47      |0       |0       |
|    pwm3    |counter |178    |115     |63      |50      |0       |0       |
|    pwm4    |counter |175    |112     |63      |47      |0       |0       |
|    pwm5    |counter |181    |118     |63      |48      |0       |0       |
|    pwm6    |counter |167    |104     |63      |45      |0       |0       |
|    pwm7    |counter |222    |135     |87      |48      |0       |0       |
|  u_pll     |pll     |0      |0       |0       |0       |0       |0       |
+--------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1741  
    #2          2       568   
    #3          3       310   
    #4          4        31   
    #5        5-10       48   
    #6        11-50      77   
    #7       51-100      1    
    #8       101-500     3    
  Average     2.37            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 24 threads.
BIT-1002 : Init instances completely, inst num: 1114
BIT-1002 : Init pips with 24 threads.
BIT-1002 : Init pips completely, net num: 2813, pip num: 22102
BIT-1002 : Init feedthrough with 24 threads.
BIT-1002 : Init feedthrough completely, num: 57
BIT-1003 : Multithreading accelaration with 24 threads.
BIT-1003 : Generate bitstream completely, there are 1018 valid insts, and 65813 bits set as '1'.
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  2.124601s wall, 35.390625s user + 0.000000s system = 35.390625s CPU (1665.8%)

RUN-1004 : used memory is 297 MB, reserved memory is 275 MB, peak memory is 532 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220919_151147.log"
