Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Nov 16 09:37:16 2023
| Host         : LAPTOP-UV5HGDQN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flip_t_fil_control_sets_placed.rpt
| Design       : flip_t_fil
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    34 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             376 |           92 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |             232 |           78 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             253 |           61 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                 Enable Signal                                                                 |                                               Set/Reset Signal                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u_clk_wiz_0/inst/clk_out1                                    |                                                                                                                                               | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy           |                2 |              3 |
|  u_clk_wiz_0/inst/clk_out1                                    |                                                                                                                                               | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0] |                2 |              4 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/E[0]                                                                                   | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/E[0]                                                                                               | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/rd_addr_reg[3][0]                                                                                  | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                1 |              4 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_addr[3]_i_1__0_n_0                                                                  | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                1 |              4 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/sm_cnt[4]_i_1_n_0                                                                                 |                1 |              4 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]  |                2 |              4 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/ver_output_reg[16]_i_1_n_0                                                                        |                2 |              7 |
| ~u_mwfil_chiftop/u_mwfil_chifcore/u_controller/wr_addr_reg[3] |                                                                                                                                               | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                4 |              8 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/dout[7]_i_1_n_0                                                                                    | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                3 |              8 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_jtag_mac/u_post_chif_fifo/shiftreg_reg[7][0]                                                                                                |                                                                                                              |                3 |              8 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                       | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                 |                1 |              8 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_jtag_mac/E[0]                                                                                                                               | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/counter[9]_i_1_n_0                                    |                3 |             10 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/sys_rst                                                                                           |                7 |             12 |
|  TCK_BUFG                                                     | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]  |                3 |             12 |
|  TCK_BUFG                                                     | u_jtag_mac/rd_len0                                                                                                                            | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                4 |             13 |
|  TCK_BUFG                                                     | u_jtag_mac/wr_len0                                                                                                                            | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                3 |             13 |
|  TCK_BUFG                                                     | u_jtag_mac/act_rd_len0                                                                                                                        | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                4 |             13 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy          |                5 |             15 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/act_rd_cnt[1]                                                                                     |                4 |             15 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/ver_act_rd_cnt[1]                                                                                 |                4 |             15 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_jtag_mac/act_wr_cnt[15]_i_1_n_0                                                                            |                4 |             15 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_jtag_mac/simcycle_rd_en_d1                                                                                                                  | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |                5 |             16 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/E[0]                                                                                   |                                                                                                              |                2 |             16 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_mwfil_chiftop/u_mwfil_chifcore/u_dut2bus/E[0]                                                                                               |                                                                                                              |                2 |             16 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                       | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy           |                5 |             24 |
|  TCK_BUFG                                                     | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                      | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_busy          |                5 |             24 |
|  u_clk_wiz_0/inst/clk_out1                                    |                                                                                                                                               | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |               16 |             43 |
|  u_clk_wiz_0/inst/clk_out1                                    | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1_reg[11] | u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0] |               11 |             48 |
|  TCK_BUFG                                                     | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1_reg[11]  | u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0]  |               10 |             48 |
|  TCK_BUFG                                                     |                                                                                                                                               | u_mwfil_chiftop/u_dut/u_flip_t/data_out_reg[7]_0                                                             |               29 |             95 |
|  TCK_BUFG                                                     |                                                                                                                                               |                                                                                                              |               51 |            188 |
|  u_clk_wiz_0/inst/clk_out1                                    |                                                                                                                                               |                                                                                                              |               47 |            195 |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     7 |
| 7      |                     1 |
| 8      |                     4 |
| 10     |                     1 |
| 12     |                     2 |
| 13     |                     3 |
| 15     |                     4 |
| 16+    |                    11 |
+--------+-----------------------+


