--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.174ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X13Y42.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.047 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X15Y23.C2      net (fanout=90)       2.998   SW_OK<5>
    SLICE_X15Y23.CMUX    Tilo                  0.244   U1/mips/mdr/q<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X12Y40.D1      net (fanout=13)       1.048   Disp_num<30>
    SLICE_X12Y40.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X12Y41.B1      net (fanout=2)        0.456   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X12Y41.B       Tilo                  0.043   U6/XLXN_390<1>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X12Y41.A4      net (fanout=1)        0.244   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X12Y41.A       Tilo                  0.043   U6/XLXN_390<1>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X13Y42.D1      net (fanout=1)        0.444   U6/XLXN_390<4>
    SLICE_X13Y42.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X13Y42.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X13Y42.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      6.024ns (0.684ns logic, 5.340ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.959ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.047 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X15Y23.D3      net (fanout=90)       2.935   SW_OK<5>
    SLICE_X15Y23.CMUX    Topdc                 0.242   U1/mips/mdr/q<30>
                                                       U5/MUX1_DispData/Mmux_o_423
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X12Y40.D1      net (fanout=13)       1.048   Disp_num<30>
    SLICE_X12Y40.D       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X12Y41.B1      net (fanout=2)        0.456   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X12Y41.B       Tilo                  0.043   U6/XLXN_390<1>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X12Y41.A4      net (fanout=1)        0.244   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X12Y41.A       Tilo                  0.043   U6/XLXN_390<1>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X13Y42.D1      net (fanout=1)        0.444   U6/XLXN_390<4>
    SLICE_X13Y42.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X13Y42.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X13Y42.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.959ns (0.682ns logic, 5.277ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.841ns (Levels of Logic = 6)
  Clock Path Skew:      -0.115ns (1.047 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X15Y23.C2      net (fanout=90)       2.998   SW_OK<5>
    SLICE_X15Y23.CMUX    Tilo                  0.244   U1/mips/mdr/q<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X12Y40.A3      net (fanout=13)       0.952   Disp_num<30>
    SLICE_X12Y40.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_26
                                                       U6/SM1/HTS0/MSEG/XLXI_5
    SLICE_X12Y41.B3      net (fanout=2)        0.369   U6/SM1/HTS0/MSEG/XLXN_119
    SLICE_X12Y41.B       Tilo                  0.043   U6/XLXN_390<1>
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X12Y41.A4      net (fanout=1)        0.244   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X12Y41.A       Tilo                  0.043   U6/XLXN_390<1>
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X13Y42.D1      net (fanout=1)        0.444   U6/XLXN_390<4>
    SLICE_X13Y42.D       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X13Y42.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X13Y42.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (0.684ns logic, 5.157ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X19Y38.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.999ns (Levels of Logic = 6)
  Clock Path Skew:      -0.119ns (1.043 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X11Y21.C5      net (fanout=90)       2.877   SW_OK<5>
    SLICE_X11Y21.CMUX    Tilo                  0.244   U1/mips/IR/q<19>
                                                       U5/MUX1_DispData/Mmux_o_310
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X18Y35.A1      net (fanout=13)       0.980   Disp_num<19>
    SLICE_X18Y35.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X18Y36.B2      net (fanout=2)        0.536   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X18Y36.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X18Y36.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X18Y36.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X19Y38.D1      net (fanout=1)        0.528   U6/XLXN_390<28>
    SLICE_X19Y38.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X19Y38.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X19Y38.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (0.684ns logic, 5.315ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.119ns (1.043 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X11Y21.D5      net (fanout=90)       2.875   SW_OK<5>
    SLICE_X11Y21.CMUX    Topdc                 0.242   U1/mips/IR/q<19>
                                                       U5/MUX1_DispData/Mmux_o_410
                                                       U5/MUX1_DispData/Mmux_o_2_f7_9
    SLICE_X18Y35.A1      net (fanout=13)       0.980   Disp_num<19>
    SLICE_X18Y35.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS3/MSEG/XLXI_6
    SLICE_X18Y36.B2      net (fanout=2)        0.536   U6/SM1/HTS3/MSEG/XLXN_26
    SLICE_X18Y36.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X18Y36.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X18Y36.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X19Y38.D1      net (fanout=1)        0.528   U6/XLXN_390<28>
    SLICE_X19Y38.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X19Y38.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X19Y38.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.995ns (0.682ns logic, 5.313ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.881ns (Levels of Logic = 6)
  Clock Path Skew:      -0.119ns (1.043 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X15Y17.C1      net (fanout=90)       2.909   SW_OK<5>
    SLICE_X15Y17.CMUX    Tilo                  0.244   U1/mips/IR/q<18>
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X19Y36.C1      net (fanout=13)       0.988   Disp_num<18>
    SLICE_X19Y36.C       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X18Y36.B3      net (fanout=2)        0.378   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X18Y36.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X18Y36.A4      net (fanout=1)        0.244   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X18Y36.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X19Y38.D1      net (fanout=1)        0.528   U6/XLXN_390<28>
    SLICE_X19Y38.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X19Y38.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X19Y38.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.881ns (0.684ns logic, 5.197ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_5 (SLICE_X13Y43.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (1.047 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X14Y23.C5      net (fanout=90)       2.833   SW_OK<5>
    SLICE_X14Y23.CMUX    Tilo                  0.239   U1/mips/IR/q<31>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X12Y42.A2      net (fanout=13)       1.261   Disp_num<31>
    SLICE_X12Y42.A       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X12Y42.D1      net (fanout=2)        0.380   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X12Y42.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X13Y43.B1      net (fanout=1)        0.440   U6/XLXN_390<5>
    SLICE_X13Y43.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X13Y43.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X13Y43.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (0.636ns logic, 5.146ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.781ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (1.047 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X14Y23.D5      net (fanout=90)       2.834   SW_OK<5>
    SLICE_X14Y23.CMUX    Topdc                 0.237   U1/mips/IR/q<31>
                                                       U5/MUX1_DispData/Mmux_o_424
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X12Y42.A2      net (fanout=13)       1.261   Disp_num<31>
    SLICE_X12Y42.A       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X12Y42.D1      net (fanout=2)        0.380   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X12Y42.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X13Y43.B1      net (fanout=1)        0.440   U6/XLXN_390<5>
    SLICE_X13Y43.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X13Y43.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X13Y43.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.781ns (0.634ns logic, 5.147ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/SW_OK_5 (FF)
  Destination:          U6/M2/buffer_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.745ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (1.047 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/SW_OK_5 to U6/M2/buffer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y49.CQ      Tcko                  0.259   SW_OK<6>
                                                       U9/SW_OK_5
    SLICE_X15Y23.C2      net (fanout=90)       2.998   SW_OK<5>
    SLICE_X15Y23.CMUX    Tilo                  0.244   U1/mips/mdr/q<30>
                                                       U5/MUX1_DispData/Mmux_o_323
                                                       U5/MUX1_DispData/Mmux_o_2_f7_22
    SLICE_X12Y42.A3      net (fanout=13)       1.054   Disp_num<30>
    SLICE_X12Y42.A       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_20
    SLICE_X12Y42.D1      net (fanout=2)        0.380   U6/SM1/HTS0/MSEG/XLXN_74
    SLICE_X12Y42.D       Tilo                  0.043   U6/XLXN_390<5>
                                                       U6/SM1/HTS0/MSEG/XLXI_49
    SLICE_X13Y43.B1      net (fanout=1)        0.440   U6/XLXN_390<5>
    SLICE_X13Y43.B       Tilo                  0.043   U6/M2/buffer<6>
                                                       U6/M2/mux11911
    SLICE_X13Y43.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<5>
    SLICE_X13Y43.CLK     Tas                   0.009   U6/M2/buffer<6>
                                                       U6/M2/buffer_5_rstpot
                                                       U6/M2/buffer_5
    -------------------------------------------------  ---------------------------
    Total                                      5.745ns (0.641ns logic, 5.104ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X15Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_0 (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_0 to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y52.AQ      Tcko                  0.100   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0
    SLICE_X15Y52.A6      net (fanout=6)        0.120   U6/M2/shift_count<0>
    SLICE_X15Y52.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.068ns logic, 0.120ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_3 (SLICE_X14Y52.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.080 - 0.066)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.CQ      Tcko                  0.118   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X14Y52.B6      net (fanout=74)       0.149   U6/M2/state_FSM_FFd2
    SLICE_X14Y52.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3_rstpot
                                                       U6/M2/shift_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.208ns (0.059ns logic, 0.149ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X14Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.080 - 0.066)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.CQ      Tcko                  0.118   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X14Y52.A6      net (fanout=74)       0.150   U6/M2/state_FSM_FFd2
    SLICE_X14Y52.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.059ns logic, 0.150ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y4.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y4.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.174|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2174 connections

Design statistics:
   Minimum period:   6.174ns{1}   (Maximum frequency: 161.970MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 16 19:05:01 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 715 MB



