<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><title>2. Features | CH559 Doc English</title><link rel=stylesheet href=https://kprasadvnsi.github.io/CH559_Doc_English/book.min.89885fa0429ec73067282f26fc0c6d38cfc617a443ec4e835d47b821c52c6e92.css integrity="sha256-iYhfoEKexzBnKC8m/AxtOM/GF6RD7E6DXUe4IcUsbpI="><script defer src=https://kprasadvnsi.github.io/CH559_Doc_English/search.min.a6585a73082dd79abd17012476fa0afdc379a4de5bdf3468c99bb3f446b77949.js integrity="sha256-plhacwgt15q9FwEkdvoK/cN5pN5b3zRoyZuz9Ea3eUk="></script><link rel=icon href=https://kprasadvnsi.github.io/CH559_Doc_English/favicon.png type=image/x-icon><link rel=alternate type=application/rss+xml href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/2-features/index.xml title="CH559 Doc English"></head><body><input type=checkbox class=hidden id=menu-control><main class="flex container"><aside class="book-menu fixed"><nav><h2 class=book-brand><a href=https://kprasadvnsi.github.io/CH559_Doc_English/><span>CH559 Doc English</span></a></h2><div class=book-search><input type=text placeholder=Search id=book-search-input maxlength=64 readonly><div class="book-search-spinner spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/1-overview/>1. Overview</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/2-features/ class=active>2. Features</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/3-package/>3. Package</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/4-pin_descriptions/>4. Pin descriptions</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/5-sfr/>5. Special function register SFR</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/6-memory_structure/>6. Memory structure</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/7-pm_sleep_reset/>7. Power management</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/8-system_clock/>8. System Clock</a><ul></ul></li><li><a href=https://kprasadvnsi.github.io/CH559_Doc_English/docs/9-interrupt/>9. Interrupt</a><ul></ul></li></ul></nav><script>(function(){var menu=document.querySelector("aside.book-menu nav");addEventListener("beforeunload",function(event){localStorage.setItem("menu.scrollTop",menu.scrollTop);});menu.scrollTop=localStorage.getItem("menu.scrollTop");})();</script></aside><div class=book-page><header class="flex align-center justify-between book-header"><label for=menu-control><img src=https://kprasadvnsi.github.io/CH559_Doc_English/svg/menu.svg alt=Menu></label>
<strong>2. Features</strong></header><article class=markdown><h1 id=8-bit-enhanced-usb-microcontroller-ch559>8-bit enhanced USB microcontroller CH559</h1><h2 id=2-features>2. Features</h2><ul><li><p>Core: Enhanced E8051 core, compatible with MCS51 instruction set, 79% of instructions are single-byte single-cycle instructions, average command speed is 8~15 times faster than standard MCS51, special XRAM data fast copy instruction, double DPTR pointer.</p></li><li><p>ROM: 64KB non-volatile memory Flash-ROM, support 100K erasing, can be used for program storage space; or can be divided into 60KB program storage area and 1KB data storage area and 3KB boot code BootLoader/ISP program area.</p></li><li><p>RAM: 256 bytes internal iRAM, can be used for fast data temporary storage and stack; 6KB on-chip xRAM, can be used for large data temporary storage and DMA direct memory access; support for external expansion of 32KB external SRAM.</p></li><li><p>USB: Embedded USB controller and dual USB transceiver, support USB-Host host mode and USB-Device device mode, support USB 2.0 full speed 12Mbps or low speed 1.5Mbps, USB host mode can manage two simultaneously through dual port Root-HUB USB devices. Supports up to 64 bytes of data packets, built-in FIFO, and support for DMA.</p></li><li><p>Timer: 4 groups of timers, T0/T1/T2 are standard MCS51 timers; T2 is extended to support 2 signal captures; TMR3 has 8 levels of FIFOs, supports DMA, supports signal capture sampling and 16-bit PWM output.</p></li><li><p>PWM: 3 sets of PWM outputs, PWM1/PWM2 are 2 8-bit PWM outputs; TMR3 supports 16-bit PWM outputs.</p></li><li><p>UART: 2 sets of asynchronous serial port, UART0 is standard MCS51 serial port; UART1 is compatible with 16C550, built-in 8-stage FIFO, supports Modem signal, supports RS485 half-duplex mode, supports preset local address for automatic matching in multi-machine communication.</p></li><li><p>SPI: 2 sets of SPI controllers with clock frequency up to half of the system&rsquo;s main frequency Fsys, supporting serial data input and output simplex multiplexing. SPI0 has built-in FIFO and supports Master/Slave master-slave mode; SPI1 only supports host mode.</p></li><li><p>ADC: 8-channel 10-bit or 11-bit A/D analog-to-digital converter with built-in 2-stage FIFO, support for DMA, support for up to 1MSPS sample rate, and support for two-channel automatic wheel test.</p></li><li><p>LED-CTRL: LED screen control card data transmission interface, built-in 4-level FIFO, support DMA, support 1/2/4 data line interface, clock frequency up to half of the system frequency Fsys.</p></li><li><p>XBUS: 8-bit parallel external bus, compatible with standard MCS51 bus, used to connect off-chip SRAM memory or other peripherals, support direct 15-bit address or ALE multiplexed lower 8-bit address, support 4 kinds of bus access speed.</p></li><li><p>GPIO: Supports up to 45 GPIO pins (including XI/XO and RST and USB signal pins), 3.3V voltage output, and supports 5V withstand voltage input except P1.0~P1.7, XI, XO, RST.</p></li><li><p>Interrupt: Supports 14 sets of interrupt sources, including 6 sets of interrupts compatible with standard MCS51 (INT0, T0, INT1, T1, UART0, T2), and extended 8 sets of interrupts (SPI0, TMR3, USB, ADC, UART1, PWM1) , GPIO, WDOG), where the GPIO interrupt can be selected from 7 pins.</p></li><li><p>Watch-Dog: 8-bit preset watchdog timer WDOG, support for timed interrupts.</p></li><li><p>Reset: Supports 4 kinds of reset signal sources, built-in power-on reset, support software reset and watchdog overflow reset, optional external input input reset.</p></li><li><p>Clock: Built-in 12MHz clock source, external crystal can be supported by multiplexed GPIO pin, built-in PLL is used to generate USB clock and system frequency Fsys of required frequency.</p></li><li><p>Power: Built-in 5V to 3.3V low dropout voltage regulator with internal working voltage of 3.3V and support for external 3.3V or 5V power input. Support low-power sleep, support USB, UART0, UART1, SPI0 and some GPIO external wake-up.</p></li><li><p>The chip has a unique ID number built in, supporting ID numbers and verification.</p></li></ul></article></div></main></body></html>