DEFINED_PHASES=configure test unpack
DESCRIPTION=A framework for Verilog RTL synthesis.
EAPI=7
HOMEPAGE=https://yosyshq.net/yosys/
KEYWORDS=*
LICENSE=ISC
RDEPEND=sci-electronics/iverilog
SLOT=0/0.19_p20220712
SRC_URI=https://github.com/YosysHQ/yosys/archive/08c319fc352fb2670b7416b5fb16ddcb9a400049.tar.gz -> yosys-08c319fc352fb2670b7416b5fb16ddcb9a400049.tar.gz https://github.com/YosysHQ/abc/archive/5f40c47.tar.gz -> yosys-abc-5f40c47.tar.gz
_eclasses_=eutils	fcb2aa98e1948b835b5ae66ca52868c5	flag-o-matic	09a8beb8e6a8e02dc1e1bd83ac353741	multilib	2477ebe553d3e4d2c606191fe6c33602	toolchain-funcs	528ab0a9e1ee02c57524ad3bede3c57e
_md5_=2d1d8f32a0f5be92f401a9575e19f285
