Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Nov 25 19:59:12 2023
| Host         : VivoBook running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file modul_principal_timing_summary_routed.rpt -pb modul_principal_timing_summary_routed.pb -rpx modul_principal_timing_summary_routed.rpx -warn_on_violation
| Design       : modul_principal
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.357        0.000                      0                  318        0.176        0.000                      0                  318        4.500        0.000                       0                   135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.357        0.000                      0                  318        0.176        0.000                      0                  318        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.890ns (21.922%)  route 3.170ns (78.078%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.937     9.366    Tx_i/bitTmr
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.585    15.007    Tx_i/CLK
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[10]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    Tx_i/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.890ns (21.922%)  route 3.170ns (78.078%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.937     9.366    Tx_i/bitTmr
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.585    15.007    Tx_i/CLK
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[11]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    Tx_i/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.890ns (21.922%)  route 3.170ns (78.078%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.937     9.366    Tx_i/bitTmr
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.585    15.007    Tx_i/CLK
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[8]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    Tx_i/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.890ns (21.922%)  route 3.170ns (78.078%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.937     9.366    Tx_i/bitTmr
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.585    15.007    Tx_i/CLK
    SLICE_X2Y112         FDRE                                         r  Tx_i/bitTmr_reg[9]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    Tx_i/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.962%)  route 3.162ns (78.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.929     9.359    Tx_i/bitTmr
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.587    15.009    Tx_i/CLK
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[0]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    Tx_i/bitTmr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.962%)  route 3.162ns (78.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.929     9.359    Tx_i/bitTmr
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.587    15.009    Tx_i/CLK
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[1]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    Tx_i/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.962%)  route 3.162ns (78.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.929     9.359    Tx_i/bitTmr
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.587    15.009    Tx_i/CLK
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[2]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    Tx_i/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.890ns (21.962%)  route 3.162ns (78.038%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.929     9.359    Tx_i/bitTmr
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.587    15.009    Tx_i/CLK
    SLICE_X2Y110         FDRE                                         r  Tx_i/bitTmr_reg[3]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    Tx_i/bitTmr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.359    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.890ns (22.009%)  route 3.154ns (77.991%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.920     9.350    Tx_i/bitTmr
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.584    15.006    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[12]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.747    Tx_i/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.397    

Slack (MET) :             5.397ns  (required time - arrival time)
  Source:                 Tx_i/bitTmr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.890ns (22.009%)  route 3.154ns (77.991%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.704     5.306    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.518     5.824 r  Tx_i/bitTmr_reg[13]/Q
                         net (fo=2, routed)           0.967     6.792    Tx_i/bitTmr_reg[13]
    SLICE_X1Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.916 f  Tx_i/FSM_sequential_txState[1]_i_4/O
                         net (fo=2, routed)           0.827     7.743    Tx_i/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.867 f  Tx_i/FSM_sequential_txState[1]_i_2/O
                         net (fo=2, routed)           0.439     8.306    Tx_i/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I2_O)        0.124     8.430 r  Tx_i/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.920     9.350    Tx_i/bitTmr
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.584    15.006    Tx_i/CLK
    SLICE_X2Y113         FDRE                                         r  Tx_i/bitTmr_reg[13]/C
                         clock pessimism              0.300    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.747    Tx_i/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.350    
  -------------------------------------------------------------------
                         slack                                  5.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 deb1/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb1/stbleTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.595     1.514    deb1/CLK
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  deb1/stble_reg/Q
                         net (fo=2, routed)           0.121     1.777    deb1/stble_reg_n_0
    SLICE_X4Y111         FDRE                                         r  deb1/stbleTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    deb1/CLK
    SLICE_X4Y111         FDRE                                         r  deb1/stbleTmp_reg/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.070     1.600    deb1/stbleTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Rx_i/uart_rx_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/uart_rx_data_vec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Rx_i/uart_rx_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.122     1.783    Rx_i/Q[3]
    SLICE_X0Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    Rx_i/CLK
    SLICE_X0Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[2]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     1.603    Rx_i/uart_rx_data_vec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Tx_i/bitIndex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx_i/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.901%)  route 0.159ns (46.099%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.598     1.517    Tx_i/CLK
    SLICE_X3Y106         FDRE                                         r  Tx_i/bitIndex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Tx_i/bitIndex_reg[1]/Q
                         net (fo=3, routed)           0.159     1.818    Tx_i/bitIndex_reg[1]
    SLICE_X2Y107         LUT4 (Prop_lut4_I2_O)        0.045     1.863 r  Tx_i/txBit_i_2/O
                         net (fo=1, routed)           0.000     1.863    Tx_i/txBit_i_2_n_0
    SLICE_X2Y107         FDSE                                         r  Tx_i/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.870     2.035    Tx_i/CLK
    SLICE_X2Y107         FDSE                                         r  Tx_i/txBit_reg/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y107         FDSE (Hold_fdse_C_D)         0.120     1.652    Tx_i/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 deb2/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/FSM_onehot_uart_rx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.798%)  route 0.153ns (45.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    deb2/CLK
    SLICE_X3Y86          FDRE                                         r  deb2/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  deb2/stble_reg/Q
                         net (fo=11, routed)          0.153     1.814    Rx_i/FSM_onehot_uart_rx_state_reg[2]_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  Rx_i/FSM_onehot_uart_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    Rx_i/FSM_onehot_uart_rx_state[0]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    Rx_i/CLK
    SLICE_X4Y86          FDRE                                         r  Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.092     1.646    Rx_i/FSM_onehot_uart_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Rx_i/rx_baud_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    Rx_i/CLK
    SLICE_X7Y85          FDRE                                         r  Rx_i/rx_baud_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Rx_i/rx_baud_counter_reg[8]/Q
                         net (fo=3, routed)           0.082     1.728    Rx_i/rx_baud_counter_reg[8]
    SLICE_X7Y85          LUT6 (Prop_lut6_I5_O)        0.099     1.827 r  Rx_i/rx_baud_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     1.827    Rx_i/plusOp[9]
    SLICE_X7Y85          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    Rx_i/CLK
    SLICE_X7Y85          FDRE                                         r  Rx_i/rx_baud_counter_reg[9]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.092     1.610    Rx_i/rx_baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Rx_i/uart_rx_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/uart_rx_data_vec_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.415%)  route 0.191ns (57.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    Rx_i/CLK
    SLICE_X4Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Rx_i/uart_rx_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.191     1.852    Rx_i/Q[7]
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[6]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.072     1.630    Rx_i/uart_rx_data_vec_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Rx_i/uart_rx_filter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/uart_rx_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.717%)  route 0.148ns (44.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    Rx_i/CLK
    SLICE_X4Y85          FDRE                                         r  Rx_i/uart_rx_filter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Rx_i/uart_rx_filter_reg[0]/Q
                         net (fo=3, routed)           0.148     1.807    Rx_i/uart_rx_filter_reg_n_0_[0]
    SLICE_X5Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  Rx_i/uart_rx_bit_i_1/O
                         net (fo=1, routed)           0.000     1.852    Rx_i/uart_rx_bit_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Rx_i/uart_rx_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    Rx_i/CLK
    SLICE_X5Y85          FDRE                                         r  Rx_i/uart_rx_bit_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.091     1.622    Rx_i/uart_rx_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 deb2/stble_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/stbleTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.312%)  route 0.200ns (58.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    deb2/CLK
    SLICE_X3Y86          FDRE                                         r  deb2/stble_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  deb2/stble_reg/Q
                         net (fo=11, routed)          0.200     1.861    deb2/stble_reg_0
    SLICE_X4Y86          FDRE                                         r  deb2/stbleTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    deb2/CLK
    SLICE_X4Y86          FDRE                                         r  deb2/stbleTmp_reg/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.075     1.629    deb2/stbleTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Rx_i/rx_baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/uart_rx_bit_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    Rx_i/CLK
    SLICE_X5Y85          FDRE                                         r  Rx_i/rx_baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  Rx_i/rx_baud_tick_reg/Q
                         net (fo=11, routed)          0.099     1.745    Rx_i/rx_baud_tick_reg_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.099     1.844 r  Rx_i/uart_rx_bit_tick_i_1/O
                         net (fo=1, routed)           0.000     1.844    Rx_i/uart_rx_bit_tick_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  Rx_i/uart_rx_bit_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    Rx_i/CLK
    SLICE_X5Y85          FDRE                                         r  Rx_i/uart_rx_bit_tick_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.092     1.610    Rx_i/uart_rx_bit_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Rx_i/rx_baud_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Rx_i/rx_baud_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.430%)  route 0.144ns (43.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.599     1.518    Rx_i/CLK
    SLICE_X7Y85          FDRE                                         r  Rx_i/rx_baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Rx_i/rx_baud_counter_reg[6]/Q
                         net (fo=5, routed)           0.144     1.803    Rx_i/rx_baud_counter_reg[6]
    SLICE_X7Y85          LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  Rx_i/rx_baud_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.848    Rx_i/plusOp[6]
    SLICE_X7Y85          FDRE                                         r  Rx_i/rx_baud_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    Rx_i/CLK
    SLICE_X7Y85          FDRE                                         r  Rx_i/rx_baud_counter_reg[6]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.092     1.610    Rx_i/rx_baud_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     Rx_i/FSM_onehot_uart_rx_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y86     Rx_i/rx_baud_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 4.511ns (45.707%)  route 5.358ns (54.293%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Rx_i/uart_rx_data_vec_reg[5]/Q
                         net (fo=2, routed)           1.553     7.333    ssd_i/Q[5]
    SLICE_X1Y86          LUT5 (Prop_lut5_I3_O)        0.124     7.457 r  ssd_i/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     8.337    ssd_i/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.152     8.489 r  ssd_i/Seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.925    11.414    Seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.193 r  Seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.193    Seg[0]
    T10                                                               r  Seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.833ns  (logic 4.160ns (42.303%)  route 5.673ns (57.697%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ssd_i/Count_reg[19]/Q
                         net (fo=14, routed)          0.993     6.833    ssd_i/Count_reg[19]
    SLICE_X1Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.957 r  ssd_i/An_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.681    11.638    An_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.155 r  An_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.155    An[6]
    K2                                                                r  An[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.608ns  (logic 4.490ns (46.732%)  route 5.118ns (53.268%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Rx_i/uart_rx_data_vec_reg[5]/Q
                         net (fo=2, routed)           1.553     7.333    ssd_i/Q[5]
    SLICE_X1Y86          LUT5 (Prop_lut5_I3_O)        0.124     7.457 r  ssd_i/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.882     8.340    ssd_i/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.152     8.492 r  ssd_i/Seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.682    11.174    Seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.932 r  Seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.932    Seg[3]
    K13                                                               r  Seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 4.726ns (49.644%)  route 4.794ns (50.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  Rx_i/uart_rx_data_vec_reg[6]/Q
                         net (fo=2, routed)           1.119     6.898    ssd_i/Q[6]
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.150     7.048 r  ssd_i/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.171     8.219    ssd_i/Seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.356     8.575 r  ssd_i/Seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504    11.079    Seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.764    14.843 r  Seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.843    Seg[5]
    T11                                                               r  Seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.259ns (44.934%)  route 5.220ns (55.066%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Rx_i/uart_rx_data_vec_reg[5]/Q
                         net (fo=2, routed)           1.553     7.333    ssd_i/Q[5]
    SLICE_X1Y86          LUT5 (Prop_lut5_I3_O)        0.124     7.457 r  ssd_i/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.880     8.337    ssd_i/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.461 r  ssd_i/Seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.787    11.248    Seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.803 r  Seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.803    Seg[1]
    R10                                                               r  Seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.466ns (50.393%)  route 4.396ns (49.607%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  Rx_i/uart_rx_data_vec_reg[6]/Q
                         net (fo=2, routed)           1.119     6.898    ssd_i/Q[6]
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.150     7.048 r  ssd_i/Seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.171     8.219    ssd_i/Seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.326     8.545 r  ssd_i/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.106    10.651    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.185 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.185    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.197ns (48.257%)  route 4.500ns (51.743%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.721     5.324    Rx_i/CLK
    SLICE_X1Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  Rx_i/uart_rx_data_vec_reg[5]/Q
                         net (fo=2, routed)           1.553     7.333    ssd_i/Q[5]
    SLICE_X1Y86          LUT5 (Prop_lut5_I3_O)        0.124     7.457 f  ssd_i/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.882     8.340    ssd_i/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.464 r  ssd_i/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.064    10.528    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.021 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.021    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.216ns (50.218%)  route 4.180ns (49.782%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ssd_i/Count_reg[18]/Q
                         net (fo=14, routed)          1.170     7.010    ssd_i/Count_reg[18]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.124     7.134 r  ssd_i/An_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.010    10.144    An_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.719 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.719    An[2]
    T9                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.375ns  (logic 4.536ns (54.163%)  route 3.839ns (45.837%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.145     6.985    ssd_i/Count_reg[17]
    SLICE_X1Y86          LUT5 (Prop_lut5_I4_O)        0.154     7.139 r  ssd_i/Seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.840     7.979    ssd_i/Seg_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.327     8.306 r  ssd_i/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.854    10.161    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.698 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.698    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.254ns  (logic 4.195ns (50.827%)  route 4.059ns (49.173%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.720     5.323    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 f  ssd_i/Count_reg[17]/Q
                         net (fo=14, routed)          1.145     6.985    ssd_i/Count_reg[17]
    SLICE_X1Y86          LUT3 (Prop_lut3_I2_O)        0.124     7.109 r  ssd_i/An_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.914    10.024    An_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    13.577 r  An_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.577    An[7]
    U13                                                               r  An[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Tx_i/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.420ns (81.262%)  route 0.327ns (18.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.597     1.516    Tx_i/CLK
    SLICE_X2Y107         FDSE                                         r  Tx_i/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDSE (Prop_fdse_C_Q)         0.164     1.680 r  Tx_i/txBit_reg/Q
                         net (fo=1, routed)           0.327     2.008    Tx_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.256     3.264 r  Tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.264    Tx
    D18                                                               r  Tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_out_stb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RxReady
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.377ns (70.681%)  route 0.571ns (29.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    Rx_i/CLK
    SLICE_X5Y87          FDRE                                         r  Rx_i/uart_rx_data_out_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Rx_i/uart_rx_data_out_stb_reg/Q
                         net (fo=1, routed)           0.571     2.232    RxReady_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.468 r  RxReady_OBUF_inst/O
                         net (fo=0)                   0.000     3.468    RxReady
    K15                                                               r  RxReady (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.524ns (69.563%)  route 0.667ns (30.437%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  ssd_i/Count_reg[19]/Q
                         net (fo=14, routed)          0.305     1.988    ssd_i/Count_reg[19]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.042     2.030 r  ssd_i/An_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.362     2.392    An_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.318     3.710 r  An_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.710    An[4]
    P14                                                               r  An[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Tx_i/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxReady
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.466ns (65.376%)  route 0.777ns (34.624%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.594     1.513    Tx_i/CLK
    SLICE_X4Y112         FDRE                                         r  Tx_i/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  Tx_i/FSM_sequential_txState_reg[0]/Q
                         net (fo=7, routed)           0.323     1.977    Tx_i/txState[0]
    SLICE_X4Y110         LUT2 (Prop_lut2_I1_O)        0.042     2.019 r  Tx_i/TxReady_OBUF_inst_i_1/O
                         net (fo=33, routed)          0.454     2.473    TxReady_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.283     3.756 r  TxReady_OBUF_inst/O
                         net (fo=0)                   0.000     3.756    TxReady
    H17                                                               r  TxReady (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.469ns (64.789%)  route 0.798ns (35.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    Rx_i/CLK
    SLICE_X0Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Rx_i/uart_rx_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.155     1.817    ssd_i/Q[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.862 r  ssd_i/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     2.093    ssd_i/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.045     2.138 r  ssd_i/Seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.550    Seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.788 r  Seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.788    Seg[6]
    L18                                                               r  Seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.461ns (63.718%)  route 0.832ns (36.282%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  ssd_i/Count_reg[19]/Q
                         net (fo=14, routed)          0.286     1.969    ssd_i/Count_reg[19]
    SLICE_X1Y86          LUT3 (Prop_lut3_I0_O)        0.045     2.014 r  ssd_i/An_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.546     2.560    An_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.813 r  An_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.813    An[5]
    T14                                                               r  An[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.445ns (62.427%)  route 0.870ns (37.573%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ssd_i/Count_reg[18]/Q
                         net (fo=14, routed)          0.295     1.978    ssd_i/Count_reg[18]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.045     2.023 r  ssd_i/An_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.575     2.598    An_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.835 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.835    An[0]
    J17                                                               r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_i/Count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.508ns (63.172%)  route 0.879ns (36.828%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.600     1.519    ssd_i/CLK
    SLICE_X6Y87          FDRE                                         r  ssd_i/Count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  ssd_i/Count_reg[18]/Q
                         net (fo=14, routed)          0.295     1.978    ssd_i/Count_reg[18]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.046     2.024 r  ssd_i/An_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.609    An_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.907 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.907    An[1]
    J18                                                               r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.465ns (61.211%)  route 0.929ns (38.789%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    Rx_i/CLK
    SLICE_X0Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Rx_i/uart_rx_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.155     1.817    ssd_i/Q[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.862 r  ssd_i/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.238     2.100    ssd_i/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.045     2.145 r  ssd_i/Seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.535     2.680    Seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.914 r  Seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.914    Seg[4]
    P15                                                               r  Seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Rx_i/uart_rx_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.425ns (59.203%)  route 0.982ns (40.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.601     1.520    Rx_i/CLK
    SLICE_X0Y87          FDRE                                         r  Rx_i/uart_rx_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Rx_i/uart_rx_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.155     1.817    ssd_i/Q[1]
    SLICE_X1Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.862 f  ssd_i/Seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.317     2.179    ssd_i/Seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.224 r  ssd_i/Seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.734    Seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.928 r  Seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.928    Seg[2]
    K16                                                               r  Seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.604ns (39.153%)  route 2.493ns (60.847%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.933     4.097    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.596     5.019    ssd_i/CLK
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.604ns (39.153%)  route 2.493ns (60.847%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.933     4.097    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.596     5.019    ssd_i/CLK
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[1]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.604ns (39.153%)  route 2.493ns (60.847%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.933     4.097    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.596     5.019    ssd_i/CLK
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[2]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.097ns  (logic 1.604ns (39.153%)  route 2.493ns (60.847%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.933     4.097    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.596     5.019    ssd_i/CLK
    SLICE_X6Y83          FDRE                                         r  ssd_i/Count_reg[3]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.604ns (39.627%)  route 2.444ns (60.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.884     4.048    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.597     5.020    ssd_i/CLK
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[4]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.604ns (39.627%)  route 2.444ns (60.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.884     4.048    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.597     5.020    ssd_i/CLK
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[5]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.604ns (39.627%)  route 2.444ns (60.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.884     4.048    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.597     5.020    ssd_i/CLK
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[6]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.048ns  (logic 1.604ns (39.627%)  route 2.444ns (60.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.560     3.040    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.124     3.164 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.884     4.048    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.597     5.020    ssd_i/CLK
    SLICE_X6Y84          FDRE                                         r  ssd_i/Count_reg[7]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 1.604ns (41.458%)  route 2.265ns (58.542%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.577     3.057    deb2/Rst_IBUF
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.124     3.181 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.687     3.869    deb2/sigTmp_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  deb2/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.602     5.025    deb2/CLK
    SLICE_X2Y88          FDRE                                         r  deb2/cnt_reg[10]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.869ns  (logic 1.604ns (41.458%)  route 2.265ns (58.542%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           1.577     3.057    deb2/Rst_IBUF
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.124     3.181 r  deb2/sigTmp_i_1__0/O
                         net (fo=13, routed)          0.687     3.869    deb2/sigTmp_i_1__0_n_0
    SLICE_X2Y88          FDRE                                         r  deb2/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.602     5.025    deb2/CLK
    SLICE_X2Y88          FDRE                                         r  deb2/cnt_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/stble_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.248ns (35.133%)  route 0.458ns (64.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.458     0.705    deb2/Rst_IBUF
    SLICE_X3Y86          FDRE                                         r  deb2/stble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    deb2/CLK
    SLICE_X3Y86          FDRE                                         r  deb2/stble_reg/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            deb2/sigTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.248ns (32.598%)  route 0.512ns (67.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.512     0.760    deb2/Rst_IBUF
    SLICE_X3Y87          FDRE                                         r  deb2/sigTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.873     2.038    deb2/CLK
    SLICE_X3Y87          FDRE                                         r  deb2/sigTmp_reg/C

Slack:                    inf
  Source:                 Send
                            (input port)
  Destination:            deb1/sigTmp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.254ns (28.702%)  route 0.630ns (71.298%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  Send (IN)
                         net (fo=0)                   0.000     0.000    Send
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  Send_IBUF_inst/O
                         net (fo=4, routed)           0.630     0.884    deb1/Send_IBUF
    SLICE_X4Y109         FDRE                                         r  deb1/sigTmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.032    deb1/CLK
    SLICE_X4Y109         FDRE                                         r  deb1/sigTmp_reg/C

Slack:                    inf
  Source:                 Send
                            (input port)
  Destination:            deb1/stble_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.254ns (27.023%)  route 0.685ns (72.977%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  Send (IN)
                         net (fo=0)                   0.000     0.000    Send
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  Send_IBUF_inst/O
                         net (fo=4, routed)           0.685     0.938    deb1/Send_IBUF
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.031    deb1/CLK
    SLICE_X4Y110         FDRE                                         r  deb1/stble_reg/C

Slack:                    inf
  Source:                 Rx
                            (input port)
  Destination:            Rx_i/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.261ns (27.464%)  route 0.689ns (72.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  Rx (IN)
                         net (fo=0)                   0.000     0.000    Rx
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  Rx_IBUF_inst/O
                         net (fo=1, routed)           0.689     0.950    Rx_i/D[0]
    SLICE_X1Y86          FDSE                                         r  Rx_i/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.872     2.037    Rx_i/CLK
    SLICE_X1Y86          FDSE                                         r  Rx_i/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.293ns (28.278%)  route 0.743ns (71.722%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.612     0.859    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.904 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.131     1.036    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    ssd_i/CLK
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[12]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.293ns (28.278%)  route 0.743ns (71.722%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.612     0.859    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.904 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.131     1.036    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    ssd_i/CLK
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[13]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.293ns (28.278%)  route 0.743ns (71.722%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.612     0.859    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.904 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.131     1.036    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    ssd_i/CLK
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[14]/C

Slack:                    inf
  Source:                 Rst
                            (input port)
  Destination:            ssd_i/Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.293ns (28.278%)  route 0.743ns (71.722%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  Rst (IN)
                         net (fo=0)                   0.000     0.000    Rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  Rst_IBUF_inst/O
                         net (fo=5, routed)           0.612     0.859    ssd_i/Rst_IBUF
    SLICE_X7Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.904 r  ssd_i/Count[0]_i_1/O
                         net (fo=20, routed)          0.131     1.036    ssd_i/Count[0]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.869     2.034    ssd_i/CLK
    SLICE_X6Y86          FDRE                                         r  ssd_i/Count_reg[15]/C

Slack:                    inf
  Source:                 Send
                            (input port)
  Destination:            deb1/sigTmp_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.302ns (28.962%)  route 0.740ns (71.038%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  Send (IN)
                         net (fo=0)                   0.000     0.000    Send
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  Send_IBUF_inst/O
                         net (fo=4, routed)           0.665     0.918    deb1/Send_IBUF
    SLICE_X4Y109         LUT2 (Prop_lut2_I0_O)        0.048     0.966 r  deb1/sigTmp_i_1/O
                         net (fo=13, routed)          0.075     1.041    deb1/clear
    SLICE_X4Y109         FDRE                                         r  deb1/sigTmp_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.866     2.032    deb1/CLK
    SLICE_X4Y109         FDRE                                         r  deb1/sigTmp_reg/C





