Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sun Dec 17 21:54:06 2023
| Host             : Elena running 64-bit major release  (build 9200)
| Command          : report_power -file topenv_power_routed.rpt -pb topenv_power_summary_routed.pb -rpx topenv_power_routed.rpx
| Design           : topenv
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 20.309 (Junction temp exceeded!) |
| Dynamic (W)              | 19.823                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.928 |     3737 |       --- |             --- |
|   LUT as Logic           |     1.755 |      854 |     20800 |            4.11 |
|   LUT as Distributed RAM |     0.118 |     1754 |      9600 |           18.27 |
|   BUFG                   |     0.028 |        8 |        32 |           25.00 |
|   CARRY4                 |     0.010 |        4 |      8150 |            0.05 |
|   F7/F8 Muxes            |     0.009 |      429 |     32600 |            1.32 |
|   Register               |     0.008 |      544 |     41600 |            1.31 |
|   Others                 |     0.000 |       24 |       --- |             --- |
| Signals                  |    11.062 |     2529 |       --- |             --- |
| I/O                      |     6.834 |       33 |       106 |           31.13 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    20.309 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    13.354 |      13.014 |      0.341 |
| Vccaux    |       1.800 |     0.303 |       0.250 |      0.053 |
| Vcco33    |       3.300 |     1.928 |       1.927 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| topenv                          |    19.823 |
|   instrFetch                    |    10.952 |
|   mpgen                         |     0.114 |
|   mpgrst                        |    <0.001 |
|   ug_memcache                   |     1.701 |
|     ctrl_instr                  |     0.049 |
|     mem_cache                   |     0.646 |
|       datam                     |     0.378 |
|         Cache_reg_0_127_0_0     |     0.000 |
|         Cache_reg_0_127_100_100 |     0.001 |
|         Cache_reg_0_127_101_101 |     0.000 |
|         Cache_reg_0_127_102_102 |     0.000 |
|         Cache_reg_0_127_103_103 |     0.000 |
|         Cache_reg_0_127_104_104 |     0.000 |
|         Cache_reg_0_127_105_105 |     0.000 |
|         Cache_reg_0_127_106_106 |     0.000 |
|         Cache_reg_0_127_107_107 |     0.000 |
|         Cache_reg_0_127_108_108 |     0.000 |
|         Cache_reg_0_127_109_109 |     0.000 |
|         Cache_reg_0_127_10_10   |     0.000 |
|         Cache_reg_0_127_110_110 |     0.000 |
|         Cache_reg_0_127_111_111 |     0.000 |
|         Cache_reg_0_127_112_112 |     0.000 |
|         Cache_reg_0_127_113_113 |     0.000 |
|         Cache_reg_0_127_114_114 |     0.000 |
|         Cache_reg_0_127_115_115 |     0.000 |
|         Cache_reg_0_127_116_116 |     0.000 |
|         Cache_reg_0_127_117_117 |     0.000 |
|         Cache_reg_0_127_118_118 |     0.000 |
|         Cache_reg_0_127_119_119 |     0.000 |
|         Cache_reg_0_127_11_11   |     0.000 |
|         Cache_reg_0_127_120_120 |     0.000 |
|         Cache_reg_0_127_121_121 |     0.000 |
|         Cache_reg_0_127_122_122 |     0.000 |
|         Cache_reg_0_127_123_123 |     0.000 |
|         Cache_reg_0_127_124_124 |     0.000 |
|         Cache_reg_0_127_125_125 |     0.000 |
|         Cache_reg_0_127_126_126 |     0.000 |
|         Cache_reg_0_127_127_127 |     0.000 |
|         Cache_reg_0_127_12_12   |     0.000 |
|         Cache_reg_0_127_13_13   |     0.000 |
|         Cache_reg_0_127_14_14   |     0.000 |
|         Cache_reg_0_127_15_15   |     0.000 |
|         Cache_reg_0_127_16_16   |     0.000 |
|         Cache_reg_0_127_17_17   |     0.000 |
|         Cache_reg_0_127_18_18   |     0.000 |
|         Cache_reg_0_127_19_19   |     0.000 |
|         Cache_reg_0_127_1_1     |     0.002 |
|         Cache_reg_0_127_20_20   |     0.000 |
|         Cache_reg_0_127_21_21   |     0.000 |
|         Cache_reg_0_127_22_22   |     0.000 |
|         Cache_reg_0_127_23_23   |     0.000 |
|         Cache_reg_0_127_24_24   |     0.000 |
|         Cache_reg_0_127_25_25   |     0.000 |
|         Cache_reg_0_127_26_26   |     0.000 |
|         Cache_reg_0_127_27_27   |     0.000 |
|         Cache_reg_0_127_28_28   |     0.000 |
|         Cache_reg_0_127_29_29   |     0.000 |
|         Cache_reg_0_127_2_2     |    <0.001 |
|         Cache_reg_0_127_30_30   |     0.000 |
|         Cache_reg_0_127_31_31   |     0.000 |
|         Cache_reg_0_127_32_32   |     0.000 |
|         Cache_reg_0_127_33_33   |     0.001 |
|         Cache_reg_0_127_34_34   |    <0.001 |
|         Cache_reg_0_127_35_35   |     0.001 |
|         Cache_reg_0_127_36_36   |     0.001 |
|         Cache_reg_0_127_37_37   |     0.000 |
|         Cache_reg_0_127_38_38   |     0.000 |
|         Cache_reg_0_127_39_39   |     0.000 |
|         Cache_reg_0_127_3_3     |     0.001 |
|         Cache_reg_0_127_40_40   |     0.000 |
|         Cache_reg_0_127_41_41   |     0.000 |
|         Cache_reg_0_127_42_42   |     0.000 |
|         Cache_reg_0_127_43_43   |     0.000 |
|         Cache_reg_0_127_44_44   |     0.000 |
|         Cache_reg_0_127_45_45   |     0.000 |
|         Cache_reg_0_127_46_46   |     0.000 |
|         Cache_reg_0_127_47_47   |     0.000 |
|         Cache_reg_0_127_48_48   |     0.000 |
|         Cache_reg_0_127_49_49   |     0.000 |
|         Cache_reg_0_127_4_4     |     0.001 |
|         Cache_reg_0_127_50_50   |     0.000 |
|         Cache_reg_0_127_51_51   |     0.000 |
|         Cache_reg_0_127_52_52   |     0.000 |
|         Cache_reg_0_127_53_53   |     0.000 |
|         Cache_reg_0_127_54_54   |     0.000 |
|         Cache_reg_0_127_55_55   |     0.000 |
|         Cache_reg_0_127_56_56   |     0.000 |
|         Cache_reg_0_127_57_57   |     0.000 |
|         Cache_reg_0_127_58_58   |     0.000 |
|         Cache_reg_0_127_59_59   |     0.000 |
|         Cache_reg_0_127_5_5     |     0.000 |
|         Cache_reg_0_127_60_60   |     0.000 |
|         Cache_reg_0_127_61_61   |     0.000 |
|         Cache_reg_0_127_62_62   |     0.000 |
|         Cache_reg_0_127_63_63   |     0.000 |
|         Cache_reg_0_127_64_64   |     0.000 |
|         Cache_reg_0_127_65_65   |     0.001 |
|         Cache_reg_0_127_66_66   |    <0.001 |
|         Cache_reg_0_127_67_67   |     0.001 |
|         Cache_reg_0_127_68_68   |     0.001 |
|         Cache_reg_0_127_69_69   |     0.000 |
|         Cache_reg_0_127_6_6     |     0.000 |
|         Cache_reg_0_127_70_70   |     0.000 |
|         Cache_reg_0_127_71_71   |     0.000 |
|         Cache_reg_0_127_72_72   |     0.000 |
|         Cache_reg_0_127_73_73   |     0.000 |
|         Cache_reg_0_127_74_74   |     0.000 |
|         Cache_reg_0_127_75_75   |     0.000 |
|         Cache_reg_0_127_76_76   |     0.000 |
|         Cache_reg_0_127_77_77   |     0.000 |
|         Cache_reg_0_127_78_78   |     0.000 |
|         Cache_reg_0_127_79_79   |     0.000 |
|         Cache_reg_0_127_7_7     |     0.000 |
|         Cache_reg_0_127_80_80   |     0.000 |
|         Cache_reg_0_127_81_81   |     0.000 |
|         Cache_reg_0_127_82_82   |     0.000 |
|         Cache_reg_0_127_83_83   |     0.000 |
|         Cache_reg_0_127_84_84   |     0.000 |
|         Cache_reg_0_127_85_85   |     0.000 |
|         Cache_reg_0_127_86_86   |     0.000 |
|         Cache_reg_0_127_87_87   |     0.000 |
|         Cache_reg_0_127_88_88   |     0.000 |
|         Cache_reg_0_127_89_89   |     0.000 |
|         Cache_reg_0_127_8_8     |     0.000 |
|         Cache_reg_0_127_90_90   |     0.000 |
|         Cache_reg_0_127_91_91   |     0.000 |
|         Cache_reg_0_127_92_92   |     0.000 |
|         Cache_reg_0_127_93_93   |     0.000 |
|         Cache_reg_0_127_94_94   |     0.000 |
|         Cache_reg_0_127_95_95   |     0.000 |
|         Cache_reg_0_127_96_96   |     0.000 |
|         Cache_reg_0_127_97_97   |     0.001 |
|         Cache_reg_0_127_98_98   |    <0.001 |
|         Cache_reg_0_127_99_99   |     0.001 |
|         Cache_reg_0_127_9_9     |     0.000 |
|         rdHitCache              |    <0.001 |
|         rdMissCache             |     0.105 |
|         wrHitCache              |     0.184 |
|         wrMissCache             |     0.005 |
|       tagm                      |     0.269 |
|         mtag_reg_0_127_0_0      |     0.003 |
|         mtag_reg_0_127_1_1      |     0.006 |
|         mtag_reg_0_127_2_2      |     0.001 |
|         mtag_reg_0_127_3_3      |     0.000 |
|         mtag_reg_0_127_4_4      |     0.000 |
|         mtag_reg_0_127_5_5      |     0.003 |
|         mtag_reg_0_127_6_6      |     0.000 |
|         mtag_reg_0_127_7_7      |     0.000 |
|         mtag_reg_0_127_8_8      |     0.000 |
|     mem_mainmem                 |     1.006 |
|       RAM_reg_0_127_0_0         |     0.000 |
|       RAM_reg_0_127_10_10       |     0.000 |
|       RAM_reg_0_127_11_11       |     0.000 |
|       RAM_reg_0_127_12_12       |     0.000 |
|       RAM_reg_0_127_13_13       |     0.000 |
|       RAM_reg_0_127_14_14       |     0.000 |
|       RAM_reg_0_127_15_15       |     0.000 |
|       RAM_reg_0_127_16_16       |     0.000 |
|       RAM_reg_0_127_17_17       |     0.000 |
|       RAM_reg_0_127_18_18       |     0.000 |
|       RAM_reg_0_127_19_19       |     0.000 |
|       RAM_reg_0_127_1_1         |     0.006 |
|       RAM_reg_0_127_20_20       |     0.000 |
|       RAM_reg_0_127_21_21       |     0.000 |
|       RAM_reg_0_127_22_22       |     0.000 |
|       RAM_reg_0_127_23_23       |     0.000 |
|       RAM_reg_0_127_24_24       |     0.000 |
|       RAM_reg_0_127_25_25       |     0.000 |
|       RAM_reg_0_127_26_26       |     0.000 |
|       RAM_reg_0_127_27_27       |     0.000 |
|       RAM_reg_0_127_28_28       |     0.000 |
|       RAM_reg_0_127_29_29       |     0.000 |
|       RAM_reg_0_127_2_2         |     0.004 |
|       RAM_reg_0_127_30_30       |     0.000 |
|       RAM_reg_0_127_31_31       |     0.000 |
|       RAM_reg_0_127_3_3         |     0.005 |
|       RAM_reg_0_127_4_4         |     0.005 |
|       RAM_reg_0_127_5_5         |     0.000 |
|       RAM_reg_0_127_6_6         |     0.000 |
|       RAM_reg_0_127_7_7         |     0.000 |
|       RAM_reg_0_127_8_8         |     0.000 |
|       RAM_reg_0_127_9_9         |     0.000 |
|       RAM_reg_128_255_0_0       |     0.000 |
|       RAM_reg_128_255_10_10     |     0.000 |
|       RAM_reg_128_255_11_11     |     0.000 |
|       RAM_reg_128_255_12_12     |     0.000 |
|       RAM_reg_128_255_13_13     |     0.000 |
|       RAM_reg_128_255_14_14     |     0.000 |
|       RAM_reg_128_255_15_15     |     0.000 |
|       RAM_reg_128_255_16_16     |     0.000 |
|       RAM_reg_128_255_17_17     |     0.000 |
|       RAM_reg_128_255_18_18     |     0.000 |
|       RAM_reg_128_255_19_19     |     0.000 |
|       RAM_reg_128_255_1_1       |     0.005 |
|       RAM_reg_128_255_20_20     |     0.000 |
|       RAM_reg_128_255_21_21     |     0.000 |
|       RAM_reg_128_255_22_22     |     0.000 |
|       RAM_reg_128_255_23_23     |     0.000 |
|       RAM_reg_128_255_24_24     |     0.000 |
|       RAM_reg_128_255_25_25     |     0.000 |
|       RAM_reg_128_255_26_26     |     0.000 |
|       RAM_reg_128_255_27_27     |     0.000 |
|       RAM_reg_128_255_28_28     |     0.000 |
|       RAM_reg_128_255_29_29     |     0.000 |
|       RAM_reg_128_255_2_2       |     0.004 |
|       RAM_reg_128_255_30_30     |     0.000 |
|       RAM_reg_128_255_31_31     |     0.000 |
|       RAM_reg_128_255_3_3       |     0.006 |
|       RAM_reg_128_255_4_4       |     0.005 |
|       RAM_reg_128_255_5_5       |     0.000 |
|       RAM_reg_128_255_6_6       |     0.000 |
|       RAM_reg_128_255_7_7       |     0.000 |
|       RAM_reg_128_255_8_8       |     0.000 |
|       RAM_reg_128_255_9_9       |     0.000 |
|       RAM_reg_768_895_0_0       |     0.000 |
|       RAM_reg_768_895_10_10     |     0.000 |
|       RAM_reg_768_895_11_11     |     0.000 |
|       RAM_reg_768_895_12_12     |     0.000 |
|       RAM_reg_768_895_13_13     |     0.000 |
|       RAM_reg_768_895_14_14     |     0.000 |
|       RAM_reg_768_895_15_15     |     0.000 |
|       RAM_reg_768_895_16_16     |     0.000 |
|       RAM_reg_768_895_17_17     |     0.000 |
|       RAM_reg_768_895_18_18     |     0.000 |
|       RAM_reg_768_895_19_19     |     0.000 |
|       RAM_reg_768_895_1_1       |     0.005 |
|       RAM_reg_768_895_20_20     |     0.000 |
|       RAM_reg_768_895_21_21     |     0.000 |
|       RAM_reg_768_895_22_22     |     0.000 |
|       RAM_reg_768_895_23_23     |     0.000 |
|       RAM_reg_768_895_24_24     |     0.000 |
|       RAM_reg_768_895_25_25     |     0.000 |
|       RAM_reg_768_895_26_26     |     0.000 |
|       RAM_reg_768_895_27_27     |     0.000 |
|       RAM_reg_768_895_28_28     |     0.000 |
|       RAM_reg_768_895_29_29     |     0.000 |
|       RAM_reg_768_895_2_2       |     0.004 |
|       RAM_reg_768_895_30_30     |     0.000 |
|       RAM_reg_768_895_31_31     |     0.000 |
|       RAM_reg_768_895_3_3       |     0.005 |
|       RAM_reg_768_895_4_4       |     0.004 |
|       RAM_reg_768_895_5_5       |     0.000 |
|       RAM_reg_768_895_6_6       |     0.000 |
|       RAM_reg_768_895_7_7       |     0.000 |
|       RAM_reg_768_895_8_8       |     0.000 |
|       RAM_reg_768_895_9_9       |     0.000 |
|       RAM_reg_896_1023_0_0      |     0.000 |
|       RAM_reg_896_1023_10_10    |     0.000 |
|       RAM_reg_896_1023_11_11    |     0.000 |
|       RAM_reg_896_1023_12_12    |     0.000 |
|       RAM_reg_896_1023_13_13    |     0.000 |
|       RAM_reg_896_1023_14_14    |     0.000 |
|       RAM_reg_896_1023_15_15    |     0.000 |
|       RAM_reg_896_1023_16_16    |     0.000 |
|       RAM_reg_896_1023_17_17    |     0.000 |
|       RAM_reg_896_1023_18_18    |     0.000 |
|       RAM_reg_896_1023_19_19    |     0.000 |
|       RAM_reg_896_1023_1_1      |     0.005 |
|       RAM_reg_896_1023_20_20    |     0.000 |
|       RAM_reg_896_1023_21_21    |     0.000 |
|       RAM_reg_896_1023_22_22    |     0.000 |
|       RAM_reg_896_1023_23_23    |     0.000 |
|       RAM_reg_896_1023_24_24    |     0.000 |
|       RAM_reg_896_1023_25_25    |     0.000 |
|       RAM_reg_896_1023_26_26    |     0.000 |
|       RAM_reg_896_1023_27_27    |     0.000 |
|       RAM_reg_896_1023_28_28    |     0.000 |
|       RAM_reg_896_1023_29_29    |     0.000 |
|       RAM_reg_896_1023_2_2      |     0.003 |
|       RAM_reg_896_1023_30_30    |     0.000 |
|       RAM_reg_896_1023_31_31    |     0.000 |
|       RAM_reg_896_1023_3_3      |     0.005 |
|       RAM_reg_896_1023_4_4      |     0.004 |
|       RAM_reg_896_1023_5_5      |     0.000 |
|       RAM_reg_896_1023_6_6      |     0.000 |
|       RAM_reg_896_1023_7_7      |     0.000 |
|       RAM_reg_896_1023_8_8      |     0.000 |
|       RAM_reg_896_1023_9_9      |     0.000 |
|       RAM_reg_r2_0_63_0_2       |     0.002 |
|       RAM_reg_r2_0_63_12_14     |     0.000 |
|       RAM_reg_r2_0_63_15_17     |     0.000 |
|       RAM_reg_r2_0_63_18_20     |     0.000 |
|       RAM_reg_r2_0_63_21_23     |     0.000 |
|       RAM_reg_r2_0_63_24_26     |     0.000 |
|       RAM_reg_r2_0_63_27_29     |     0.000 |
|       RAM_reg_r2_0_63_30_30     |     0.000 |
|       RAM_reg_r2_0_63_31_31     |     0.000 |
|       RAM_reg_r2_0_63_3_5       |     0.001 |
|       RAM_reg_r2_0_63_6_8       |     0.000 |
|       RAM_reg_r2_0_63_9_11      |     0.000 |
|       RAM_reg_r2_128_191_0_2    |     0.002 |
|       RAM_reg_r2_128_191_12_14  |     0.000 |
|       RAM_reg_r2_128_191_15_17  |     0.000 |
|       RAM_reg_r2_128_191_18_20  |     0.000 |
|       RAM_reg_r2_128_191_21_23  |     0.000 |
|       RAM_reg_r2_128_191_24_26  |     0.000 |
|       RAM_reg_r2_128_191_27_29  |     0.000 |
|       RAM_reg_r2_128_191_30_30  |     0.000 |
|       RAM_reg_r2_128_191_31_31  |     0.000 |
|       RAM_reg_r2_128_191_3_5    |     0.002 |
|       RAM_reg_r2_128_191_6_8    |     0.000 |
|       RAM_reg_r2_128_191_9_11   |     0.000 |
|       RAM_reg_r2_192_255_0_2    |     0.001 |
|       RAM_reg_r2_192_255_12_14  |     0.000 |
|       RAM_reg_r2_192_255_15_17  |     0.000 |
|       RAM_reg_r2_192_255_18_20  |     0.000 |
|       RAM_reg_r2_192_255_21_23  |     0.000 |
|       RAM_reg_r2_192_255_24_26  |     0.000 |
|       RAM_reg_r2_192_255_27_29  |     0.000 |
|       RAM_reg_r2_192_255_30_30  |     0.000 |
|       RAM_reg_r2_192_255_31_31  |     0.000 |
|       RAM_reg_r2_192_255_3_5    |     0.002 |
|       RAM_reg_r2_192_255_6_8    |     0.000 |
|       RAM_reg_r2_192_255_9_11   |     0.000 |
|       RAM_reg_r2_64_127_0_2     |     0.002 |
|       RAM_reg_r2_64_127_12_14   |     0.000 |
|       RAM_reg_r2_64_127_15_17   |     0.000 |
|       RAM_reg_r2_64_127_18_20   |     0.000 |
|       RAM_reg_r2_64_127_21_23   |     0.000 |
|       RAM_reg_r2_64_127_24_26   |     0.000 |
|       RAM_reg_r2_64_127_27_29   |     0.000 |
|       RAM_reg_r2_64_127_30_30   |     0.000 |
|       RAM_reg_r2_64_127_31_31   |     0.000 |
|       RAM_reg_r2_64_127_3_5     |     0.002 |
|       RAM_reg_r2_64_127_6_8     |     0.000 |
|       RAM_reg_r2_64_127_9_11    |     0.000 |
|       RAM_reg_r2_768_831_0_2    |     0.002 |
|       RAM_reg_r2_768_831_12_14  |     0.000 |
|       RAM_reg_r2_768_831_15_17  |     0.000 |
|       RAM_reg_r2_768_831_18_20  |     0.000 |
|       RAM_reg_r2_768_831_21_23  |     0.000 |
|       RAM_reg_r2_768_831_24_26  |     0.000 |
|       RAM_reg_r2_768_831_27_29  |     0.000 |
|       RAM_reg_r2_768_831_30_30  |     0.000 |
|       RAM_reg_r2_768_831_31_31  |     0.000 |
|       RAM_reg_r2_768_831_3_5    |     0.002 |
|       RAM_reg_r2_768_831_6_8    |     0.000 |
|       RAM_reg_r2_768_831_9_11   |     0.000 |
|       RAM_reg_r2_832_895_0_2    |     0.002 |
|       RAM_reg_r2_832_895_12_14  |     0.000 |
|       RAM_reg_r2_832_895_15_17  |     0.000 |
|       RAM_reg_r2_832_895_18_20  |     0.000 |
|       RAM_reg_r2_832_895_21_23  |     0.000 |
|       RAM_reg_r2_832_895_24_26  |     0.000 |
|       RAM_reg_r2_832_895_27_29  |     0.000 |
|       RAM_reg_r2_832_895_30_30  |     0.000 |
|       RAM_reg_r2_832_895_31_31  |     0.000 |
|       RAM_reg_r2_832_895_3_5    |     0.002 |
|       RAM_reg_r2_832_895_6_8    |     0.000 |
|       RAM_reg_r2_832_895_9_11   |     0.000 |
|       RAM_reg_r2_896_959_0_2    |     0.002 |
|       RAM_reg_r2_896_959_12_14  |     0.000 |
|       RAM_reg_r2_896_959_15_17  |     0.000 |
|       RAM_reg_r2_896_959_18_20  |     0.000 |
|       RAM_reg_r2_896_959_21_23  |     0.000 |
|       RAM_reg_r2_896_959_24_26  |     0.000 |
|       RAM_reg_r2_896_959_27_29  |     0.000 |
|       RAM_reg_r2_896_959_30_30  |     0.000 |
|       RAM_reg_r2_896_959_31_31  |     0.000 |
|       RAM_reg_r2_896_959_3_5    |     0.002 |
|       RAM_reg_r2_896_959_6_8    |     0.000 |
|       RAM_reg_r2_896_959_9_11   |     0.000 |
|       RAM_reg_r2_960_1023_0_2   |     0.001 |
|       RAM_reg_r2_960_1023_12_14 |     0.000 |
|       RAM_reg_r2_960_1023_15_17 |     0.000 |
|       RAM_reg_r2_960_1023_18_20 |     0.000 |
|       RAM_reg_r2_960_1023_21_23 |     0.000 |
|       RAM_reg_r2_960_1023_24_26 |     0.000 |
|       RAM_reg_r2_960_1023_27_29 |     0.000 |
|       RAM_reg_r2_960_1023_30_30 |     0.000 |
|       RAM_reg_r2_960_1023_31_31 |     0.000 |
|       RAM_reg_r2_960_1023_3_5   |     0.002 |
|       RAM_reg_r2_960_1023_6_8   |     0.000 |
|       RAM_reg_r2_960_1023_9_11  |     0.000 |
|       RAM_reg_r3_0_63_0_2       |     0.002 |
|       RAM_reg_r3_0_63_12_14     |     0.000 |
|       RAM_reg_r3_0_63_15_17     |     0.000 |
|       RAM_reg_r3_0_63_18_20     |     0.000 |
|       RAM_reg_r3_0_63_21_23     |     0.000 |
|       RAM_reg_r3_0_63_24_26     |     0.000 |
|       RAM_reg_r3_0_63_27_29     |     0.000 |
|       RAM_reg_r3_0_63_30_30     |     0.000 |
|       RAM_reg_r3_0_63_31_31     |     0.000 |
|       RAM_reg_r3_0_63_3_5       |     0.002 |
|       RAM_reg_r3_0_63_6_8       |     0.000 |
|       RAM_reg_r3_0_63_9_11      |     0.000 |
|       RAM_reg_r3_128_191_0_2    |     0.002 |
|       RAM_reg_r3_128_191_12_14  |     0.000 |
|       RAM_reg_r3_128_191_15_17  |     0.000 |
|       RAM_reg_r3_128_191_18_20  |     0.000 |
|       RAM_reg_r3_128_191_21_23  |     0.000 |
|       RAM_reg_r3_128_191_24_26  |     0.000 |
|       RAM_reg_r3_128_191_27_29  |     0.000 |
|       RAM_reg_r3_128_191_30_30  |     0.000 |
|       RAM_reg_r3_128_191_31_31  |     0.000 |
|       RAM_reg_r3_128_191_3_5    |     0.002 |
|       RAM_reg_r3_128_191_6_8    |     0.000 |
|       RAM_reg_r3_128_191_9_11   |     0.000 |
|       RAM_reg_r3_192_255_0_2    |     0.002 |
|       RAM_reg_r3_192_255_12_14  |     0.000 |
|       RAM_reg_r3_192_255_15_17  |     0.000 |
|       RAM_reg_r3_192_255_18_20  |     0.000 |
|       RAM_reg_r3_192_255_21_23  |     0.000 |
|       RAM_reg_r3_192_255_24_26  |     0.000 |
|       RAM_reg_r3_192_255_27_29  |     0.000 |
|       RAM_reg_r3_192_255_30_30  |     0.000 |
|       RAM_reg_r3_192_255_31_31  |     0.000 |
|       RAM_reg_r3_192_255_3_5    |     0.002 |
|       RAM_reg_r3_192_255_6_8    |     0.000 |
|       RAM_reg_r3_192_255_9_11   |     0.000 |
|       RAM_reg_r3_64_127_0_2     |     0.002 |
|       RAM_reg_r3_64_127_12_14   |     0.000 |
|       RAM_reg_r3_64_127_15_17   |     0.000 |
|       RAM_reg_r3_64_127_18_20   |     0.000 |
|       RAM_reg_r3_64_127_21_23   |     0.000 |
|       RAM_reg_r3_64_127_24_26   |     0.000 |
|       RAM_reg_r3_64_127_27_29   |     0.000 |
|       RAM_reg_r3_64_127_30_30   |     0.000 |
|       RAM_reg_r3_64_127_31_31   |     0.000 |
|       RAM_reg_r3_64_127_3_5     |     0.002 |
|       RAM_reg_r3_64_127_6_8     |     0.000 |
|       RAM_reg_r3_64_127_9_11    |     0.000 |
|       RAM_reg_r3_768_831_0_2    |     0.002 |
|       RAM_reg_r3_768_831_12_14  |     0.000 |
|       RAM_reg_r3_768_831_15_17  |     0.000 |
|       RAM_reg_r3_768_831_18_20  |     0.000 |
|       RAM_reg_r3_768_831_21_23  |     0.000 |
|       RAM_reg_r3_768_831_24_26  |     0.000 |
|       RAM_reg_r3_768_831_27_29  |     0.000 |
|       RAM_reg_r3_768_831_30_30  |     0.000 |
|       RAM_reg_r3_768_831_31_31  |     0.000 |
|       RAM_reg_r3_768_831_3_5    |     0.002 |
|       RAM_reg_r3_768_831_6_8    |     0.000 |
|       RAM_reg_r3_768_831_9_11   |     0.000 |
|       RAM_reg_r3_832_895_0_2    |     0.002 |
|       RAM_reg_r3_832_895_12_14  |     0.000 |
|       RAM_reg_r3_832_895_15_17  |     0.000 |
|       RAM_reg_r3_832_895_18_20  |     0.000 |
|       RAM_reg_r3_832_895_21_23  |     0.000 |
|       RAM_reg_r3_832_895_24_26  |     0.000 |
|       RAM_reg_r3_832_895_27_29  |     0.000 |
|       RAM_reg_r3_832_895_30_30  |     0.000 |
|       RAM_reg_r3_832_895_31_31  |     0.000 |
|       RAM_reg_r3_832_895_3_5    |     0.002 |
|       RAM_reg_r3_832_895_6_8    |     0.000 |
|       RAM_reg_r3_832_895_9_11   |     0.000 |
|       RAM_reg_r3_896_959_0_2    |     0.002 |
|       RAM_reg_r3_896_959_12_14  |     0.000 |
|       RAM_reg_r3_896_959_15_17  |     0.000 |
|       RAM_reg_r3_896_959_18_20  |     0.000 |
|       RAM_reg_r3_896_959_21_23  |     0.000 |
|       RAM_reg_r3_896_959_24_26  |     0.000 |
|       RAM_reg_r3_896_959_27_29  |     0.000 |
|       RAM_reg_r3_896_959_30_30  |     0.000 |
|       RAM_reg_r3_896_959_31_31  |     0.000 |
|       RAM_reg_r3_896_959_3_5    |     0.002 |
|       RAM_reg_r3_896_959_6_8    |     0.000 |
|       RAM_reg_r3_896_959_9_11   |     0.000 |
|       RAM_reg_r3_960_1023_0_2   |     0.002 |
|       RAM_reg_r3_960_1023_12_14 |     0.000 |
|       RAM_reg_r3_960_1023_15_17 |     0.000 |
|       RAM_reg_r3_960_1023_18_20 |     0.000 |
|       RAM_reg_r3_960_1023_21_23 |     0.000 |
|       RAM_reg_r3_960_1023_24_26 |     0.000 |
|       RAM_reg_r3_960_1023_27_29 |     0.000 |
|       RAM_reg_r3_960_1023_30_30 |     0.000 |
|       RAM_reg_r3_960_1023_31_31 |     0.000 |
|       RAM_reg_r3_960_1023_3_5   |     0.002 |
|       RAM_reg_r3_960_1023_6_8   |     0.000 |
|       RAM_reg_r3_960_1023_9_11  |     0.000 |
|       RAM_reg_r4_0_63_0_2       |     0.003 |
|       RAM_reg_r4_0_63_12_14     |     0.000 |
|       RAM_reg_r4_0_63_15_17     |     0.000 |
|       RAM_reg_r4_0_63_18_20     |     0.000 |
|       RAM_reg_r4_0_63_21_23     |     0.000 |
|       RAM_reg_r4_0_63_24_26     |     0.000 |
|       RAM_reg_r4_0_63_27_29     |     0.000 |
|       RAM_reg_r4_0_63_30_30     |     0.000 |
|       RAM_reg_r4_0_63_31_31     |     0.000 |
|       RAM_reg_r4_0_63_3_5       |     0.002 |
|       RAM_reg_r4_0_63_6_8       |     0.000 |
|       RAM_reg_r4_0_63_9_11      |     0.000 |
|       RAM_reg_r4_128_191_0_2    |     0.003 |
|       RAM_reg_r4_128_191_12_14  |     0.000 |
|       RAM_reg_r4_128_191_15_17  |     0.000 |
|       RAM_reg_r4_128_191_18_20  |     0.000 |
|       RAM_reg_r4_128_191_21_23  |     0.000 |
|       RAM_reg_r4_128_191_24_26  |     0.000 |
|       RAM_reg_r4_128_191_27_29  |     0.000 |
|       RAM_reg_r4_128_191_30_30  |     0.000 |
|       RAM_reg_r4_128_191_31_31  |     0.000 |
|       RAM_reg_r4_128_191_3_5    |     0.003 |
|       RAM_reg_r4_128_191_6_8    |     0.000 |
|       RAM_reg_r4_128_191_9_11   |     0.000 |
|       RAM_reg_r5_0_63_0_2       |     0.002 |
|       RAM_reg_r5_0_63_12_14     |     0.000 |
|       RAM_reg_r5_0_63_15_17     |     0.000 |
|       RAM_reg_r5_0_63_18_20     |     0.000 |
|       RAM_reg_r5_0_63_21_23     |     0.000 |
|       RAM_reg_r5_0_63_24_26     |     0.000 |
|       RAM_reg_r5_0_63_27_29     |     0.000 |
|       RAM_reg_r5_0_63_30_30     |     0.000 |
|       RAM_reg_r5_0_63_31_31     |     0.000 |
|       RAM_reg_r5_0_63_3_5       |     0.002 |
|       RAM_reg_r5_0_63_6_8       |     0.000 |
|       RAM_reg_r5_0_63_9_11      |     0.000 |
|       RAM_reg_r5_128_191_0_2    |     0.002 |
|       RAM_reg_r5_128_191_12_14  |     0.000 |
|       RAM_reg_r5_128_191_15_17  |     0.000 |
|       RAM_reg_r5_128_191_18_20  |     0.000 |
|       RAM_reg_r5_128_191_21_23  |     0.000 |
|       RAM_reg_r5_128_191_24_26  |     0.000 |
|       RAM_reg_r5_128_191_27_29  |     0.000 |
|       RAM_reg_r5_128_191_30_30  |     0.000 |
|       RAM_reg_r5_128_191_31_31  |     0.000 |
|       RAM_reg_r5_128_191_3_5    |     0.002 |
|       RAM_reg_r5_128_191_6_8    |     0.000 |
|       RAM_reg_r5_128_191_9_11   |     0.000 |
|       RAM_reg_r6_0_63_0_2       |     0.002 |
|       RAM_reg_r6_0_63_12_14     |     0.000 |
|       RAM_reg_r6_0_63_15_17     |     0.000 |
|       RAM_reg_r6_0_63_18_20     |     0.000 |
|       RAM_reg_r6_0_63_21_23     |     0.000 |
|       RAM_reg_r6_0_63_24_26     |     0.000 |
|       RAM_reg_r6_0_63_27_29     |     0.000 |
|       RAM_reg_r6_0_63_30_30     |     0.000 |
|       RAM_reg_r6_0_63_31_31     |     0.000 |
|       RAM_reg_r6_0_63_3_5       |     0.002 |
|       RAM_reg_r6_0_63_6_8       |     0.000 |
|       RAM_reg_r6_0_63_9_11      |     0.000 |
|       RAM_reg_r6_128_191_0_2    |     0.002 |
|       RAM_reg_r6_128_191_12_14  |     0.000 |
|       RAM_reg_r6_128_191_15_17  |     0.000 |
|       RAM_reg_r6_128_191_18_20  |     0.000 |
|       RAM_reg_r6_128_191_21_23  |     0.000 |
|       RAM_reg_r6_128_191_24_26  |     0.000 |
|       RAM_reg_r6_128_191_27_29  |     0.000 |
|       RAM_reg_r6_128_191_30_30  |     0.000 |
|       RAM_reg_r6_128_191_31_31  |     0.000 |
|       RAM_reg_r6_128_191_3_5    |     0.002 |
|       RAM_reg_r6_128_191_6_8    |     0.000 |
|       RAM_reg_r6_128_191_9_11   |     0.000 |
+---------------------------------+-----------+


