heat_3d_refsrc_2_Isrc_3_12_14_14_refsnk_2.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < (Isrc0 + Isrc2)) then 0 else (B0 - 5))
heat_3d_refsrc_2_Isrc_3_12_14_14_refsnk_2.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < (Isrc0 + Isrc2)) then 0 else (B0 - 5))
heat_3d_refsrc_7_Isrc_15_3_13_2_refsnk_8.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_7_Isrc_15_3_13_2_refsnk_8.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 2)
heat_3d_refsrc_1_Isrc_13_17_17_9_refsnk_4.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc3)
heat_3d_refsrc_1_Isrc_13_17_17_9_refsnk_4.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc3)
heat_3d_refsrc_12_Isrc_4_8_8_17_refsnk_15.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc3) then 0 else Isrc3)
heat_3d_refsrc_12_Isrc_4_8_8_17_refsnk_15.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc3) then 0 else Isrc3)
heat_3d_refsrc_10_Isrc_2_8_7_15_refsnk_11.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_10_Isrc_2_8_7_15_refsnk_11.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 2) < (Isrc3 + Isrc2)) then 0 else (B0 - Isrc1))
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_0_Isrc_11_17_5_1_refsnk_0.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc1 < B0)) then 0 else 2)
heat_3d_refsrc_9_Isrc_5_1_3_12_refsnk_1.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 + 1))
heat_3d_refsrc_9_Isrc_5_1_3_12_refsnk_1.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (Isrc3 + 1))
heat_3d_refsrc_8_Isrc_15_8_16_9_refsnk_9.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc3)
heat_3d_refsrc_8_Isrc_15_8_16_9_refsnk_9.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else Isrc3)
heat_3d_refsrc_4_Isrc_12_3_11_9_refsnk_6.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc3)
heat_3d_refsrc_4_Isrc_12_3_11_9_refsnk_6.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B0) && (Isrc3 < B1)) then 0 else Isrc3)
heat_3d_refsrc_17_Isrc_9_5_1_13_refsnk_18.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_17_Isrc_9_5_1_13_refsnk_18.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_6_Isrc_18_5_12_15_refsnk_1.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 4))
heat_3d_refsrc_6_Isrc_18_5_12_15_refsnk_1.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else (B1 - 4))
heat_3d_refsrc_2_Isrc_1_13_10_1_refsnk_2.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_2_Isrc_1_13_10_1_refsnk_2.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_0_Isrc_20_15_17_5_refsnk_0.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_0_Isrc_20_15_17_5_refsnk_0.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc2 < B0)) then 0 else 6)
heat_3d_refsrc_3_Isrc_15_7_13_2_refsnk_3.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_3_Isrc_15_7_13_2_refsnk_3.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else 3)
heat_3d_refsrc_0_Isrc_5_6_11_18_refsnk_3.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - 4))
heat_3d_refsrc_0_Isrc_5_6_11_18_refsnk_3.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc3 < B0)) then 0 else (B0 - 4))
heat_3d_refsrc_4_Isrc_5_8_5_12_refsnk_6.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_4_Isrc_5_8_5_12_refsnk_6.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc2 < B1) && (Isrc3 < B0)) then 0 else Isrc3)
heat_3d_refsrc_17_Isrc_19_4_1_18_refsnk_18.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc3)
heat_3d_refsrc_17_Isrc_19_4_1_18_refsnk_18.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc0 < B0)) then 0 else Isrc3)
heat_3d_refsrc_9_Isrc_6_4_5_9_refsnk_1.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (5 * 2))
heat_3d_refsrc_9_Isrc_6_4_5_9_refsnk_1.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc3 < B0) && (Isrc1 < B1)) then 0 else (5 * 2))
heat_3d_refsrc_8_Isrc_19_10_13_2_refsnk_9.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_8_Isrc_19_10_13_2_refsnk_9.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 2)
heat_3d_refsrc_15_Isrc_11_10_16_1_refsnk_17.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_15_Isrc_11_10_16_1_refsnk_17.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 < B1) && (Isrc2 < B0)) then 0 else 1)
heat_3d_refsrc_8_Isrc_3_18_9_2_refsnk_9.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_8_Isrc_3_18_9_2_refsnk_9.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else 2)
heat_3d_refsrc_14_Isrc_20_6_1_14_refsnk_17.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 < B1) && (Isrc3 < B0)) then 0 else (B0 - 5))
heat_3d_refsrc_14_Isrc_20_6_1_14_refsnk_17.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 < B1) && (Isrc3 < B0)) then 0 else (B0 - 5))
heat_3d_refsrc_5_Isrc_1_12_15_9_refsnk_5.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc3)) then 0 else (Isrc2 - 5))
heat_3d_refsrc_5_Isrc_1_12_15_9_refsnk_5.Isnk3.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((B0 + 1) < (Isrc3 + Isrc3)) then 0 else (Isrc2 - 5))
