5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd cond3.3.vcd -o cond3.3.cdd -v cond3.3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" cond3.3.v 11 33 1
2 1 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 13 87000b 1 0 15 0 16 17 0 ffff 1 0 0
1 b 14 87000b 1 0 0 0 1 17 0 1 0 0 0
1 c 14 87000e 1 0 0 0 1 17 0 1 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" cond3.3.v 0 22 1
2 2 17 50005 1 0 1004 0 0 32 48 0 0
2 3 17 10001 0 1 1410 0 0 16 1 a
2 4 17 10005 1 37 16 2 3
2 5 18 50008 1 0 21008 0 0 1 16 1 0
2 6 18 10001 0 1 1410 0 0 1 1 b
2 7 18 10008 1 37 1a 5 6
2 8 19 50008 1 0 21008 0 0 1 16 1 0
2 9 19 10001 0 1 1410 0 0 1 1 c
2 10 19 10008 1 37 1a 8 9
2 11 20 20002 1 0 1008 0 0 32 48 5 0
2 12 20 10002 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 21 1b001d 1 0 61008 0 0 32 16 3 0
2 14 21 140016 1 0 41008 0 0 32 16 2 0
2 15 21 e0010 1 0 21008 0 0 32 16 1 0
2 16 21 a0010 1 1a 1208 14 15 32 18 0 ffffffff fffffffe 1 0 0
2 17 21 a000a 1 1 1008 0 0 1 1 c
2 18 21 a0016 1 19 1008 16 17 32 18 0 ffffffff fffffffe 1 0 0
2 19 21 50017 1 1a 1208 13 18 32 18 0 ffffffff fffffffe 1 0 0
2 20 21 50005 1 1 1008 0 0 1 1 b
2 21 21 5001d 1 19 1008 19 20 16 18 0 ffff fffe 1 0 0
2 22 21 10001 0 1 1410 0 0 16 1 a
2 23 21 1001d 1 37 1a 21 22
4 23 0 0 0
4 12 0 23 0
4 10 0 12 12
4 7 0 10 10
4 4 11 7 7
3 1 main.$u1 "main.$u1" cond3.3.v 0 31 1
