INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_axis2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_vector2axis
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_clock_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_infrastructure_v1_1_0/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" into library axis_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_cdc_handshake
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/axis_data_fifo_v1_1_8/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v" into library axis_data_fifo_v1_1_8
INFO: [VRFC 10-311] analyzing module axis_data_fifo_v1_1_8_axis_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/ip/myFifo/sim/myFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_scheduler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scheduler_noc
WARNING: [VRFC 10-756] identifier rd_addr is used before its declaration [D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_scheduler.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_pe_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_block_main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_block_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbyn_full
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.srcs/sources_1/imports/NOC project/nbyn_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_image
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/mygit/NocProject/hw/Vivado/project_noc.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "D:/mygit/NocProject/hw/Vivado/project_noc.ip_user_files/ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
