// Seed: 935731410
module module_0 ();
  real id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    input supply0 id_7,
    output supply1 id_8,
    inout tri1 id_9,
    input wand id_10
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = 1;
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3 :
  assert property (@(posedge 1 or posedge 1'b0, 1) 1)
  else;
  module_2(
      id_3, id_2, id_1, id_1, id_3, id_3
  );
endmodule
