(pcb "C:\Users\marta\Downloads\PROYECTOS_PROTEUS\RELÃ‰ BOMBA\MISO_MOSI_MSP430\MISO_MOSI_MSP430.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.4)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  153490 -140480  100000 -140480  100000 -120000  153490 -120000
            153490 -140480)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 762)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R1 109020.000000 -132150.000000 front 90.000000 (PN 4.7k))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J3 104910.000000 -124640.000000 front 0.000000 (PN con2))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (place C1 108610.000000 -137310.000000 front 180.000000 (PN 1u))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place J2 131330.000000 -122120.000000 front -90.000000 (PN ports))
    )
    (component "pmod-conn_6x2:pmod_pin_array_6x2"
      (place P1 149050.000000 -130320.000000 front 0.000000 (PN PMOD))
    )
    (component "digikey-footprints:DIP-20_W7.62mm"
      (place U1 114820.000000 -132965.000000 front 90.000000 (PN MSP430G2553IN20))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical::1
      (place J1 130380.000000 -136250.000000 front -90.000000 (PN ports1))
    )
  )
  (library
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  4340 -800  4340 800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (outline (path signal 120  1190 2034  1190 840))
      (outline (path signal 120  990 -840  990 -2067))
      (outline (path signal 120  950 -840  950 -2071))
      (outline (path signal 120  1270 -840  1270 -2016))
      (outline (path signal 120  2711 768  2711 -768))
      (outline (path signal 120  1871 1760  1871 840))
      (outline (path signal 120  1951 -840  1951 -1708))
      (outline (path signal 120  830 -840  830 -2079))
      (outline (path signal 120  1751 -840  1751 -1830))
      (outline (path signal 120  2831 370  2831 -370))
      (outline (path signal 120  870 -840  870 -2077))
      (outline (path signal 120  2191 1516  2191 840))
      (outline (path signal 120  2591 1013  2591 -1013))
      (outline (path signal 120  1871 -840  1871 -1760))
      (outline (path signal 120  1631 -840  1631 -1889))
      (outline (path signal 120  1551 1924  1551 840))
      (outline (path signal 120  2231 -840  2231 -1478))
      (outline (path signal 120  790 -840  790 -2080))
      (outline (path signal 120  2031 1650  2031 840))
      (outline (path signal 120  1310 2005  1310 840))
      (outline (path signal 120  1150 2042  1150 840))
      (outline (path signal 120  830 2079  830 840))
      (outline (path signal 120  1430 -840  1430 -1968))
      (outline (path signal 120  1310 -840  1310 -2005))
      (outline (path signal 120  2351 1351  2351 -1351))
      (outline (path signal 120  1230 2025  1230 840))
      (outline (path signal 120  1350 -840  1350 -1994))
      (outline (path signal 120  1911 1735  1911 840))
      (outline (path signal 120  1831 -840  1831 -1785))
      (outline (path signal 120  2791 537  2791 -537))
      (outline (path signal 120  2271 -840  2271 -1438))
      (outline (path signal 120  1991 -840  1991 -1680))
      (outline (path signal 120  2511 1142  2511 -1142))
      (outline (path signal 120  1671 -840  1671 -1870))
      (outline (path signal 120  1110 2050  1110 840))
      (outline (path signal 120  1751 1830  1751 840))
      (outline (path signal 120  1270 2016  1270 840))
      (outline (path signal 120  1511 -840  1511 -1940))
      (outline (path signal 120  1911 -840  1911 -1735))
      (outline (path signal 120  -1519.8 1195  -1119.8 1195))
      (outline (path signal 120  -1319.8 1395  -1319.8 995))
      (outline (path signal 120  910 2074  910 840))
      (outline (path signal 120  910 -840  910 -2074))
      (outline (path signal 120  1110 -840  1110 -2050))
      (outline (path signal 120  1711 1851  1711 840))
      (outline (path signal 120  1471 -840  1471 -1954))
      (outline (path signal 120  1390 -840  1390 -1982))
      (outline (path signal 120  990 2067  990 840))
      (outline (path signal 120  1150 -840  1150 -2042))
      (outline (path signal 120  2631 940  2631 -940))
      (outline (path signal 120  1711 -840  1711 -1851))
      (outline (path signal 120  790 2080  790 840))
      (outline (path signal 120  2471 1200  2471 -1200))
      (outline (path signal 120  2551 1080  2551 -1080))
      (outline (path signal 120  1831 1785  1831 840))
      (outline (path signal 120  1591 -840  1591 -1907))
      (outline (path signal 120  2191 -840  2191 -1516))
      (outline (path signal 120  950 2071  950 840))
      (outline (path signal 120  2151 1552  2151 840))
      (outline (path signal 120  750 -840  750 -2080))
      (outline (path signal 120  1070 2056  1070 840))
      (outline (path signal 120  1791 1808  1791 840))
      (outline (path signal 120  2231 1478  2231 840))
      (outline (path signal 120  1390 1982  1390 840))
      (outline (path signal 120  2671 859  2671 -859))
      (outline (path signal 120  1430 1968  1430 840))
      (outline (path signal 120  1671 1870  1671 840))
      (outline (path signal 120  1350 1994  1350 840))
      (outline (path signal 120  2111 -840  2111 -1587))
      (outline (path signal 120  2151 -840  2151 -1552))
      (outline (path signal 120  1030 2062  1030 840))
      (outline (path signal 120  1030 -840  1030 -2062))
      (outline (path signal 120  2311 1396  2311 840))
      (outline (path signal 120  2751 664  2751 -664))
      (outline (path signal 120  1591 1907  1591 840))
      (outline (path signal 120  2111 1587  2111 840))
      (outline (path signal 120  1471 1954  1471 840))
      (outline (path signal 120  1551 -840  1551 -1924))
      (outline (path signal 120  2031 -840  2031 -1650))
      (outline (path signal 120  2271 1438  2271 840))
      (outline (path signal 120  2391 1304  2391 -1304))
      (outline (path signal 120  1190 -840  1190 -2034))
      (outline (path signal 120  1991 1680  1991 840))
      (outline (path signal 120  1230 -840  1230 -2025))
      (outline (path signal 120  2071 1619  2071 840))
      (outline (path signal 120  2311 -840  2311 -1396))
      (outline (path signal 120  2071 -840  2071 -1619))
      (outline (path signal 120  750 2080  750 840))
      (outline (path signal 120  2431 1254  2431 -1254))
      (outline (path signal 120  1070 -840  1070 -2056))
      (outline (path signal 120  870 2077  870 840))
      (outline (path signal 120  1951 1708  1951 840))
      (outline (path signal 120  1511 1940  1511 840))
      (outline (path signal 120  1631 1889  1631 840))
      (outline (path signal 120  1791 -840  1791 -1808))
      (outline (path signal 120  2870 0  2851.08 -282.568  2794.68 -560.094  2701.78 -827.625
            2574.05 -1080.39  2413.78 -1313.87  2223.81 -1523.91  2007.54 -1706.75
            1768.83 -1859.13  1511.94 -1978.34  1241.46 -2062.25  962.203 -2109.35
            679.16 -2118.82  397.382 -2090.47  121.896 -2024.82  -142.382 -1923.03
            -390.735 -1786.93  -618.731 -1618.94  -822.302 -1422.06  -997.816 -1199.81
            -1142.14 -956.141  -1252.7 -695.413  -1327.52 -422.274  -1365.27 -141.6
            -1365.27 141.6  -1327.52 422.274  -1252.7 695.413  -1142.14 956.141
            -997.816 1199.81  -822.302 1422.06  -618.731 1618.94  -390.735 1786.93
            -142.382 1923.03  121.896 2024.82  397.382 2090.47  679.16 2118.82
            962.203 2109.35  1241.46 2062.25  1511.94 1978.34  1768.83 1859.13
            2007.54 1706.75  2223.81 1523.91  2413.78 1313.87  2574.05 1080.39
            2701.78 827.625  2794.68 560.094  2851.08 282.568  2870 0))
      (outline (path signal 50  3000 0  2980.75 -293.684  2923.33 -582.343  2828.73 -861.038
            2698.56 -1125  2535.05 -1369.71  2340.99 -1590.99  2119.71 -1785.05
            1875 -1948.56  1611.04 -2078.73  1332.34 -2173.33  1043.68 -2230.75
            750 -2250  456.316 -2230.75  167.657 -2173.33  -111.038 -2078.73
            -375 -1948.56  -619.713 -1785.05  -840.99 -1590.99  -1035.05 -1369.71
            -1198.56 -1125  -1328.73 -861.038  -1423.33 -582.343  -1480.75 -293.684
            -1500 0  -1480.75 293.684  -1423.33 582.343  -1328.73 861.038
            -1198.56 1125  -1035.05 1369.71  -840.99 1590.99  -619.713 1785.05
            -375 1948.56  -111.038 2078.73  167.657 2173.33  456.316 2230.75
            750 2250  1043.68 2230.75  1332.34 2173.33  1611.04 2078.73
            1875 1948.56  2119.71 1785.05  2340.99 1590.99  2535.05 1369.71
            2698.56 1125  2828.73 861.038  2923.33 582.343  2980.75 293.684
            3000 0))
      (outline (path signal 100  -952.554 867.5  -552.554 867.5))
      (outline (path signal 100  -752.554 1067.5  -752.554 667.5))
      (outline (path signal 100  2750 0  2730.54 -278.346  2672.52 -551.275  2577.09 -813.473
            2446.1 -1059.84  2282.09 -1285.58  2088.26 -1486.29  1868.39 -1658.08
            1626.74 -1797.59  1368.03 -1902.11  1097.3 -1969.62  819.799 -1998.78
            540.943 -1989.04  266.156 -1940.59  0.787 -1854.37  -250 -1732.05
            -481.323 -1576.02  -688.68 -1389.32  -868.034 -1175.57  -1015.89 -938.943
            -1129.38 -684.04  -1206.3 -415.823  -1245.13 -139.513  -1245.13 139.513
            -1206.3 415.823  -1129.38 684.04  -1015.89 938.943  -868.034 1175.57
            -688.68 1389.32  -481.323 1576.02  -250 1732.05  0.787 1854.37
            266.156 1940.59  540.943 1989.04  819.799 1998.78  1097.3 1969.62
            1368.03 1902.11  1626.74 1797.59  1868.39 1658.08  2088.26 1486.29
            2282.09 1285.58  2446.1 1059.84  2577.09 813.473  2672.52 551.275
            2730.54 278.346  2750 0))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 1500 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "pmod-conn_6x2:pmod_pin_array_6x2"
      (outline (path signal 304.8  -2540 7620  -2540 -7620))
      (outline (path signal 304.8  2540 -7620  2540 7620))
      (outline (path signal 304.8  2540 -2540  -2540 -2540))
      (outline (path signal 304.8  -2540 -7620  2540 -7620))
      (outline (path signal 304.8  2540 7620  -2540 7620))
      (outline (path signal 304.8  2540 -2540  -2540 -2540))
      (outline (path signal 304.8  2540 -7620  2540 7620))
      (outline (path signal 304.8  -2540 -7620  2540 -7620))
      (outline (path signal 304.8  -2540 7620  -2540 -7620))
      (outline (path signal 304.8  2540 7620  -2540 7620))
      (outline (path signal 50  -6985 0  -7366 -381))
      (outline (path signal 50  -6985 0  -6985 -11430))
      (outline (path signal 50  0 -8890  -5080 -8890))
      (outline (path signal 50  0 -11430  635 -11430))
      (outline (path signal 50  -6985 -11430  -6604 -11049))
      (outline (path signal 50  -5080 -10160  -5080 10160))
      (outline (path signal 50  -5842 -10160  -5461 -9779))
      (outline (path signal 50  1270 11430  1905 11430))
      (outline (path signal 50  0 11430  635 11430))
      (outline (path signal 50  -5080 -8890  -4826 -9144))
      (outline (path signal 50  -3810 11430  -3175 11430))
      (outline (path signal 50  0 -8890  -254 -9144))
      (outline (path signal 50  -5080 11430  -4445 11430))
      (outline (path signal 50  2540 11430  3175 11430))
      (outline (path signal 50  -254 -8636  0 -8890))
      (outline (path signal 50  -5842 -10160  -6223 -9779))
      (outline (path signal 50  -5842 0  -5842 -10160))
      (outline (path signal 50  -5842 0  -5461 -381))
      (outline (path signal 50  -5842 0  -6223 -381))
      (outline (path signal 50  -3810 -11430  -3175 -11430))
      (outline (path signal 50  -6604 -381  -6985 0))
      (outline (path signal 50  -5080 -8890  -4826 -8636))
      (outline (path signal 50  -2540 11430  -1905 11430))
      (outline (path signal 50  -1270 11430  -635 11430))
      (outline (path signal 50  -6985 -11430  -7366 -11049))
      (outline (path signal 50  1270 -11430  1905 -11430))
      (outline (path signal 50  0 -10160  -5080 -10160))
      (outline (path signal 50  -5080 -11430  -4445 -11430))
      (outline (path signal 50  0 10160  -5080 10160))
      (outline (path signal 50  -2540 -11430  -1905 -11430))
      (outline (path signal 50  -1270 -11430  -635 -11430))
      (pin Rect[A]Pad_1524x1524_um 1 1270 6350)
      (pin Round[A]Pad_1524_um (rotate 270) 2 1270 3810)
      (pin Round[A]Pad_1524_um (rotate 270) 3 1270 1270)
      (pin Round[A]Pad_1524_um (rotate 270) 4 1270 -1270)
      (pin Round[A]Pad_1524_um (rotate 270) 5 1270 -3810)
      (pin Round[A]Pad_1524_um (rotate 270) 6 1270 -6350)
      (pin Round[A]Pad_1524_um (rotate 270) 7 -1270 6350)
      (pin Round[A]Pad_1524_um (rotate 270) 8 -1270 3810)
      (pin Round[A]Pad_1524_um (rotate 270) 9 -1270 1270)
      (pin Round[A]Pad_1524_um (rotate 270) 10 -1270 -1270)
      (pin Round[A]Pad_1524_um (rotate 270) 11 -1270 -3810)
      (pin Round[A]Pad_1524_um (rotate 270) 12 -1270 -6350)
    )
    (image "digikey-footprints:DIP-20_W7.62mm"
      (outline (path signal 100  200 1900  200 1100))
      (outline (path signal 100  1200 2900  200 1900))
      (outline (path signal 100  7280 2500  7280 2900))
      (outline (path signal 100  300 -25400  700 -25400))
      (outline (path signal 100  200 1100  -600 1100))
      (outline (path signal 100  7300 -25400  6800 -25400))
      (outline (path signal 100  7280 2900  6880 2900))
      (outline (path signal 100  1700 2900  1200 2900))
      (outline (path signal 100  7300 -25000  7300 -25400))
      (outline (path signal 100  300 -25000  300 -25400))
      (outline (path signal 50  -1050 2940  -1050 -25460))
      (outline (path signal 50  -1050 -25460  8680 -25460))
      (outline (path signal 50  -1050 2940  8670 2940))
      (outline (path signal 50  8670 2940  8680 -25460))
      (outline (path signal 100  480 -25210  7080 -25210))
      (outline (path signal 100  7080 2690  7080 -25210))
      (outline (path signal 100  480 1790  1380 2690))
      (outline (path signal 100  1380 2690  7080 2690))
      (outline (path signal 100  480 1790  480 -25210))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 0 -2540)
      (pin Round[A]Pad_1600_um 3 0 -5080)
      (pin Round[A]Pad_1600_um 4 0 -7620)
      (pin Round[A]Pad_1600_um 5 0 -10160)
      (pin Round[A]Pad_1600_um 6 0 -12700)
      (pin Round[A]Pad_1600_um 7 0 -15240)
      (pin Round[A]Pad_1600_um 8 0 -17780)
      (pin Round[A]Pad_1600_um 9 0 -20320)
      (pin Round[A]Pad_1600_um 10 0 -22860)
      (pin Round[A]Pad_1600_um 11 7620 -22860)
      (pin Round[A]Pad_1600_um 12 7620 -20320)
      (pin Round[A]Pad_1600_um 13 7620 -17780)
      (pin Round[A]Pad_1600_um 14 7620 -15240)
      (pin Round[A]Pad_1600_um 15 7620 -12700)
      (pin Round[A]Pad_1600_um 16 7620 -10160)
      (pin Round[A]Pad_1600_um 17 7620 -7620)
      (pin Round[A]Pad_1600_um 18 7620 -5080)
      (pin Round[A]Pad_1600_um 19 7620 -2540)
      (pin Round[A]Pad_1600_um 20 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical::1
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1524x1524_um
      (shape (rect F.Cu -762 -762 762 762))
      (shape (rect B.Cu -762 -762 762 762))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +3V3
      (pins R1-1 J3-4 C1-1 P1-6 P1-12 U1-1)
    )
    (net RST
      (pins R1-2 J3-3 J3-2 C1-2 P1-5 P1-11 U1-16 U1-20)
    )
    (net P1.0
      (pins U1-2 J1-6)
    )
    (net P1.1
      (pins U1-3 J1-5)
    )
    (net P1.2
      (pins U1-4 J1-4)
    )
    (net P1.3
      (pins U1-5 J1-3)
    )
    (net P1.4
      (pins U1-6 J1-2)
    )
    (net P2.1
      (pins U1-9 J1-1)
    )
    (net P2.6
      (pins J2-6 U1-19)
    )
    (net P2.7
      (pins J2-5 U1-18)
    )
    (net P2.5
      (pins J2-4 U1-13)
    )
    (net P2.4
      (pins J2-3 U1-12)
    )
    (net P2.3
      (pins J2-2 U1-11)
    )
    (net P2.2
      (pins J2-1 U1-10)
    )
    (net TEST
      (pins J3-1 U1-17)
    )
    (net "unconnected-(P1-Pad7)"
      (pins P1-7)
    )
    (net "P1.5{slash}SCK"
      (pins P1-4 U1-7)
    )
    (net "unconnected-(P1-Pad8)"
      (pins P1-8)
    )
    (net "P1.6{slash}MISO"
      (pins P1-2 U1-14)
    )
    (net "unconnected-(P1-Pad9)"
      (pins P1-9)
    )
    (net "P1.7{slash}MOSI"
      (pins P1-3 U1-15)
    )
    (net "unconnected-(P1-Pad10)"
      (pins P1-10)
    )
    (net "P2.0{slash}CS"
      (pins P1-1 U1-8)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 762)
        (clearance 200.1)
      )
    )
    (class miso "P1.6{slash}MISO" "P1.7{slash}MOSI"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 381)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
