[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=cache_large cache_medium cache_small clk_domain cpu dcache dvfs_handler dynamic_cache icache l2bar l2cache mem_ctrl membus
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kvm_vm=Null
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:536870912
memories=system.mem_ctrl
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=Null
system_port=system.membus.slave[5]

[system.cache_large]
type=NoncoherentCache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=400000
power_model=
power_state=system.cache_large.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cache_large.replacement_policy
response_latency=2
sequential_access=false
size=8388608
system=system
tag_latency=2
tags=system.cache_large.tags
tgts_per_mshr=2000
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.dynamic_cache.cache_side_large
mem_side=system.membus.slave[3]

[system.cache_large.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cache_large.replacement_policy]
type=LRURP
eventq_index=0

[system.cache_large.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=1
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cache_large.tags.indexing_policy
power_model=
power_state=system.cache_large.tags.power_state
replacement_policy=system.cache_large.replacement_policy
sequential_access=false
size=8388608
system=system
tag_latency=2
warmup_percentage=0

[system.cache_large.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=64
eventq_index=0
size=8388608

[system.cache_large.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cache_medium]
type=NoncoherentCache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=400000
power_model=
power_state=system.cache_medium.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cache_medium.replacement_policy
response_latency=2
sequential_access=false
size=8388608
system=system
tag_latency=2
tags=system.cache_medium.tags
tgts_per_mshr=2000
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.dynamic_cache.cache_side_medium
mem_side=system.membus.slave[2]

[system.cache_medium.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cache_medium.replacement_policy]
type=LRURP
eventq_index=0

[system.cache_medium.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=1
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cache_medium.tags.indexing_policy
power_model=
power_state=system.cache_medium.tags.power_state
replacement_policy=system.cache_medium.replacement_policy
sequential_access=false
size=8388608
system=system
tag_latency=2
warmup_percentage=0

[system.cache_medium.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=64
eventq_index=0
size=8388608

[system.cache_medium.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cache_small]
type=NoncoherentCache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=400000
power_model=
power_state=system.cache_small.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.cache_small.replacement_policy
response_latency=2
sequential_access=false
size=8388608
system=system
tag_latency=2
tags=system.cache_small.tags
tgts_per_mshr=2000
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.dynamic_cache.cache_side_small
mem_side=system.membus.slave[1]

[system.cache_small.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cache_small.replacement_policy]
type=LRURP
eventq_index=0

[system.cache_small.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=1
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.cache_small.tags.indexing_policy
power_model=
power_state=system.cache_small.tags.power_state
replacement_policy=system.cache_small.replacement_policy
sequential_access=false
size=8388608
system=system
tag_latency=2
warmup_percentage=0

[system.cache_small.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=64
eventq_index=0
size=8388608

[system.cache_small.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.cpu]
type=TimingSimpleCPU
children=dtb interrupts isa itb power_state tracer workload
branchPred=Null
checker=Null
clk_domain=system.clk_domain
cpu_id=-1
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
eventq_index=0
function_trace=false
function_trace_start=0
interrupts=system.cpu.interrupts
isa=system.cpu.isa
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=5000000
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu.power_state
profile=0
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
wait_for_remote_gdb=false
workload=system.cpu.workload
dcache_port=system.dcache.cpu_side
icache_port=system.icache.cpu_side

[system.cpu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu.dtb.walker

[system.cpu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu.dtb.walker.power_state
system=system

[system.cpu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[4]
int_slave=system.membus.master[1]
pio=system.membus.master[0]

[system.cpu.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.clk_domain
eventq_index=0

[system.cpu.isa]
type=X86ISA
eventq_index=0

[system.cpu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu.itb.walker

[system.cpu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu.itb.walker.power_state
system=system

[system.cpu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.cpu.workload]
type=Process
cmd=sgcc_base.mytest-m64 gcc-pp.c -O5 -fipa-pta -o gcc-pp.opts-O5_-fipa-pta.s
cwd=/home/nanoproj/michael/spec2017/benchspec/CPU/602.gcc_s/run/run_base_refspeed_mytest-m64.0000
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=sgcc_base.mytest-m64
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=cout
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.dcache]
type=NoncoherentCache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
power_model=
power_state=system.dcache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.dcache.replacement_policy
response_latency=2
sequential_access=false
size=16384
system=system
tag_latency=2
tags=system.dcache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.dcache_port
mem_side=system.l2bar.slave[0]

[system.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.dcache.replacement_policy]
type=LRURP
eventq_index=0

[system.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=1
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.dcache.tags.indexing_policy
power_model=
power_state=system.dcache.tags.power_state
replacement_policy=system.dcache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=2
warmup_percentage=0

[system.dcache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=64
eventq_index=0
size=16384

[system.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.dynamic_cache]
type=DynamicCacheCtrl
accountFlush=false
cache_large=system.cache_large
cache_medium=system.cache_medium
cache_small=system.cache_small
cpu_object=system.cpu
eventq_index=0
cache_side_large=system.cache_large.cpu_side
cache_side_medium=system.cache_medium.cpu_side
cache_side_small=system.cache_small.cpu_side
cpu_side=system.l2cache.mem_side
mem_side=system.membus.slave[0]

[system.icache]
type=NoncoherentCache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
power_model=
power_state=system.icache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.icache.replacement_policy
response_latency=2
sequential_access=false
size=16384
system=system
tag_latency=2
tags=system.icache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.icache_port
mem_side=system.l2bar.slave[1]

[system.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.icache.replacement_policy]
type=LRURP
eventq_index=0

[system.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=1
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.icache.tags.indexing_policy
power_model=
power_state=system.icache.tags.power_state
replacement_policy=system.icache.replacement_policy
sequential_access=false
size=16384
system=system
tag_latency=2
warmup_percentage=0

[system.icache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=64
eventq_index=0
size=16384

[system.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2bar]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
power_model=
power_state=system.l2bar.power_state
response_latency=2
use_default_range=false
width=16
master=system.l2cache.cpu_side
slave=system.dcache.mem_side system.icache.mem_side

[system.l2bar.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2cache]
type=NoncoherentCache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=1
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=4
power_model=
power_state=system.l2cache.power_state
prefetch_on_access=false
prefetcher=Null
replacement_policy=system.l2cache.replacement_policy
response_latency=2
sequential_access=false
size=32768
system=system
tag_latency=2
tags=system.l2cache.tags
tgts_per_mshr=20
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.l2bar.master[0]
mem_side=system.dynamic_cache.cpu_side

[system.l2cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.l2cache.replacement_policy]
type=LRURP
eventq_index=0

[system.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=1
block_size=64
clk_domain=system.clk_domain
entry_size=64
eventq_index=0
indexing_policy=system.l2cache.tags.indexing_policy
power_model=
power_state=system.l2cache.tags.power_state
replacement_policy=system.l2cache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=2
warmup_percentage=0

[system.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=1
entry_size=64
eventq_index=0
size=32768

[system.l2cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl]
type=DRAMCtrl
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.235
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrl.power_state
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:536870912
ranks_per_channel=2
read_buffer_size=32
static_backend_latency=10000
static_frontend_latency=10000
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tPPD=0
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[2]

[system.mem_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
power_model=
power_state=system.membus.power_state
response_latency=2
use_default_range=false
width=16
master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave system.mem_ctrl.port
slave=system.dynamic_cache.mem_side system.cache_small.mem_side system.cache_medium.mem_side system.cache_large.mem_side system.cpu.interrupts.int_master system.system_port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

