#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon May 23 21:12:26 2022
# Process ID: 7455
# Current directory: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/vivado.log
# Journal file: /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-csg324-1
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1196.645 ; gain = 43.023 ; free physical = 1238 ; free virtual = 20074
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-csg324-1
Command: synth_design -directive default -top top -part xc7a100t-csg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7482 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1296.098 ; gain = 87.898 ; free physical = 1089 ; free virtual = 19954
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:511]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:511]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:512]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:512]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:513]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:513]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:514]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:514]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:516]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:516]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:517]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:517]
INFO: [Synth 8-3876] $readmem data file 'top_mem.init' is read successfully [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1991]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:848]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1550]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1618]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1655]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1696]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1705]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1728]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1750]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1763]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1775]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1843]
INFO: [Synth 8-155] case statement is not full and has no default [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1852]
INFO: [Synth 8-6157] synthesizing module 'DNA_PORT' [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3034]
	Parameter SIM_DNA_VALUE bound to: 57'b000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'DNA_PORT' (1#1) [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:3034]
INFO: [Synth 8-6157] synthesizing module 'XADC' [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52531]
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0100011100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (2#1) [/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:52531]
WARNING: [Synth 8-689] width (7) of port connection 'CHANNEL' does not match port width (5) of module 'XADC' [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:2045]
WARNING: [Synth 8-350] instance 'XADC' of module 'XADC' requires 24 connections, but only 20 given [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:2030]
WARNING: [Synth 8-6014] Unused sequential element r_count_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1569]
WARNING: [Synth 8-6014] Unused sequential element g_count_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1574]
WARNING: [Synth 8-6014] Unused sequential element b_count_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1579]
WARNING: [Synth 8-6014] Unused sequential element adxl362_status_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1680]
WARNING: [Synth 8-6014] Unused sequential element adxl362_mosi_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1684]
WARNING: [Synth 8-6014] Unused sequential element adxl362_miso_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1685]
WARNING: [Synth 8-6014] Unused sequential element adxl362_cs_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1689]
WARNING: [Synth 8-6014] Unused sequential element adxl362_loopback_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1693]
WARNING: [Synth 8-6014] Unused sequential element buttons_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1702]
WARNING: [Synth 8-6014] Unused sequential element reset_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1720]
WARNING: [Synth 8-6014] Unused sequential element scratch_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1724]
WARNING: [Synth 8-6014] Unused sequential element bus_errors_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1725]
WARNING: [Synth 8-6014] Unused sequential element display_sel_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1743]
WARNING: [Synth 8-6014] Unused sequential element display_value_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1747]
WARNING: [Synth 8-6014] Unused sequential element dna_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1759]
WARNING: [Synth 8-6014] Unused sequential element leds_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1772]
WARNING: [Synth 8-6014] Unused sequential element r_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1808]
WARNING: [Synth 8-6014] Unused sequential element r_width_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1812]
WARNING: [Synth 8-6014] Unused sequential element r_period_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1816]
WARNING: [Synth 8-6014] Unused sequential element g_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1820]
WARNING: [Synth 8-6014] Unused sequential element g_width_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1824]
WARNING: [Synth 8-6014] Unused sequential element g_period_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1828]
WARNING: [Synth 8-6014] Unused sequential element b_enable_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1832]
WARNING: [Synth 8-6014] Unused sequential element b_width_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1836]
WARNING: [Synth 8-6014] Unused sequential element b_period_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1840]
WARNING: [Synth 8-6014] Unused sequential element switches_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1849]
WARNING: [Synth 8-6014] Unused sequential element xadc_temperature_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1873]
WARNING: [Synth 8-6014] Unused sequential element xadc_vccint_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1874]
WARNING: [Synth 8-6014] Unused sequential element xadc_vccaux_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1875]
WARNING: [Synth 8-6014] Unused sequential element xadc_vccbram_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1876]
WARNING: [Synth 8-6014] Unused sequential element xadc_eoc_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1877]
WARNING: [Synth 8-6014] Unused sequential element xadc_eos_re_reg was removed.  [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:1878]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.707 ; gain = 133.508 ; free physical = 1072 ; free virtual = 19962
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.707 ; gain = 133.508 ; free physical = 1070 ; free virtual = 19962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1341.707 ; gain = 133.508 ; free physical = 1070 ; free virtual = 19962
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:276]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:276]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
Finished Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1690.465 ; gain = 0.000 ; free physical = 724 ; free virtual = 19697
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1690.465 ; gain = 482.266 ; free physical = 811 ; free virtual = 19770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1690.465 ; gain = 482.266 ; free physical = 803 ; free virtual = 19770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1690.465 ; gain = 482.266 ; free physical = 796 ; free virtual = 19771
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "uartwishbonebridge_rs232phytx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_rs232phyrx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartwishbonebridge_next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "xadc_temperature_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc_vccint_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc_vccaux_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xadc_vccbram_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "display_values0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "display_values5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "csr_bankarray_interface5_bank_bus_dat_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'spimaster_state_reg' in module 'top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spimaster_state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1690.465 ; gain = 482.266 ; free physical = 784 ; free virtual = 19763
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	   7 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 23    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	   7 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port display_cs_n[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_cs_n[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_abcdefg[7] driven by constant 1
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[31]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[30]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[29]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[28]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[27]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[26]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[23]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[22]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[21]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[20]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[19]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[18]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[25]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[17]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[31]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[30]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[29]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[28]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[27]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[26]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[23]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[22]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[21]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[20]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[19]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[18]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[25]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[17]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[24]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[16]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[15]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[14]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[13]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[12]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[11]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[10]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[9]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[8]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[7]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[6]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[5]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[4]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[3]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[2]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3886] merging instance 'bus_errors_reg[1]' (FDRE) to 'bus_errors_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bus_errors_reg[0] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[24]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[16]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface5_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[15]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[14]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3886] merging instance 'csr_bankarray_interface8_bank_bus_dat_r_reg[13]' (FDR) to 'csr_bankarray_interface8_bank_bus_dat_r_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface8_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_bankarray_interface3_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_rgb_led0_b_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_rgb_led0_g_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (user_rgb_led0_r_reg)
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (serial_bridge_address_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (bus_errors_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface3_bank_bus_dat_r_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface5_bank_bus_dat_r_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (csr_bankarray_interface8_bank_bus_dat_r_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (user_rgb_led0_r_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (user_rgb_led0_g_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (user_rgb_led0_b_reg) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1690.465 ; gain = 482.266 ; free physical = 755 ; free virtual = 19743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|top         | p_0_out    | 64x8          | LUT            | 
|top         | p_0_out    | 64x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1690.465 ; gain = 482.266 ; free physical = 617 ; free virtual = 19619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1690.465 ; gain = 482.266 ; free physical = 617 ; free virtual = 19619
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 615 ; free virtual = 19617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 614 ; free virtual = 19616
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 614 ; free virtual = 19616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 613 ; free virtual = 19616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 613 ; free virtual = 19616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 613 ; free virtual = 19616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 613 ; free virtual = 19616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    36|
|3     |DNA_PORT |     1|
|4     |LUT1     |    84|
|5     |LUT2     |   151|
|6     |LUT3     |    92|
|7     |LUT4     |   123|
|8     |LUT5     |    42|
|9     |LUT6     |   264|
|10    |MUXF7    |     4|
|11    |MUXF8    |     2|
|12    |XADC     |     1|
|13    |FDRE     |   998|
|14    |FDSE     |    40|
|15    |IBUF     |    25|
|16    |OBUF     |    39|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1903|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.473 ; gain = 490.273 ; free physical = 613 ; free virtual = 19616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 1698.473 ; gain = 141.516 ; free physical = 668 ; free virtual = 19670
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1698.480 ; gain = 490.273 ; free physical = 677 ; free virtual = 19680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:276]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:276]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc:278]
Finished Parsing XDC File [/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 1700.473 ; gain = 503.828 ; free physical = 659 ; free virtual = 19666
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2070.672 ; gain = 370.199 ; free physical = 314 ; free virtual = 19357
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2070.672 ; gain = 0.000 ; free physical = 313 ; free virtual = 19356
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2070.672 ; gain = 0.000 ; free physical = 313 ; free virtual = 19355
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2123.688 ; gain = 53.016 ; free physical = 305 ; free virtual = 19349

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d6bbe5ec

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: edf735b2

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12586ce1f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12586ce1f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 12586ce1f

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12586ce1f

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
Ending Logic Optimization Task | Checksum: 12586ce1f

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2501bf7f0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 306 ; free virtual = 19350
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 292 ; free virtual = 19348
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18ef7f305

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 292 ; free virtual = 19348
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 293 ; free virtual = 19349

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15dfb544f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 285 ; free virtual = 19346

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2310af82a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 283 ; free virtual = 19344

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2310af82a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 283 ; free virtual = 19344
Phase 1 Placer Initialization | Checksum: 2310af82a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2123.688 ; gain = 0.000 ; free physical = 283 ; free virtual = 19344

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b176d9b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 269 ; free virtual = 19331

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b176d9b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 269 ; free virtual = 19331

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 155182a50

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 269 ; free virtual = 19331

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c2dc1c9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 269 ; free virtual = 19331

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c2dc1c9a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 269 ; free virtual = 19331

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1748ee15c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16ae52759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16ae52759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329
Phase 3 Detail Placement | Checksum: 16ae52759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16ae52759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16ae52759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ae52759

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f398d8f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f398d8f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 266 ; free virtual = 19329
Ending Placer Task | Checksum: db82f1f4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.707 ; gain = 40.020 ; free physical = 277 ; free virtual = 19340
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2163.707 ; gain = 0.000 ; free physical = 276 ; free virtual = 19339
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2163.707 ; gain = 0.000 ; free physical = 276 ; free virtual = 19339
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2163.707 ; gain = 0.000 ; free physical = 269 ; free virtual = 19332
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2163.707 ; gain = 0.000 ; free physical = 276 ; free virtual = 19339
# report_clock_utilization -file top_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: d27a5b02 ConstDB: 0 ShapeSum: 90896f2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6b8323d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2235.359 ; gain = 71.652 ; free physical = 253 ; free virtual = 19093
Post Restoration Checksum: NetGraph: 4e2f9af6 NumContArr: 1d5388de Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6b8323d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2235.359 ; gain = 71.652 ; free physical = 236 ; free virtual = 19092

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6b8323d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2235.359 ; gain = 71.652 ; free physical = 220 ; free virtual = 19077

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6b8323d4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2235.359 ; gain = 71.652 ; free physical = 220 ; free virtual = 19077
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 194d95801

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 208 ; free virtual = 19065
Phase 2 Router Initialization | Checksum: 282843324

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 207 ; free virtual = 19064

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 480e7a42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 212 ; free virtual = 19066

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 480e7a42

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 214 ; free virtual = 19069
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 9c30ae88

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 214 ; free virtual = 19068

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 213 ; free virtual = 19068
Phase 4 Rip-up And Reroute | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 213 ; free virtual = 19068

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 214 ; free virtual = 19068

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 214 ; free virtual = 19068
Phase 5 Delay and Skew Optimization | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 214 ; free virtual = 19068

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 225 ; free virtual = 19068
Phase 6.1 Hold Fix Iter | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 225 ; free virtual = 19068
Phase 6 Post Hold Fix | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 225 ; free virtual = 19068

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.237585 %
  Global Horizontal Routing Utilization  = 0.224709 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 225 ; free virtual = 19068

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 287f9e8b9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 223 ; free virtual = 19066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f251b6a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 223 ; free virtual = 19066

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1f251b6a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 224 ; free virtual = 19067
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 241 ; free virtual = 19084

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2249.359 ; gain = 85.652 ; free physical = 241 ; free virtual = 19084
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2249.359 ; gain = 0.000 ; free physical = 238 ; free virtual = 19087
INFO: [Common 17-1381] The checkpoint '/media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1055 register/latch pins with no clock driven by root clock pin: clk100 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dna_count_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/nguyenvietthi/DATA/linux_tools/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/nguyenvietthi/DATA/EDABK/fpga_lab/lab3/build/gateware/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2273.371 ; gain = 0.000 ; free physical = 259 ; free virtual = 19101
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
INFO: [Power 33-23] Power model is not available for DNA_PORT
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Designutils 20-274] XADC DRP clock frequency 6250.0 MHz is outside the valid range of 0.0 to 250.0 MHz for power estimation.
1 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2606.262 ; gain = 294.848 ; free physical = 473 ; free virtual = 19077
# quit
INFO: [Common 17-206] Exiting Vivado at Mon May 23 21:15:50 2022...
