Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Jan 25 15:00:44 2022
| Host         : DESKTOP-R9KAKAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  16          
TIMING-20  Warning   Non-clocked latch              146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (259)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (7107)
---------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[0]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[10]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[11]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[12]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[13]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[14]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[15]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[16]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[17]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[18]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[19]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[1]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[20]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[21]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[22]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[23]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[24]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[25]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[26]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[27]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[28]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[29]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[2]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[30]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[31]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[3]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[4]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[5]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[6]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[7]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[8]/Q (HIGH)

 There are 145 register/latch pins with no clock driven by root clock pin: gamestate_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: led1_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: playerXint_reg[9]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[10]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[11]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: playerYint_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: score_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: targetXint_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (259)
--------------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.315        0.000                      0                  684        0.239        0.000                      0                  684        4.500        0.000                       0                   317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.315        0.000                      0                  684        0.239        0.000                      0                  684        4.500        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.644ns  (logic 2.323ns (34.965%)  route 4.321ns (65.035%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  nexttargetXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nexttargetXint_reg[5]/Q
                         net (fo=8, routed)           1.198     6.799    nexttargetXint_reg_n_0_[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  nexttargetXint[2]_i_48/O
                         net (fo=1, routed)           0.000     6.923    nexttargetXint[2]_i_48_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.473 r  nexttargetXint_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.473    nexttargetXint_reg[2]_i_32_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  nexttargetXint_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.587    nexttargetXint_reg[2]_i_16_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.815 f  nexttargetXint_reg[2]_i_4/CO[2]
                         net (fo=8, routed)           0.820     8.635    nexttargetXint_reg[2]_i_4_n_1
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.339     8.974 f  nexttargetXint[31]_i_3/O
                         net (fo=2, routed)           0.449     9.423    nexttargetXint[31]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326     9.749 r  nexttargetXint[31]_i_5/O
                         net (fo=29, routed)          1.854    11.603    nexttargetXint[31]_i_5_n_0
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.727 r  nexttargetXint[29]_i_1/O
                         net (fo=1, routed)           0.000    11.727    nexttargetXint0_in[29]
    SLICE_X43Y43         FDRE                                         r  nexttargetXint_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  nexttargetXint_reg[29]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.029    15.042    nexttargetXint_reg[29]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.643ns  (logic 2.323ns (34.970%)  route 4.320ns (65.030%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  nexttargetXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nexttargetXint_reg[5]/Q
                         net (fo=8, routed)           1.198     6.799    nexttargetXint_reg_n_0_[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  nexttargetXint[2]_i_48/O
                         net (fo=1, routed)           0.000     6.923    nexttargetXint[2]_i_48_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.473 r  nexttargetXint_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.473    nexttargetXint_reg[2]_i_32_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  nexttargetXint_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.587    nexttargetXint_reg[2]_i_16_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.815 f  nexttargetXint_reg[2]_i_4/CO[2]
                         net (fo=8, routed)           0.820     8.635    nexttargetXint_reg[2]_i_4_n_1
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.339     8.974 f  nexttargetXint[31]_i_3/O
                         net (fo=2, routed)           0.449     9.423    nexttargetXint[31]_i_3_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326     9.749 r  nexttargetXint[31]_i_5/O
                         net (fo=29, routed)          1.853    11.602    nexttargetXint[31]_i_5_n_0
    SLICE_X43Y43         LUT5 (Prop_lut5_I1_O)        0.124    11.726 r  nexttargetXint[31]_i_2/O
                         net (fo=1, routed)           0.000    11.726    nexttargetXint0_in[31]
    SLICE_X43Y43         FDRE                                         r  nexttargetXint_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  nexttargetXint_reg[31]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y43         FDRE (Setup_fdre_C_D)        0.031    15.044    nexttargetXint_reg[31]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.072ns (31.382%)  route 4.531ns (68.618%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  nexttargetYint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nexttargetYint_reg[5]/Q
                         net (fo=7, routed)           1.161     6.760    nexttargetYint_reg_n_0_[5]
    SLICE_X34Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  nexttargetYint[31]_i_62/O
                         net (fo=1, routed)           0.000     6.884    nexttargetYint[31]_i_62_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.417 r  nexttargetYint_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.417    nexttargetYint_reg[31]_i_44_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  nexttargetYint_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.534    nexttargetYint_reg[31]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.651 r  nexttargetYint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    nexttargetYint_reg[31]_i_11_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.880 f  nexttargetYint_reg[31]_i_3/CO[2]
                         net (fo=10, routed)          1.135     9.015    nexttargetYint_reg[31]_i_3_n_1
    SLICE_X36Y33         LUT5 (Prop_lut5_I2_O)        0.310     9.325 r  nexttargetYint[31]_i_5/O
                         net (fo=29, routed)          2.234    11.559    nexttargetYint[31]_i_5_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.124    11.683 r  nexttargetYint[31]_i_2/O
                         net (fo=1, routed)           0.000    11.683    nexttargetYint[31]_i_2_n_0
    SLICE_X30Y41         FDRE                                         r  nexttargetYint_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  nexttargetYint_reg[31]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y41         FDRE (Setup_fdre_C_D)        0.077    15.087    nexttargetYint_reg[31]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 nexttargetXint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetXint_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 2.095ns (32.343%)  route 4.383ns (67.657%))
  Logic Levels:           7  (CARRY4=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.562     5.083    clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  nexttargetXint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     5.601 r  nexttargetXint_reg[5]/Q
                         net (fo=8, routed)           1.198     6.799    nexttargetXint_reg_n_0_[5]
    SLICE_X40Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.923 r  nexttargetXint[2]_i_48/O
                         net (fo=1, routed)           0.000     6.923    nexttargetXint[2]_i_48_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.473 r  nexttargetXint_reg[2]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.473    nexttargetXint_reg[2]_i_32_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.587 r  nexttargetXint_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.587    nexttargetXint_reg[2]_i_16_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.815 r  nexttargetXint_reg[2]_i_4/CO[2]
                         net (fo=8, routed)           0.820     8.635    nexttargetXint_reg[2]_i_4_n_1
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.313     8.948 r  nexttargetXint[31]_i_10/O
                         net (fo=29, routed)          1.691    10.639    nexttargetXint[31]_i_10_n_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I1_O)        0.124    10.763 r  nexttargetXint[27]_i_2/O
                         net (fo=1, routed)           0.674    11.437    nexttargetXint[27]_i_2_n_0
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.124    11.561 r  nexttargetXint[27]_i_1/O
                         net (fo=1, routed)           0.000    11.561    nexttargetXint0_in[27]
    SLICE_X44Y42         FDRE                                         r  nexttargetXint_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.447    14.788    clk_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  nexttargetXint_reg[27]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.029    15.056    nexttargetXint_reg[27]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.847ns (29.504%)  route 4.413ns (70.496%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  nexttargetYint_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetYint_reg[3]/Q
                         net (fo=7, routed)           1.436     7.032    nexttargetYint_reg_n_0_[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.156 r  nexttargetYint[31]_i_55/O
                         net (fo=1, routed)           0.000     7.156    nexttargetYint[31]_i_55_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  nexttargetYint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.706    nexttargetYint_reg[31]_i_39_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  nexttargetYint_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.820    nexttargetYint_reg[31]_i_18_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  nexttargetYint_reg[31]_i_4/CO[2]
                         net (fo=8, routed)           1.356     9.404    nexttargetYint_reg[31]_i_4_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.313     9.717 r  nexttargetYint[31]_i_1/O
                         net (fo=32, routed)          1.621    11.338    nexttargetYint
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[22]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y40         FDRE (Setup_fdre_C_CE)      -0.169    14.840    nexttargetYint_reg[22]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.847ns (29.504%)  route 4.413ns (70.496%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  nexttargetYint_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetYint_reg[3]/Q
                         net (fo=7, routed)           1.436     7.032    nexttargetYint_reg_n_0_[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.156 r  nexttargetYint[31]_i_55/O
                         net (fo=1, routed)           0.000     7.156    nexttargetYint[31]_i_55_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  nexttargetYint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.706    nexttargetYint_reg[31]_i_39_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  nexttargetYint_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.820    nexttargetYint_reg[31]_i_18_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  nexttargetYint_reg[31]_i_4/CO[2]
                         net (fo=8, routed)           1.356     9.404    nexttargetYint_reg[31]_i_4_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.313     9.717 r  nexttargetYint[31]_i_1/O
                         net (fo=32, routed)          1.621    11.338    nexttargetYint
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[25]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y40         FDRE (Setup_fdre_C_CE)      -0.169    14.840    nexttargetYint_reg[25]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.847ns (29.504%)  route 4.413ns (70.496%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  nexttargetYint_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetYint_reg[3]/Q
                         net (fo=7, routed)           1.436     7.032    nexttargetYint_reg_n_0_[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.156 r  nexttargetYint[31]_i_55/O
                         net (fo=1, routed)           0.000     7.156    nexttargetYint[31]_i_55_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  nexttargetYint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.706    nexttargetYint_reg[31]_i_39_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  nexttargetYint_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.820    nexttargetYint_reg[31]_i_18_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  nexttargetYint_reg[31]_i_4/CO[2]
                         net (fo=8, routed)           1.356     9.404    nexttargetYint_reg[31]_i_4_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.313     9.717 r  nexttargetYint[31]_i_1/O
                         net (fo=32, routed)          1.621    11.338    nexttargetYint
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[27]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y40         FDRE (Setup_fdre_C_CE)      -0.169    14.840    nexttargetYint_reg[27]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 2.072ns (32.527%)  route 4.298ns (67.473%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  nexttargetYint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nexttargetYint_reg[5]/Q
                         net (fo=7, routed)           1.161     6.760    nexttargetYint_reg_n_0_[5]
    SLICE_X34Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  nexttargetYint[31]_i_62/O
                         net (fo=1, routed)           0.000     6.884    nexttargetYint[31]_i_62_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.417 r  nexttargetYint_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.417    nexttargetYint_reg[31]_i_44_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  nexttargetYint_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.534    nexttargetYint_reg[31]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.651 r  nexttargetYint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    nexttargetYint_reg[31]_i_11_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.880 f  nexttargetYint_reg[31]_i_3/CO[2]
                         net (fo=10, routed)          1.135     9.015    nexttargetYint_reg[31]_i_3_n_1
    SLICE_X36Y33         LUT5 (Prop_lut5_I2_O)        0.310     9.325 r  nexttargetYint[31]_i_5/O
                         net (fo=29, routed)          2.001    11.326    nexttargetYint[31]_i_5_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I0_O)        0.124    11.450 r  nexttargetYint[20]_i_1/O
                         net (fo=1, routed)           0.000    11.450    nexttargetYint[20]_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  nexttargetYint_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  nexttargetYint_reg[20]/C
                         clock pessimism              0.188    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X36Y38         FDRE (Setup_fdre_C_D)        0.031    14.967    nexttargetYint_reg[20]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.450    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 2.072ns (32.121%)  route 4.379ns (67.879%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.559     5.080    clk_IBUF_BUFG
    SLICE_X34Y35         FDRE                                         r  nexttargetYint_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  nexttargetYint_reg[5]/Q
                         net (fo=7, routed)           1.161     6.760    nexttargetYint_reg_n_0_[5]
    SLICE_X34Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.884 r  nexttargetYint[31]_i_62/O
                         net (fo=1, routed)           0.000     6.884    nexttargetYint[31]_i_62_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.417 r  nexttargetYint_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.417    nexttargetYint_reg[31]_i_44_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.534 r  nexttargetYint_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.534    nexttargetYint_reg[31]_i_30_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.651 r  nexttargetYint_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.651    nexttargetYint_reg[31]_i_11_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.880 f  nexttargetYint_reg[31]_i_3/CO[2]
                         net (fo=10, routed)          1.135     9.015    nexttargetYint_reg[31]_i_3_n_1
    SLICE_X36Y33         LUT5 (Prop_lut5_I2_O)        0.310     9.325 r  nexttargetYint[31]_i_5/O
                         net (fo=29, routed)          2.082    11.407    nexttargetYint[31]_i_5_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124    11.531 r  nexttargetYint[22]_i_1/O
                         net (fo=1, routed)           0.000    11.531    nexttargetYint[22]_i_1_n_0
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X30Y40         FDRE                                         r  nexttargetYint_reg[22]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y40         FDRE (Setup_fdre_C_D)        0.077    15.086    nexttargetYint_reg[22]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.564ns  (required time - arrival time)
  Source:                 nexttargetYint_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexttargetYint_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 1.847ns (29.972%)  route 4.315ns (70.028%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.557     5.078    clk_IBUF_BUFG
    SLICE_X34Y34         FDRE                                         r  nexttargetYint_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  nexttargetYint_reg[3]/Q
                         net (fo=7, routed)           1.436     7.032    nexttargetYint_reg_n_0_[3]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.156 r  nexttargetYint[31]_i_55/O
                         net (fo=1, routed)           0.000     7.156    nexttargetYint[31]_i_55_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.706 r  nexttargetYint_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000     7.706    nexttargetYint_reg[31]_i_39_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.820 r  nexttargetYint_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.820    nexttargetYint_reg[31]_i_18_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.048 r  nexttargetYint_reg[31]_i_4/CO[2]
                         net (fo=8, routed)           1.356     9.404    nexttargetYint_reg[31]_i_4_n_1
    SLICE_X36Y35         LUT6 (Prop_lut6_I5_O)        0.313     9.717 r  nexttargetYint[31]_i_1/O
                         net (fo=32, routed)          1.524    11.241    nexttargetYint
    SLICE_X33Y42         FDRE                                         r  nexttargetYint_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.444    14.785    clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  nexttargetYint_reg[21]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.805    nexttargetYint_reg[21]
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  3.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mytimer/lowminutes_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/lowminutes_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.593     1.476    mytimer/CLK
    SLICE_X65Y10         FDCE                                         r  mytimer/lowminutes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 f  mytimer/lowminutes_reg[3]/Q
                         net (fo=33, routed)          0.145     1.762    mytimer/lowminutes_reg_n_0_[3]
    SLICE_X65Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  mytimer/lowminutes[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    mytimer/lowminutes[3]_i_1_n_0
    SLICE_X65Y10         FDCE                                         r  mytimer/lowminutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.864     1.991    mytimer/CLK
    SLICE_X65Y10         FDCE                                         r  mytimer/lowminutes_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y10         FDCE (Hold_fdce_C_D)         0.092     1.568    mytimer/lowminutes_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.226%)  route 0.145ns (43.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  counter_reg[1]/Q
                         net (fo=6, routed)           0.145     1.732    counter_reg[1]
    SLICE_X36Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.777 r  counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    plusOp[5]
    SLICE_X36Y46         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.092     1.538    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.592     1.475    mytimer/CLK
    SLICE_X61Y11         FDCE                                         r  mytimer/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mytimer/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.724    mytimer/refresh_counter_reg_n_0_[11]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  mytimer/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    mytimer/refresh_counter_reg[8]_i_1_n_4
    SLICE_X61Y11         FDCE                                         r  mytimer/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.862     1.989    mytimer/CLK
    SLICE_X61Y11         FDCE                                         r  mytimer/refresh_counter_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDCE (Hold_fdce_C_D)         0.105     1.580    mytimer/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.592     1.475    mytimer/CLK
    SLICE_X61Y10         FDCE                                         r  mytimer/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mytimer/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.724    mytimer/refresh_counter_reg_n_0_[7]
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  mytimer/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    mytimer/refresh_counter_reg[4]_i_1_n_4
    SLICE_X61Y10         FDCE                                         r  mytimer/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.862     1.989    mytimer/CLK
    SLICE_X61Y10         FDCE                                         r  mytimer/refresh_counter_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDCE (Hold_fdce_C_D)         0.105     1.580    mytimer/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.591     1.474    mytimer/CLK
    SLICE_X61Y12         FDCE                                         r  mytimer/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  mytimer/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.723    mytimer/refresh_counter_reg_n_0_[15]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  mytimer/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    mytimer/refresh_counter_reg[12]_i_1_n_4
    SLICE_X61Y12         FDCE                                         r  mytimer/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.860     1.987    mytimer/CLK
    SLICE_X61Y12         FDCE                                         r  mytimer/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X61Y12         FDCE (Hold_fdce_C_D)         0.105     1.579    mytimer/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.593     1.476    mytimer/CLK
    SLICE_X61Y9          FDCE                                         r  mytimer/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  mytimer/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    mytimer/refresh_counter_reg_n_0_[3]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  mytimer/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    mytimer/refresh_counter_reg[0]_i_1_n_4
    SLICE_X61Y9          FDCE                                         r  mytimer/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.863     1.990    mytimer/CLK
    SLICE_X61Y9          FDCE                                         r  mytimer/refresh_counter_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y9          FDCE (Hold_fdce_C_D)         0.105     1.581    mytimer/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.592     1.475    mytimer/CLK
    SLICE_X61Y10         FDCE                                         r  mytimer/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mytimer/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.721    mytimer/refresh_counter_reg_n_0_[4]
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  mytimer/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    mytimer/refresh_counter_reg[4]_i_1_n_7
    SLICE_X61Y10         FDCE                                         r  mytimer/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.862     1.989    mytimer/CLK
    SLICE_X61Y10         FDCE                                         r  mytimer/refresh_counter_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDCE (Hold_fdce_C_D)         0.105     1.580    mytimer/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.592     1.475    mytimer/CLK
    SLICE_X61Y11         FDCE                                         r  mytimer/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  mytimer/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.721    mytimer/refresh_counter_reg_n_0_[8]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  mytimer/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    mytimer/refresh_counter_reg[8]_i_1_n_7
    SLICE_X61Y11         FDCE                                         r  mytimer/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.862     1.989    mytimer/CLK
    SLICE_X61Y11         FDCE                                         r  mytimer/refresh_counter_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDCE (Hold_fdce_C_D)         0.105     1.580    mytimer/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.591     1.474    mytimer/CLK
    SLICE_X61Y12         FDCE                                         r  mytimer/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  mytimer/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    mytimer/refresh_counter_reg_n_0_[12]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  mytimer/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    mytimer/refresh_counter_reg[12]_i_1_n_7
    SLICE_X61Y12         FDCE                                         r  mytimer/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.860     1.987    mytimer/CLK
    SLICE_X61Y12         FDCE                                         r  mytimer/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X61Y12         FDCE (Hold_fdce_C_D)         0.105     1.579    mytimer/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mytimer/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mytimer/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.590     1.473    mytimer/CLK
    SLICE_X61Y13         FDCE                                         r  mytimer/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  mytimer/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.719    mytimer/refresh_counter_reg_n_0_[16]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  mytimer/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    mytimer/refresh_counter_reg[16]_i_1_n_7
    SLICE_X61Y13         FDCE                                         r  mytimer/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.859     1.986    mytimer/CLK
    SLICE_X61Y13         FDCE                                         r  mytimer/refresh_counter_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y13         FDCE (Hold_fdce_C_D)         0.105     1.578    mytimer/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y45   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y47   counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y33   debounceDwn_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y45   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   counter_reg[4]/C



