{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603693303592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603693303600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 23:21:43 2020 " "Processing started: Sun Oct 25 23:21:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603693303600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693303600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693303600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603693304374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603693304374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5 pre/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab 5 pre/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "Lab 5 pre/shifter.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693313811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5 pre/regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file lab 5 pre/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Lab 5 pre/regfile.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313817 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "Lab 5 pre/regfile.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313817 ""} { "Info" "ISGN_ENTITY_NAME" "3 muxb8 " "Found entity 3: muxb8" {  } { { "Lab 5 pre/regfile.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313817 ""} { "Info" "ISGN_ENTITY_NAME" "4 register " "Found entity 4: register" {  } { { "Lab 5 pre/regfile.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693313817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5 pre/datapath.v 2 2 " "Found 2 design units, including 2 entities, in source file lab 5 pre/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Lab 5 pre/datapath.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313823 ""} { "Info" "ISGN_ENTITY_NAME" "2 loadff " "Found entity 2: loadff" {  } { { "Lab 5 pre/datapath.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693313823 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "Lab 5 pre/alu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603693313828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab 5 pre/alu.v 3 3 " "Found 3 design units, including 3 entities, in source file lab 5 pre/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Lab 5 pre/alu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313830 ""} { "Info" "ISGN_ENTITY_NAME" "2 OVFcheck " "Found entity 2: OVFcheck" {  } { { "Lab 5 pre/alu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313830 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder1 " "Found entity 3: Adder1" {  } { { "Lab 5 pre/alu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693313830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313837 ""} { "Info" "ISGN_ENTITY_NAME" "2 LDff " "Found entity 2: LDff" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313837 ""} { "Info" "ISGN_ENTITY_NAME" "3 insdecoder " "Found entity 3: insdecoder" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313837 ""} { "Info" "ISGN_ENTITY_NAME" "4 FSM " "Found entity 4: FSM" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313837 ""} { "Info" "ISGN_ENTITY_NAME" "5 vvDFF " "Found entity 5: vvDFF" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603693313837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693313837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mdata cpu.v(18) " "Verilog HDL Implicit Net warning at cpu.v(18): created implicit net for \"mdata\"" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693313837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PC cpu.v(18) " "Verilog HDL Implicit Net warning at cpu.v(18): created implicit net for \"PC\"" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693313837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603693313898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDff LDff:insreg " "Elaborating entity \"LDff\" for hierarchy \"LDff:insreg\"" {  } { { "cpu.v" "insreg" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693313920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insdecoder insdecoder:decoder " "Elaborating entity \"insdecoder\" for hierarchy \"insdecoder:decoder\"" {  } { { "cpu.v" "decoder" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693313938 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(61) " "Verilog HDL Case Statement information at cpu.v(61): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603693313938 "|cpu|insdecoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:stmac " "Elaborating entity \"FSM\" for hierarchy \"FSM:stmac\"" {  } { { "cpu.v" "stmac" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693313959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vvDFF FSM:stmac\|vvDFF:STATE " "Elaborating entity \"vvDFF\" for hierarchy \"FSM:stmac\|vvDFF:STATE\"" {  } { { "cpu.v" "STATE" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693313981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693313997 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.v(14) " "Verilog HDL Case Statement information at datapath.v(14): all case item expressions in this case statement are onehot" {  } { { "Lab 5 pre/datapath.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603693313998 "|cpu|datapath:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"datapath:DP\|regfile:REGFILE\"" {  } { { "Lab 5 pre/datapath.v" "REGFILE" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder datapath:DP\|regfile:REGFILE\|decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"datapath:DP\|regfile:REGFILE\|decoder:d1\"" {  } { { "Lab 5 pre/regfile.v" "d1" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(45) " "Verilog HDL assignment warning at regfile.v(45): truncated value with size 32 to match size of target (8)" {  } { { "Lab 5 pre/regfile.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603693314022 "|cpu|datapath:DU|regfile:REGFILE|decoder:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register datapath:DP\|regfile:REGFILE\|register:reg0 " "Elaborating entity \"register\" for hierarchy \"datapath:DP\|regfile:REGFILE\|register:reg0\"" {  } { { "Lab 5 pre/regfile.v" "reg0" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxb8 datapath:DP\|regfile:REGFILE\|muxb8:muxreg " "Elaborating entity \"muxb8\" for hierarchy \"datapath:DP\|regfile:REGFILE\|muxb8:muxreg\"" {  } { { "Lab 5 pre/regfile.v" "muxreg" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314030 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(58) " "Verilog HDL Case Statement information at regfile.v(58): all case item expressions in this case statement are onehot" {  } { { "Lab 5 pre/regfile.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/regfile.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603693314036 "|cpu|datapath:DU|regfile:REGFILE|muxb8:muxreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadff datapath:DP\|loadff:A " "Elaborating entity \"loadff\" for hierarchy \"datapath:DP\|loadff:A\"" {  } { { "Lab 5 pre/datapath.v" "A" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:DP\|shifter:U1 " "Elaborating entity \"shifter\" for hierarchy \"datapath:DP\|shifter:U1\"" {  } { { "Lab 5 pre/datapath.v" "U1" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DP\|ALU:U2 " "Elaborating entity \"ALU\" for hierarchy \"datapath:DP\|ALU:U2\"" {  } { { "Lab 5 pre/datapath.v" "U2" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 2 to match size of target (1)" {  } { { "Lab 5 pre/alu.v" "" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603693314060 "|cpu|datapath:DP|ALU:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OVFcheck datapath:DP\|ALU:U2\|OVFcheck:check " "Elaborating entity \"OVFcheck\" for hierarchy \"datapath:DP\|ALU:U2\|OVFcheck:check\"" {  } { { "Lab 5 pre/alu.v" "check" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 datapath:DP\|ALU:U2\|OVFcheck:check\|Adder1:ai " "Elaborating entity \"Adder1\" for hierarchy \"datapath:DP\|ALU:U2\|OVFcheck:check\|Adder1:ai\"" {  } { { "Lab 5 pre/alu.v" "ai" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 datapath:DP\|ALU:U2\|OVFcheck:check\|Adder1:as " "Elaborating entity \"Adder1\" for hierarchy \"datapath:DP\|ALU:U2\|OVFcheck:check\|Adder1:as\"" {  } { { "Lab 5 pre/alu.v" "as" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/alu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadff datapath:DP\|loadff:status " "Elaborating entity \"loadff\" for hierarchy \"datapath:DP\|loadff:status\"" {  } { { "Lab 5 pre/datapath.v" "status" { Text "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/Lab 5 pre/datapath.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693314137 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603693314896 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603693315195 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/Kdeep/OneDrive/Desktop/CPEN 211/Lab 6/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693315635 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603693315821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603693315821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "426 " "Implemented 426 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603693315944 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603693315944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "386 " "Implemented 386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603693315944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603693315944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603693315982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 23:21:55 2020 " "Processing ended: Sun Oct 25 23:21:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603693315982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603693315982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603693315982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603693315982 ""}
