Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat Jul 21 10:16:20 2018
| Host         : Admin-pc running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file deal_voice_timing_summary_routed.rpt -rpx deal_voice_timing_summary_routed.rpx
| Design       : deal_voice
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 96 register/latch pins with no clock driven by root clock pin: de_coder/v1/q_8/q_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh/firControl0/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: firh/firControl0/state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 146 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.377        0.000                      0                 6993        0.048        0.000                      0                 6993        3.000        0.000                       0                  1498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_DCM_PLL  {0.000 20.000}     40.000          25.000          
  clk_out2_DCM_PLL  {0.000 40.000}     80.000          12.500          
  clkfbout_DCM_PLL  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_DCM_PLL       16.377        0.000                      0                 6983        0.048        0.000                      0                 6983       18.750        0.000                       0                  1483  
  clk_out2_DCM_PLL       76.320        0.000                      0                    9        0.226        0.000                      0                    9       39.500        0.000                       0                    11  
  clkfbout_DCM_PLL                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_DCM_PLL  clk_out1_DCM_PLL       36.427        0.000                      0                    1        0.240        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       16.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.377ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.491ns  (logic 6.069ns (25.836%)  route 17.422ns (74.164%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 37.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.998    20.518    changevoice/Fir/dffre32/s4__3
    SLICE_X104Y108       LUT6 (Prop_lut6_I3_O)        0.332    20.850 r  changevoice/Fir/dffre32/q[5]_i_1__10/O
                         net (fo=1, routed)           0.000    20.850    changevoice/Fir/dffre32/sum[5]
    SLICE_X104Y108       FDRE                                         r  changevoice/Fir/dffre32/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.562    37.764    changevoice/Fir/dffre32/clk_out1
    SLICE_X104Y108       FDRE                                         r  changevoice/Fir/dffre32/q_reg[5]/C
                         clock pessimism             -0.435    37.329    
                         clock uncertainty           -0.180    37.149    
    SLICE_X104Y108       FDRE (Setup_fdre_C_D)        0.077    37.226    changevoice/Fir/dffre32/q_reg[5]
  -------------------------------------------------------------------
                         required time                         37.226    
                         arrival time                         -20.850    
  -------------------------------------------------------------------
                         slack                                 16.377    

Slack (MET) :             16.479ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.340ns  (logic 6.069ns (26.003%)  route 17.271ns (73.997%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.847    20.367    changevoice/Fir/dffre32/s4__3
    SLICE_X105Y109       LUT6 (Prop_lut6_I3_O)        0.332    20.699 r  changevoice/Fir/dffre32/q[6]_i_1__6/O
                         net (fo=1, routed)           0.000    20.699    changevoice/Fir/dffre32/sum[6]
    SLICE_X105Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    changevoice/Fir/dffre32/clk_out1
    SLICE_X105Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[6]/C
                         clock pessimism             -0.435    37.328    
                         clock uncertainty           -0.180    37.148    
    SLICE_X105Y109       FDRE (Setup_fdre_C_D)        0.029    37.177    changevoice/Fir/dffre32/q_reg[6]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -20.699    
  -------------------------------------------------------------------
                         slack                                 16.479    

Slack (MET) :             16.484ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.337ns  (logic 6.069ns (26.006%)  route 17.268ns (73.994%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.844    20.364    changevoice/Fir/dffre32/s4__3
    SLICE_X105Y109       LUT6 (Prop_lut6_I3_O)        0.332    20.696 r  changevoice/Fir/dffre32/q[7]_i_1__6/O
                         net (fo=1, routed)           0.000    20.696    changevoice/Fir/dffre32/sum[7]
    SLICE_X105Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    changevoice/Fir/dffre32/clk_out1
    SLICE_X105Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[7]/C
                         clock pessimism             -0.435    37.328    
                         clock uncertainty           -0.180    37.148    
    SLICE_X105Y109       FDRE (Setup_fdre_C_D)        0.031    37.179    changevoice/Fir/dffre32/q_reg[7]
  -------------------------------------------------------------------
                         required time                         37.179    
                         arrival time                         -20.696    
  -------------------------------------------------------------------
                         slack                                 16.484    

Slack (MET) :             16.516ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.351ns  (logic 6.069ns (25.991%)  route 17.282ns (74.009%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.858    20.378    changevoice/Fir/dffre32/s4__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I3_O)        0.332    20.710 r  changevoice/Fir/dffre32/q[4]_i_1__8/O
                         net (fo=1, routed)           0.000    20.710    changevoice/Fir/dffre32/sum[4]
    SLICE_X104Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    changevoice/Fir/dffre32/clk_out1
    SLICE_X104Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[4]/C
                         clock pessimism             -0.435    37.328    
                         clock uncertainty           -0.180    37.148    
    SLICE_X104Y109       FDRE (Setup_fdre_C_D)        0.077    37.225    changevoice/Fir/dffre32/q_reg[4]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                         -20.710    
  -------------------------------------------------------------------
                         slack                                 16.516    

Slack (MET) :             16.532ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.335ns  (logic 6.069ns (26.008%)  route 17.266ns (73.992%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 37.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.842    20.362    changevoice/Fir/dffre32/s4__3
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.332    20.694 r  changevoice/Fir/dffre32/q[1]_i_1__9/O
                         net (fo=1, routed)           0.000    20.694    changevoice/Fir/dffre32/sum[1]
    SLICE_X108Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.562    37.764    changevoice/Fir/dffre32/clk_out1
    SLICE_X108Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[1]/C
                         clock pessimism             -0.435    37.329    
                         clock uncertainty           -0.180    37.149    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.077    37.226    changevoice/Fir/dffre32/q_reg[1]
  -------------------------------------------------------------------
                         required time                         37.226    
                         arrival time                         -20.694    
  -------------------------------------------------------------------
                         slack                                 16.532    

Slack (MET) :             16.539ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.332ns  (logic 6.069ns (26.011%)  route 17.263ns (73.989%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 37.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.839    20.359    changevoice/Fir/dffre32/s4__3
    SLICE_X108Y110       LUT6 (Prop_lut6_I3_O)        0.332    20.691 r  changevoice/Fir/dffre32/q[2]_i_1__10/O
                         net (fo=1, routed)           0.000    20.691    changevoice/Fir/dffre32/sum[2]
    SLICE_X108Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.562    37.764    changevoice/Fir/dffre32/clk_out1
    SLICE_X108Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[2]/C
                         clock pessimism             -0.435    37.329    
                         clock uncertainty           -0.180    37.149    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)        0.081    37.230    changevoice/Fir/dffre32/q_reg[2]
  -------------------------------------------------------------------
                         required time                         37.230    
                         arrival time                         -20.691    
  -------------------------------------------------------------------
                         slack                                 16.539    

Slack (MET) :             16.659ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.204ns  (logic 6.069ns (26.155%)  route 17.135ns (73.844%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.243ns = ( 37.757 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.711    20.230    changevoice/Fir/dffre32/s4__3
    SLICE_X102Y108       LUT6 (Prop_lut6_I3_O)        0.332    20.562 r  changevoice/Fir/dffre32/q[9]_i_1__7/O
                         net (fo=1, routed)           0.000    20.562    changevoice/Fir/dffre32/sum[9]
    SLICE_X102Y108       FDRE                                         r  changevoice/Fir/dffre32/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.555    37.757    changevoice/Fir/dffre32/clk_out1
    SLICE_X102Y108       FDRE                                         r  changevoice/Fir/dffre32/q_reg[9]/C
                         clock pessimism             -0.435    37.322    
                         clock uncertainty           -0.180    37.142    
    SLICE_X102Y108       FDRE (Setup_fdre_C_D)        0.079    37.221    changevoice/Fir/dffre32/q_reg[9]
  -------------------------------------------------------------------
                         required time                         37.221    
                         arrival time                         -20.562    
  -------------------------------------------------------------------
                         slack                                 16.659    

Slack (MET) :             16.691ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.180ns  (logic 6.069ns (26.183%)  route 17.111ns (73.817%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.687    20.207    changevoice/Fir/dffre32/s4__3
    SLICE_X104Y110       LUT6 (Prop_lut6_I3_O)        0.332    20.539 r  changevoice/Fir/dffre32/q[3]_i_1__9/O
                         net (fo=1, routed)           0.000    20.539    changevoice/Fir/dffre32/sum[3]
    SLICE_X104Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    changevoice/Fir/dffre32/clk_out1
    SLICE_X104Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[3]/C
                         clock pessimism             -0.435    37.328    
                         clock uncertainty           -0.180    37.148    
    SLICE_X104Y110       FDRE (Setup_fdre_C_D)        0.081    37.229    changevoice/Fir/dffre32/q_reg[3]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                         -20.539    
  -------------------------------------------------------------------
                         slack                                 16.691    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        23.062ns  (logic 6.069ns (26.316%)  route 16.993ns (73.684%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 37.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.569    20.089    changevoice/Fir/dffre32/s4__3
    SLICE_X102Y109       LUT6 (Prop_lut6_I3_O)        0.332    20.421 r  changevoice/Fir/dffre32/q[8]_i_1__8/O
                         net (fo=1, routed)           0.000    20.421    changevoice/Fir/dffre32/sum[8]
    SLICE_X102Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.554    37.756    changevoice/Fir/dffre32/clk_out1
    SLICE_X102Y109       FDRE                                         r  changevoice/Fir/dffre32/q_reg[8]/C
                         clock pessimism             -0.435    37.321    
                         clock uncertainty           -0.180    37.141    
    SLICE_X102Y109       FDRE (Setup_fdre_C_D)        0.077    37.218    changevoice/Fir/dffre32/q_reg[8]
  -------------------------------------------------------------------
                         required time                         37.218    
                         arrival time                         -20.421    
  -------------------------------------------------------------------
                         slack                                 16.797    

Slack (MET) :             16.926ns  (required time - arrival time)
  Source:                 changevoice/Fir/counterT/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/Fir/dffre32/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        22.933ns  (logic 6.069ns (26.464%)  route 16.864ns (73.536%))
  Logic Levels:           21  (CARRY4=1 LUT3=1 LUT4=1 LUT5=13 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.244ns = ( 37.756 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.641ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.672    -2.641    changevoice/Fir/counterT/clk_out1
    SLICE_X97Y106        FDRE                                         r  changevoice/Fir/counterT/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y106        FDRE (Prop_fdre_C_Q)         0.419    -2.222 r  changevoice/Fir/counterT/q_reg[3]/Q
                         net (fo=36, routed)          1.267    -0.955    changevoice/Fir/counterT/qAddr[2]
    SLICE_X99Y108        LUT6 (Prop_lut6_I2_O)        0.297    -0.658 f  changevoice/Fir/counterT/g0_b0__0/O
                         net (fo=2, routed)           0.501    -0.158    changevoice/Fir/counterT/g0_b0__0_n_0
    SLICE_X98Y108        LUT3 (Prop_lut3_I2_O)        0.124    -0.034 r  changevoice/Fir/counterT/i__carry_i_1__0/O
                         net (fo=1, routed)           0.541     0.507    changevoice/Fir/booth_multiplier0/subMultiply0/p_0_out[0]
    SLICE_X97Y108        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     1.105 r  changevoice/Fir/booth_multiplier0/subMultiply0/_inferred__0/i__carry/O[1]
                         net (fo=18, routed)          1.075     2.180    changevoice/Fir/booth_multiplier0/subMultiply0/O[1]
    SLICE_X102Y110       LUT6 (Prop_lut6_I4_O)        0.303     2.483 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0/O
                         net (fo=4, routed)           1.092     3.575    changevoice/Fir/booth_multiplier0/subMultiply0/q[4]_i_4__0_n_0
    SLICE_X107Y110       LUT5 (Prop_lut5_I1_O)        0.124     3.699 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[5]_i_4__0/O
                         net (fo=5, routed)           0.807     4.506    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr0/s43__3
    SLICE_X105Y110       LUT5 (Prop_lut5_I4_O)        0.152     4.658 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[7]_i_8__1/O
                         net (fo=3, routed)           0.828     5.486    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s52__3
    SLICE_X104Y109       LUT6 (Prop_lut6_I2_O)        0.326     5.812 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[8]_i_4__0/O
                         net (fo=6, routed)           1.211     7.023    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr4/s46__3
    SLICE_X102Y108       LUT5 (Prop_lut5_I0_O)        0.146     7.169 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[9]_i_8__0/O
                         net (fo=2, routed)           0.440     7.609    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s67__0
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.321     7.930 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[11]_i_7__0/O
                         net (fo=5, routed)           0.701     8.631    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s64__3
    SLICE_X100Y109       LUT5 (Prop_lut5_I2_O)        0.372     9.003 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[12]_i_6__0/O
                         net (fo=4, routed)           0.853     9.856    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s58__3
    SLICE_X98Y110        LUT5 (Prop_lut5_I2_O)        0.357    10.213 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[14]_i_6__0/O
                         net (fo=4, routed)           0.788    11.001    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s52__3
    SLICE_X95Y113        LUT5 (Prop_lut5_I2_O)        0.357    11.358 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[16]_i_6__0/O
                         net (fo=4, routed)           0.622    11.980    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s46__3
    SLICE_X92Y113        LUT5 (Prop_lut5_I2_O)        0.318    12.298 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[18]_i_6__1/O
                         net (fo=4, routed)           0.765    13.063    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s40__3
    SLICE_X90Y113        LUT5 (Prop_lut5_I2_O)        0.354    13.417 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[20]_i_6__0/O
                         net (fo=4, routed)           0.625    14.041    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s34__3
    SLICE_X90Y115        LUT5 (Prop_lut5_I2_O)        0.320    14.361 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[24]_i_7/O
                         net (fo=4, routed)           0.460    14.821    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s28__3
    SLICE_X90Y114        LUT6 (Prop_lut6_I3_O)        0.328    15.149 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[28]_i_5/O
                         net (fo=5, routed)           0.792    15.941    changevoice/Fir/booth_multiplier0/subMultiply0/subSum0/Naddr6/s19__3
    SLICE_X88Y117        LUT4 (Prop_lut4_I2_O)        0.124    16.065 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[26]_i_2__0/O
                         net (fo=2, routed)           1.148    17.213    changevoice/Fir/booth_multiplier0/subMultiply0/MultiResult[26]
    SLICE_X88Y122        LUT5 (Prop_lut5_I0_O)        0.124    17.337 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[27]_i_2/O
                         net (fo=3, routed)           0.464    17.801    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s16__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.124    17.925 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[29]_i_2__0/O
                         net (fo=3, routed)           0.446    18.371    changevoice/Fir/booth_multiplier0/subMultiply0/Naddr/s10__3
    SLICE_X89Y122        LUT5 (Prop_lut5_I2_O)        0.149    18.520 r  changevoice/Fir/booth_multiplier0/subMultiply0/q[31]_i_2__0/O
                         net (fo=31, routed)          1.440    19.960    changevoice/Fir/dffre32/s4__3
    SLICE_X102Y110       LUT6 (Prop_lut6_I3_O)        0.332    20.292 r  changevoice/Fir/dffre32/q[0]_i_1__3/O
                         net (fo=1, routed)           0.000    20.292    changevoice/Fir/dffre32/sum[0]
    SLICE_X102Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.554    37.756    changevoice/Fir/dffre32/clk_out1
    SLICE_X102Y110       FDRE                                         r  changevoice/Fir/dffre32/q_reg[0]/C
                         clock pessimism             -0.435    37.321    
                         clock uncertainty           -0.180    37.141    
    SLICE_X102Y110       FDRE (Setup_fdre_C_D)        0.077    37.218    changevoice/Fir/dffre32/q_reg[0]
  -------------------------------------------------------------------
                         required time                         37.218    
                         arrival time                         -20.292    
  -------------------------------------------------------------------
                         slack                                 16.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 changevoice/counter2_2/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/counter2_2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.384%)  route 0.190ns (43.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.581    -0.654    changevoice/counter2_2/clk_out1
    SLICE_X94Y149        FDRE                                         r  changevoice/counter2_2/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y149        FDRE (Prop_fdre_C_Q)         0.148    -0.506 r  changevoice/counter2_2/q_reg[2]/Q
                         net (fo=10, routed)          0.190    -0.316    changevoice/counter2_2/q_reg_n_0_[2]
    SLICE_X94Y150        LUT6 (Prop_lut6_I1_O)        0.098    -0.218 r  changevoice/counter2_2/q[5]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.218    changevoice/counter2_2/q[5]
    SLICE_X94Y150        FDRE                                         r  changevoice/counter2_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.849    -0.431    changevoice/counter2_2/clk_out1
    SLICE_X94Y150        FDRE                                         r  changevoice/counter2_2/q_reg[5]/C
                         clock pessimism              0.045    -0.386    
    SLICE_X94Y150        FDRE (Hold_fdre_C_D)         0.120    -0.266    changevoice/counter2_2/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 D1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            D2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.589    -0.646    D1/clk_out1
    SLICE_X111Y138       FDRE                                         r  D1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  D1/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.449    D2/q_reg[0]_0
    SLICE_X111Y138       FDRE                                         r  D2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.860    -0.420    D2/clk_out1
    SLICE_X111Y138       FDRE                                         r  D2/q_reg[0]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.075    -0.571    D2/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.571    
                         arrival time                          -0.449    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 changevoice/counter2_1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.963%)  route 0.466ns (69.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.579    -0.656    changevoice/counter2_1/clk_out1
    SLICE_X92Y150        FDRE                                         r  changevoice/counter2_1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  changevoice/counter2_1/q_reg[3]/Q
                         net (fo=8, routed)           0.240    -0.252    changevoice/counter2_2/q_reg[10]_0[2]
    SLICE_X94Y147        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  changevoice/counter2_2/InOutbuf1_i_8/O
                         net (fo=448, routed)         0.226     0.019    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/ADDRD2
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.850    -0.430    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/WCLK
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMA/CLK
                         clock pessimism              0.045    -0.385    
    SLICE_X94Y146        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.131    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 changevoice/counter2_1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.963%)  route 0.466ns (69.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.579    -0.656    changevoice/counter2_1/clk_out1
    SLICE_X92Y150        FDRE                                         r  changevoice/counter2_1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  changevoice/counter2_1/q_reg[3]/Q
                         net (fo=8, routed)           0.240    -0.252    changevoice/counter2_2/q_reg[10]_0[2]
    SLICE_X94Y147        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  changevoice/counter2_2/InOutbuf1_i_8/O
                         net (fo=448, routed)         0.226     0.019    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/ADDRD2
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.850    -0.430    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/WCLK
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMB/CLK
                         clock pessimism              0.045    -0.385    
    SLICE_X94Y146        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.131    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 changevoice/counter2_1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.963%)  route 0.466ns (69.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.579    -0.656    changevoice/counter2_1/clk_out1
    SLICE_X92Y150        FDRE                                         r  changevoice/counter2_1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  changevoice/counter2_1/q_reg[3]/Q
                         net (fo=8, routed)           0.240    -0.252    changevoice/counter2_2/q_reg[10]_0[2]
    SLICE_X94Y147        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  changevoice/counter2_2/InOutbuf1_i_8/O
                         net (fo=448, routed)         0.226     0.019    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/ADDRD2
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.850    -0.430    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/WCLK
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMC/CLK
                         clock pessimism              0.045    -0.385    
    SLICE_X94Y146        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.131    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 changevoice/counter2_1/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.209ns (30.963%)  route 0.466ns (69.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.579    -0.656    changevoice/counter2_1/clk_out1
    SLICE_X92Y150        FDRE                                         r  changevoice/counter2_1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.164    -0.492 r  changevoice/counter2_1/q_reg[3]/Q
                         net (fo=8, routed)           0.240    -0.252    changevoice/counter2_2/q_reg[10]_0[2]
    SLICE_X94Y147        LUT3 (Prop_lut3_I2_O)        0.045    -0.207 r  changevoice/counter2_2/InOutbuf1_i_8/O
                         net (fo=448, routed)         0.226     0.019    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/ADDRD2
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.850    -0.430    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/WCLK
    SLICE_X94Y146        RAMD64E                                      r  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMD/CLK
                         clock pessimism              0.045    -0.385    
    SLICE_X94Y146        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.131    changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_9_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 firh/dffre1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre2/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.425ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.586    -0.649    firh/dffre1/clk_out1
    SLICE_X120Y118       FDRE                                         r  firh/dffre1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y118       FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  firh/dffre1/q_reg[11]/Q
                         net (fo=2, routed)           0.056    -0.429    firh/dffre2/x1[11]
    SLICE_X120Y118       FDRE                                         r  firh/dffre2/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.855    -0.425    firh/dffre2/clk_out1
    SLICE_X120Y118       FDRE                                         r  firh/dffre2/q_reg[11]/C
                         clock pessimism             -0.224    -0.649    
    SLICE_X120Y118       FDRE (Hold_fdre_C_D)         0.060    -0.589    firh/dffre2/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firh/dffre9/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre10/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.581    -0.654    firh/dffre9/clk_out1
    SLICE_X127Y125       FDRE                                         r  firh/dffre9/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y125       FDRE (Prop_fdre_C_Q)         0.128    -0.526 r  firh/dffre9/q_reg[10]/Q
                         net (fo=2, routed)           0.065    -0.461    firh/dffre10/x9[10]
    SLICE_X126Y125       FDRE                                         r  firh/dffre10/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.849    -0.431    firh/dffre10/clk_out1
    SLICE_X126Y125       FDRE                                         r  firh/dffre10/q_reg[10]/C
                         clock pessimism             -0.210    -0.641    
    SLICE_X126Y125       FDRE (Hold_fdre_C_D)         0.017    -0.624    firh/dffre10/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 firh/dffre9/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre10/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.390%)  route 0.065ns (33.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.583    -0.652    firh/dffre9/clk_out1
    SLICE_X119Y128       FDRE                                         r  firh/dffre9/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y128       FDRE (Prop_fdre_C_Q)         0.128    -0.524 r  firh/dffre9/q_reg[4]/Q
                         net (fo=2, routed)           0.065    -0.459    firh/dffre10/x9[4]
    SLICE_X118Y128       FDRE                                         r  firh/dffre10/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.852    -0.428    firh/dffre10/clk_out1
    SLICE_X118Y128       FDRE                                         r  firh/dffre10/q_reg[4]/C
                         clock pessimism             -0.211    -0.639    
    SLICE_X118Y128       FDRE (Hold_fdre_C_D)         0.017    -0.622    firh/dffre10/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 firh/dffre1/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            firh/dffre2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out1_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.580    -0.655    firh/dffre1/clk_out1
    SLICE_X121Y125       FDRE                                         r  firh/dffre1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  firh/dffre1/q_reg[10]/Q
                         net (fo=2, routed)           0.128    -0.386    firh/dffre2/x1[10]
    SLICE_X125Y125       FDRE                                         r  firh/dffre2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.849    -0.431    firh/dffre2/clk_out1
    SLICE_X125Y125       FDRE                                         r  firh/dffre2/q_reg[10]/C
                         clock pessimism             -0.189    -0.620    
    SLICE_X125Y125       FDRE (Hold_fdre_C_D)         0.070    -0.550    firh/dffre2/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   DCM/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X111Y138  D1/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X111Y138  D2/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X93Y128   changevoice/inputaddr/Firaddr/data1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X93Y128   changevoice/inputaddr/Firaddr/data1_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X129Y120  firh/dffre24/q_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X126Y128  firh/dffre24/q_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X122Y118  firh/dffre24/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X129Y125  firh/dffre24/q_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y142  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y142  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y142  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y142  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y147  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y147  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y147  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y147  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y141  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X104Y141  changevoice/smoothFilter/InOutbuf1/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X98Y124   changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X98Y124   changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X98Y124   changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X98Y124   changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X94Y113   changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y112  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y112  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y112  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y112  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X102Y112  changevoice/InOutBuf/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_3_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out2_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       76.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.320ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.704ns (20.887%)  route 2.667ns (79.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 77.765 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           1.048    -1.127    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X110Y139       LUT6 (Prop_lut6_I3_O)        0.124    -1.003 r  de_coder/v1/q_8/q[7]_i_2__1/O
                         net (fo=2, routed)           0.667    -0.336    de_coder/v1/q_8/q[7]_i_2__1_n_0
    SLICE_X110Y139       LUT3 (Prop_lut3_I0_O)        0.124    -0.212 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.951     0.739    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X106Y144       FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.563    77.765    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X106Y144       FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/C
                         clock pessimism             -0.435    77.330    
                         clock uncertainty           -0.203    77.127    
    SLICE_X106Y144       FDRE (Setup_fdre_C_D)       -0.067    77.060    de_coder/v1/q_8/q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         77.060    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 76.320    

Slack (MET) :             76.695ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.033ns  (logic 0.704ns (23.209%)  route 2.329ns (76.791%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           1.048    -1.127    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X110Y139       LUT6 (Prop_lut6_I3_O)        0.124    -1.003 r  de_coder/v1/q_8/q[7]_i_2__1/O
                         net (fo=2, routed)           0.667    -0.336    de_coder/v1/q_8/q[7]_i_2__1_n_0
    SLICE_X110Y139       LUT3 (Prop_lut3_I0_O)        0.124    -0.212 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.614     0.402    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.420    77.344    
                         clock uncertainty           -0.203    77.141    
    SLICE_X110Y139       FDRE (Setup_fdre_C_D)       -0.043    77.098    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                         77.098    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 76.695    

Slack (MET) :             77.176ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.890%)  route 2.070ns (78.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[3]/Q
                         net (fo=8, routed)           2.070    -0.105    de_coder/v1/q_8/q1[3]
    SLICE_X110Y139       LUT4 (Prop_lut4_I3_O)        0.124     0.019 r  de_coder/v1/q_8/q[3]_i_1__11/O
                         net (fo=1, routed)           0.000     0.019    de_coder/v1/q_8/p_0_in__0[3]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.395    77.369    
                         clock uncertainty           -0.203    77.166    
    SLICE_X110Y139       FDRE (Setup_fdre_C_D)        0.029    77.195    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                         77.195    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                 77.176    

Slack (MET) :             77.196ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 0.606ns (22.649%)  route 2.070ns (77.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[3]/Q
                         net (fo=8, routed)           2.070    -0.105    de_coder/v1/q_8/q1[3]
    SLICE_X110Y139       LUT5 (Prop_lut5_I3_O)        0.150     0.045 r  de_coder/v1/q_8/q[4]_i_1__10/O
                         net (fo=1, routed)           0.000     0.045    de_coder/v1/q_8/p_0_in__0[4]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.395    77.369    
                         clock uncertainty           -0.203    77.166    
    SLICE_X110Y139       FDRE (Setup_fdre_C_D)        0.075    77.241    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                         77.241    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                 77.196    

Slack (MET) :             77.371ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        2.447ns  (logic 0.732ns (29.909%)  route 1.715ns (70.091%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           1.048    -1.127    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X110Y139       LUT6 (Prop_lut6_I3_O)        0.124    -1.003 r  de_coder/v1/q_8/q[7]_i_2__1/O
                         net (fo=2, routed)           0.667    -0.336    de_coder/v1/q_8/q[7]_i_2__1_n_0
    SLICE_X110Y139       LUT2 (Prop_lut2_I0_O)        0.152    -0.184 r  de_coder/v1/q_8/q[6]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.184    de_coder/v1/q_8/p_0_in__0[6]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.420    77.344    
                         clock uncertainty           -0.203    77.141    
    SLICE_X110Y139       FDRE (Setup_fdre_C_D)        0.047    77.188    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                         77.188    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                 77.371    

Slack (MET) :             78.396ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.580ns (41.233%)  route 0.827ns (58.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.420ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.827    -1.348    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X110Y139       LUT6 (Prop_lut6_I2_O)        0.124    -1.224 r  de_coder/v1/q_8/q[5]_i_1__12/O
                         net (fo=1, routed)           0.000    -1.224    de_coder/v1/q_8/p_0_in__0[5]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.420    77.344    
                         clock uncertainty           -0.203    77.141    
    SLICE_X110Y139       FDRE (Setup_fdre_C_D)        0.031    77.172    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                         77.172    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                 78.396    

Slack (MET) :             78.566ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.580ns (46.056%)  route 0.679ns (53.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.679    -1.496    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X109Y139       LUT2 (Prop_lut2_I0_O)        0.124    -1.372 r  de_coder/v1/q_8/q[1]_i_1__11/O
                         net (fo=1, routed)           0.000    -1.372    de_coder/v1/q_8/p_0_in__0[1]
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.395    77.369    
                         clock uncertainty           -0.203    77.166    
    SLICE_X109Y139       FDRE (Setup_fdre_C_D)        0.029    77.195    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                         77.195    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                 78.566    

Slack (MET) :             78.569ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.092%)  route 0.678ns (53.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.678    -1.497    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X109Y139       LUT1 (Prop_lut1_I0_O)        0.124    -1.373 r  de_coder/v1/q_8/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -1.373    de_coder/v1/q_8/p_0_in__0[0]
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.395    77.369    
                         clock uncertainty           -0.203    77.166    
    SLICE_X109Y139       FDRE (Setup_fdre_C_D)        0.031    77.197    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                         77.197    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                 78.569    

Slack (MET) :             78.584ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out2_DCM_PLL rise@80.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.608ns (47.229%)  route 0.679ns (52.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 77.764 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.456    -2.175 r  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.679    -1.496    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X109Y139       LUT3 (Prop_lut3_I0_O)        0.152    -1.344 r  de_coder/v1/q_8/q[2]_i_1__12/O
                         net (fo=1, routed)           0.000    -1.344    de_coder/v1/q_8/p_0_in__0[2]
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                     80.000    80.000 r  
    R4                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    81.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    82.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.206    74.393 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.718    76.111    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    76.202 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.562    77.764    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.395    77.369    
                         clock uncertainty           -0.203    77.166    
    SLICE_X109Y139       FDRE (Setup_fdre_C_D)        0.075    77.241    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                         77.241    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                 78.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.698%)  route 0.148ns (44.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.148    -0.357    de_coder/v1/q_8/Q[0]
    SLICE_X110Y139       LUT6 (Prop_lut6_I1_O)        0.045    -0.312 r  de_coder/v1/q_8/q[5]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.312    de_coder/v1/q_8/p_0_in__0[5]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[5]/C
                         clock pessimism             -0.210    -0.630    
    SLICE_X110Y139       FDRE (Hold_fdre_C_D)         0.092    -0.538    de_coder/v1/q_8/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.323    de_coder/v1/q_8/Q[0]
    SLICE_X109Y139       LUT3 (Prop_lut3_I1_O)        0.042    -0.281 r  de_coder/v1/q_8/q[2]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.281    de_coder/v1/q_8/p_0_in__0[2]
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[2]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X109Y139       FDRE (Hold_fdre_C_D)         0.107    -0.539    de_coder/v1/q_8/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.183    -0.323    de_coder/v1/q_8/Q[0]
    SLICE_X109Y139       LUT2 (Prop_lut2_I1_O)        0.045    -0.278 r  de_coder/v1/q_8/q[1]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.278    de_coder/v1/q_8/p_0_in__0[1]
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X109Y139       FDRE (Hold_fdre_C_D)         0.091    -0.555    de_coder/v1/q_8/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.187ns (44.230%)  route 0.236ns (55.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.269    de_coder/v1/q_8/Q[0]
    SLICE_X110Y139       LUT5 (Prop_lut5_I2_O)        0.046    -0.223 r  de_coder/v1/q_8/q[4]_i_1__10/O
                         net (fo=1, routed)           0.000    -0.223    de_coder/v1/q_8/p_0_in__0[4]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
                         clock pessimism             -0.210    -0.630    
    SLICE_X110Y139       FDRE (Hold_fdre_C_D)         0.107    -0.523    de_coder/v1/q_8/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.098%)  route 0.236ns (55.902%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[1]/Q
                         net (fo=7, routed)           0.236    -0.269    de_coder/v1/q_8/Q[0]
    SLICE_X110Y139       LUT4 (Prop_lut4_I0_O)        0.045    -0.224 r  de_coder/v1/q_8/q[3]_i_1__11/O
                         net (fo=1, routed)           0.000    -0.224    de_coder/v1/q_8/p_0_in__0[3]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[3]/C
                         clock pessimism             -0.210    -0.630    
    SLICE_X110Y139       FDRE (Hold_fdre_C_D)         0.091    -0.539    de_coder/v1/q_8/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.184ns (42.499%)  route 0.249ns (57.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[6]/Q
                         net (fo=6, routed)           0.249    -0.256    de_coder/v1/q_8/q1[6]
    SLICE_X110Y139       LUT2 (Prop_lut2_I1_O)        0.043    -0.213 r  de_coder/v1/q_8/q[6]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.213    de_coder/v1/q_8/p_0_in__0[6]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X110Y139       FDRE (Hold_fdre_C_D)         0.104    -0.542    de_coder/v1/q_8/q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 f  de_coder/v1/q_8/q_reg[0]/Q
                         net (fo=7, routed)           0.242    -0.263    de_coder/v1/q_8/q_reg_n_0_[0]
    SLICE_X109Y139       LUT1 (Prop_lut1_I0_O)        0.045    -0.218 r  de_coder/v1/q_8/q[0]_i_1__5/O
                         net (fo=1, routed)           0.000    -0.218    de_coder/v1/q_8/p_0_in__0[0]
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X109Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[0]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X109Y139       FDRE (Hold_fdre_C_D)         0.092    -0.554    de_coder/v1/q_8/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.226ns (40.268%)  route 0.335ns (59.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.518 r  de_coder/v1/q_8/q_reg[7]/Q
                         net (fo=28, routed)          0.119    -0.399    de_coder/v1/q_8/Q[1]
    SLICE_X110Y139       LUT3 (Prop_lut3_I2_O)        0.098    -0.301 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.216    -0.085    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
                         clock pessimism             -0.226    -0.646    
    SLICE_X110Y139       FDRE (Hold_fdre_C_D)         0.076    -0.570    de_coder/v1/q_8/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            de_coder/v1/q_8/q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out2_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.226ns (32.404%)  route 0.471ns (67.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.128    -0.518 r  de_coder/v1/q_8/q_reg[7]/Q
                         net (fo=28, routed)          0.119    -0.399    de_coder/v1/q_8/Q[1]
    SLICE_X110Y139       LUT3 (Prop_lut3_I2_O)        0.098    -0.301 r  de_coder/v1/q_8/q[7]_i_1__8/O
                         net (fo=2, routed)           0.352     0.051    de_coder/v1/q_8/p_0_in__0[7]
    SLICE_X106Y144       FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.860    -0.420    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X106Y144       FDRE                                         r  de_coder/v1/q_8/q_reg[7]_lopt_replica/C
                         clock pessimism             -0.189    -0.609    
    SLICE_X106Y144       FDRE (Hold_fdre_C_D)         0.070    -0.539    de_coder/v1/q_8/q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.590    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DCM_PLL
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { DCM/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3   DCM/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X109Y139  de_coder/v1/q_8/q_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X109Y139  de_coder/v1/q_8/q_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X109Y139  de_coder/v1/q_8/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X110Y139  de_coder/v1/q_8/q_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X110Y139  de_coder/v1/q_8/q_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X110Y139  de_coder/v1/q_8/q_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X110Y139  de_coder/v1/q_8/q_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.000      79.000     SLICE_X110Y139  de_coder/v1/q_8/q_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.000      80.000     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X109Y139  de_coder/v1/q_8/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X109Y139  de_coder/v1/q_8/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X109Y139  de_coder/v1/q_8/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X106Y144  de_coder/v1/q_8/q_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X109Y139  de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X109Y139  de_coder/v1/q_8/q_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X109Y139  de_coder/v1/q_8/q_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X109Y139  de_coder/v1/q_8/q_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X110Y139  de_coder/v1/q_8/q_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X106Y144  de_coder/v1/q_8/q_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.000      39.500     SLICE_X106Y144  de_coder/v1/q_8/q_reg[7]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DCM_PLL
  To Clock:  clkfbout_DCM_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DCM_PLL
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { DCM/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   DCM/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  DCM/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DCM_PLL
  To Clock:  clk_out1_DCM_PLL

Setup :            0  Failing Endpoints,  Worst Slack       36.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.427ns  (required time - arrival time)
  Source:                 de_coder/v1/q_8/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_DCM_PLL rise@40.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        3.068ns  (logic 0.718ns (23.401%)  route 2.350ns (76.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.237ns = ( 37.763 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.631ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.741    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.953    -6.212 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.802    -4.409    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.313 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          1.682    -2.631    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.212 f  de_coder/v1/q_8/q_reg[4]/Q
                         net (fo=7, routed)           2.350     0.138    de_coder/v1/q_8/q1[4]
    SLICE_X111Y138       LUT6 (Prop_lut6_I2_O)        0.299     0.437 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.437    D1/NewFrame
    SLICE_X111Y138       FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.417    41.417 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.598    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    34.393 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    36.111    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    36.202 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        1.561    37.763    D1/clk_out1
    SLICE_X111Y138       FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism             -0.604    37.159    
                         clock uncertainty           -0.323    36.835    
    SLICE_X111Y138       FDRE (Setup_fdre_C_D)        0.029    36.864    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         36.864    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                 36.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 de_coder/v1/q_8/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DCM_PLL  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            D1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DCM_PLL  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_DCM_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DCM_PLL rise@0.000ns - clk_out2_DCM_PLL rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.186ns (19.038%)  route 0.791ns (80.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.400ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.256     0.256 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.807 r  DCM/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.261    DCM/inst/clk_out2_DCM_PLL
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.235 r  DCM/inst/clkout2_buf/O
                         net (fo=10, routed)          0.589    -0.646    de_coder/v1/q_8/bbstub_clk_out2
    SLICE_X110Y139       FDRE                                         r  de_coder/v1/q_8/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.505 r  de_coder/v1/q_8/q_reg[6]/Q
                         net (fo=6, routed)           0.791     0.286    de_coder/v1/q_8/q1[6]
    SLICE_X111Y138       LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  de_coder/v1/q_8/q[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.331    D1/NewFrame
    SLICE_X111Y138       FDRE                                         r  D1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DCM_PLL rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DCM/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.444     0.444 r  DCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.925    DCM/inst/clk_in1_DCM_PLL
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.904 r  DCM/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.309    DCM/inst/clk_out1_DCM_PLL
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.280 r  DCM/inst/clkout1_buf/O
                         net (fo=1481, routed)        0.860    -0.420    D1/clk_out1
    SLICE_X111Y138       FDRE                                         r  D1/q_reg[0]/C
                         clock pessimism              0.097    -0.323    
                         clock uncertainty            0.323    -0.000    
    SLICE_X111Y138       FDRE (Hold_fdre_C_D)         0.091     0.091    D1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.240    





