`timescale 1ps / 1ps
module module_0;
  logic id_1;
  always @(posedge id_1 != id_1) begin
    if (id_1)
      if (1)
        if (id_1) begin
          if (id_1) begin
            if (id_1)
              if (1) id_1 <= #1 id_1;
              else begin
                id_1 <= id_1;
              end
          end
        end else begin
          id_2.id_2.id_2[1'h0] = 1;
        end
  end
endmodule
