
---------- Begin Simulation Statistics ----------
host_inst_rate                                 323857                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406764                       # Number of bytes of host memory used
host_seconds                                    61.76                       # Real time elapsed on the host
host_tick_rate                              292706001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018076                       # Number of seconds simulated
sim_ticks                                 18076343000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4255769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32095.299274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29874.099164                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      849370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006218                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                26464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    414533000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13876                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 71537.134053                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 80034.906035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3705122784                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2102116807                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26265                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21714.223068                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46793.889514                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.166999                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9250                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     91308308                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    432843478                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 58199.174310                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 62695.244438                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029122                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4554492784                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011011                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 78257                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              38116                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2516649807                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40141                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965792                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.970637                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107379                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 58199.174310                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 62695.244438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029122                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4554492784                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011011                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                78257                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             38116                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2516649807                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40141                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28096                       # number of replacements
system.cpu.dcache.sampled_refs                  29120                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.970637                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7051903                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505720970000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25297                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11213069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14212.969098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11373.410587                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11137605                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1072567500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75464                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2715                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    827381500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006488                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 33166.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.096331                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       199000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11213069                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14212.969098                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11373.410587                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11137605                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1072567500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006730                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75464                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2715                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    827381500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006488                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809693                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.562861                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11213069                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14212.969098                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11373.410587                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11137605                       # number of overall hits
system.cpu.icache.overall_miss_latency     1072567500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006730                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75464                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2715                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    827381500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006488                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.562861                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11137605                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 54211.606543                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       487199708                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  8987                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     116847.543916                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 115685.473088                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         3483                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1374243964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.771517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      11761                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    1784                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1154193965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.654487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  9977                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       68740.004936                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  56474.123539                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          82573                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              278534500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.046776                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         4052                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       456                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         202968000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.041489                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    3594                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11021                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56879.599401                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40962.941657                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           626870065                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11021                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      451452580                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11021                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25297                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25297                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.269168                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101869                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        104520.234238                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   100004.565986                       # average overall mshr miss latency
system.l2.demand_hits                           86056                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1652778464                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.155229                       # miss rate for demand accesses
system.l2.demand_misses                         15813                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       2240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1357161965                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.133220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    13571                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.040382                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.245064                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    661.616096                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4015.123903                       # Average occupied blocks per context
system.l2.overall_accesses                     101869                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       104520.234238                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  81760.868561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          86056                       # number of overall hits
system.l2.overall_miss_latency             1652778464                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.155229                       # miss rate for overall accesses
system.l2.overall_misses                        15813                       # number of overall misses
system.l2.overall_mshr_hits                      2240                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1844361673                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.221441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22558                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.365528                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          3285                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher           26                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        13354                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             8993                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         4335                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8792                       # number of replacements
system.l2.sampled_refs                          16577                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4676.740000                       # Cycle average of tags in use
system.l2.total_refs                            87347                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8395                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29617865                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         262548                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       422785                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40221                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       486453                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         501900                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5853                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373310                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6133932                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.657262                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.397060                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3182684     51.89%     51.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906256     14.77%     66.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416568      6.79%     73.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401516      6.55%     80.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404091      6.59%     86.59% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191999      3.13%     89.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       143803      2.34%     92.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113705      1.85%     93.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373310      6.09%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6133932                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40192                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1193272                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.653482                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.653482                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       990058                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9570                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12988962                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3277979                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1853621                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       222957                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12273                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4004988                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4003481                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1507                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2438220                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2437977                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              243                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1566768                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1565504                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1264                       # DTB write misses
system.switch_cpus_1.fetch.Branches            501900                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1212972                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3104092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        49118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13161804                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        145831                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076804                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1212972                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       268401                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.014104                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6356889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.070479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.355119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4465785     70.25%     70.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          34821      0.55%     70.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          73994      1.16%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          55136      0.87%     72.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         169843      2.67%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          59041      0.93%     76.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          53489      0.84%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40164      0.63%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1404616     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6356889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                177931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377220                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178974                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.650107                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4222792                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1614671                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7572819                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10501877                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753007                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5702385                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.607064                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10507134                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42179                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66937                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2684261                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       373299                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1790702                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11360998                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2608121                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       124956                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10783155                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1548                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          347                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       222957                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4744                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       269001                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38932                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3519                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       371208                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       320806                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3519                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.530265                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.530265                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4043303     37.07%     37.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388865      3.56%     40.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.63% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331524     12.21%     52.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.84% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18209      0.17%     53.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851305      7.80%     60.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     60.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2637237     24.18%     85.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1631505     14.96%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10908112                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       384847                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035281                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51314     13.33%     13.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52968     13.76%     27.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16477      4.28%     31.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98260     25.53%     56.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     56.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     56.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       116236     30.20%     87.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        49592     12.89%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6356889                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.715951                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.009928                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2726678     42.89%     42.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1009158     15.88%     58.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       658808     10.36%     69.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       587972      9.25%     78.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       627153      9.87%     88.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       356398      5.61%     93.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       248006      3.90%     97.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102944      1.62%     99.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        39772      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6356889                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.669229                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11182024                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10908112                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1181821                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37294                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       799611                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1212994                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1212972                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       656250                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       493966                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2684261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1790702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6534820                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       494393                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57387                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3392108                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       435663                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          320                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19122482                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12623251                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9647302                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1748008                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       222957                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499422                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1634765                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       956982                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28624                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
