<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ff1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10105.65 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6402.50 --|
|-- Mem Ch  2: Reads (MB/s):    93.17 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    43.14 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    93.17 --||-- NODE 1 Mem Read (MB/s) : 10105.65 --|
|-- NODE 0 Mem Write(MB/s) :    43.14 --||-- NODE 1 Mem Write(MB/s) :  6402.50 --|
|-- NODE 0 P. Write (T/s):      31172 --||-- NODE 1 P. Write (T/s):     179724 --|
|-- NODE 0 Memory (MB/s):      136.31 --||-- NODE 1 Memory (MB/s):    16508.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10198.82                --|
            |--                System Write Throughput(MB/s):       6445.64                --|
            |--               System Memory Throughput(MB/s):      16644.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2127
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      97 M        72    2488 K  1766 K    423 K     0     972  
 1     167 K        30 K    20 M   180 M     71 M    36     912 K
-----------------------------------------------------------------------
 *      98 M        30 K    22 M   182 M     71 M    36     913 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.29        Core1: 199.73        
Core2: 22.76        Core3: 135.34        
Core4: 19.62        Core5: 199.28        
Core6: 26.33        Core7: 89.13        
Core8: 22.38        Core9: 69.40        
Core10: 21.10        Core11: 122.46        
Core12: 22.25        Core13: 191.18        
Core14: 22.26        Core15: 97.00        
Core16: 22.05        Core17: 198.29        
Core18: 21.78        Core19: 193.20        
Core20: 10.12        Core21: 103.86        
Core22: 14.91        Core23: 189.18        
Core24: 19.68        Core25: 97.12        
Core26: 21.91        Core27: 84.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.04
Socket1: 143.21
DDR read Latency(ns)
Socket0: 29751.15
Socket1: 249.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.10        Core1: 197.65        
Core2: 22.47        Core3: 132.71        
Core4: 24.65        Core5: 197.24        
Core6: 26.72        Core7: 87.15        
Core8: 22.90        Core9: 70.23        
Core10: 21.75        Core11: 119.68        
Core12: 21.53        Core13: 190.89        
Core14: 22.03        Core15: 98.67        
Core16: 22.11        Core17: 196.25        
Core18: 10.29        Core19: 191.52        
Core20: 14.07        Core21: 105.24        
Core22: 18.81        Core23: 187.01        
Core24: 18.90        Core25: 100.71        
Core26: 21.31        Core27: 86.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.84
Socket1: 142.79
DDR read Latency(ns)
Socket0: 30511.45
Socket1: 253.06
irq_total: 197081.754537423
cpu_total: 47.46
cpu_0: 1.40
cpu_1: 100.00
cpu_2: 0.73
cpu_3: 100.00
cpu_4: 0.67
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 95.61
cpu_8: 0.67
cpu_9: 26.35
cpu_10: 0.60
cpu_11: 100.00
cpu_12: 1.13
cpu_13: 100.00
cpu_14: 1.13
cpu_15: 100.00
cpu_16: 1.20
cpu_17: 100.00
cpu_18: 2.33
cpu_19: 100.00
cpu_20: 1.33
cpu_21: 98.80
cpu_22: 1.66
cpu_23: 100.00
cpu_24: 0.53
cpu_25: 97.14
cpu_26: 0.67
cpu_27: 96.34
enp130s0f0_rx_packets_phy: 252287
enp130s0f1_rx_packets_phy: 249954
enp4s0f0_rx_packets_phy: 33571
enp4s0f1_rx_packets_phy: 37367
Total_rx_packets_phy: 573179
enp130s0f0_rx_bytes: 2228626125
enp130s0f1_rx_bytes: 2208732643
enp4s0f0_rx_bytes: 2215658
enp4s0f1_rx_bytes: 2466320
Total_rx_bytes: 4442040746
enp130s0f0_tx_packets_phy: 33980
enp130s0f1_tx_packets_phy: 33772
enp4s0f0_tx_packets_phy: 299748
enp4s0f1_tx_packets_phy: 278975
Total_tx_packets_phy: 646475
enp130s0f0_tx_packets: 15078
enp130s0f1_tx_packets: 14808
enp4s0f0_tx_packets: 299740
enp4s0f1_tx_packets: 278981
Total_tx_packets: 608607
enp130s0f0_tx_bytes: 995483
enp130s0f1_tx_bytes: 977384
enp4s0f0_tx_bytes: 2700453124
enp4s0f1_tx_bytes: 2509800312
Total_tx_bytes: 5212226303
enp130s0f0_tx_bytes_phy: 2265524
enp130s0f1_tx_bytes_phy: 2250307
enp4s0f0_tx_bytes_phy: 2701727102
enp4s0f1_tx_bytes_phy: 2510863834
Total_tx_bytes_phy: 5217106767
enp130s0f0_rx_bytes_phy: 2243452773
enp130s0f1_rx_bytes_phy: 2223221650
enp4s0f0_rx_bytes_phy: 2349982
enp4s0f1_rx_bytes_phy: 2615692
Total_rx_bytes_phy: 4471640097
enp130s0f0_rx_packets: 252278
enp130s0f1_rx_packets: 249967
enp4s0f0_rx_packets: 33570
enp4s0f1_rx_packets: 37368
Total_rx_packets: 573183


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.95        Core1: 199.03        
Core2: 21.21        Core3: 134.79        
Core4: 20.11        Core5: 198.73        
Core6: 23.88        Core7: 90.01        
Core8: 22.52        Core9: 70.72        
Core10: 19.10        Core11: 120.48        
Core12: 21.97        Core13: 192.12        
Core14: 21.90        Core15: 98.42        
Core16: 21.91        Core17: 196.86        
Core18: 10.33        Core19: 192.43        
Core20: 18.22        Core21: 112.85        
Core22: 21.28        Core23: 188.90        
Core24: 20.40        Core25: 88.88        
Core26: 16.04        Core27: 88.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 143.47
DDR read Latency(ns)
Socket0: 30163.82
Socket1: 251.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.12        Core1: 198.97        
Core2: 27.19        Core3: 134.01        
Core4: 26.74        Core5: 198.45        
Core6: 29.65        Core7: 84.12        
Core8: 26.96        Core9: 69.59        
Core10: 26.12        Core11: 121.01        
Core12: 23.04        Core13: 189.96        
Core14: 22.15        Core15: 93.10        
Core16: 21.73        Core17: 196.94        
Core18: 24.98        Core19: 192.29        
Core20: 22.67        Core21: 105.28        
Core22: 23.47        Core23: 188.11        
Core24: 27.81        Core25: 97.88        
Core26: 25.94        Core27: 88.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.90
Socket1: 142.19
DDR read Latency(ns)
Socket0: 31692.86
Socket1: 253.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 198.81        
Core2: 21.83        Core3: 135.49        
Core4: 21.24        Core5: 198.00        
Core6: 19.42        Core7: 91.96        
Core8: 23.59        Core9: 68.78        
Core10: 22.39        Core11: 123.61        
Core12: 21.63        Core13: 188.46        
Core14: 22.96        Core15: 90.86        
Core16: 22.06        Core17: 197.00        
Core18: 14.76        Core19: 192.26        
Core20: 23.81        Core21: 109.36        
Core22: 21.84        Core23: 186.68        
Core24: 10.69        Core25: 101.16        
Core26: 19.36        Core27: 86.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 143.43
DDR read Latency(ns)
Socket0: 30480.49
Socket1: 254.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.42        Core1: 198.35        
Core2: 21.54        Core3: 135.85        
Core4: 24.41        Core5: 197.79        
Core6: 25.60        Core7: 81.88        
Core8: 28.44        Core9: 70.76        
Core10: 24.79        Core11: 121.82        
Core12: 22.07        Core13: 191.12        
Core14: 22.92        Core15: 102.46        
Core16: 21.67        Core17: 195.94        
Core18: 11.83        Core19: 191.83        
Core20: 20.47        Core21: 103.01        
Core22: 21.64        Core23: 186.99        
Core24: 13.54        Core25: 89.18        
Core26: 21.41        Core27: 93.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.94
Socket1: 142.48
DDR read Latency(ns)
Socket0: 30659.22
Socket1: 253.49
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9117
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6015 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461164262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461173582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230591058; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230591058; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7230681634; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7230681634; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025569049; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4078581; Consumed Joules: 248.94; Watts: 41.39; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 700955; Consumed DRAM Joules: 10.72; DRAM Watts: 1.78
S1P0; QPIClocks: 14461209206; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14461216594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7230708122; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7230708122; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230620955; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230620955; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6017704737; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7486152; Consumed Joules: 456.92; Watts: 75.96; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1728279; Consumed DRAM Joules: 26.44; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24d2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.54   0.01    0.60     159 K   1306 K    0.88    0.12    0.00    0.02     2744        2        1     70
   1    1     0.02   0.02   1.20    1.20      40 M     45 M    0.12    0.17    0.19    0.22     1680     2528        1     58
   2    0     0.01   0.58   0.01    0.60     102 K    886 K    0.88    0.13    0.00    0.02      280        2        0     69
   3    1     0.08   0.07   1.20    1.20      29 M     39 M    0.24    0.34    0.04    0.05     2912     3049       80     58
   4    0     0.00   0.70   0.00    0.60      38 K    287 K    0.87    0.20    0.00    0.01     1288        2        0     70
   5    1     0.02   0.02   1.20    1.20      40 M     45 M    0.12    0.17    0.20    0.22     3472     4183       23     59
   6    0     0.00   0.46   0.00    0.60      12 K    105 K    0.88    0.20    0.00    0.01      168        4        0     70
   7    1     0.07   0.06   1.16    1.20      22 M     33 M    0.32    0.39    0.03    0.05     3416     2154      160     58
   8    0     0.00   0.50   0.00    0.60      20 K    182 K    0.89    0.25    0.00    0.01      392        1        0     69
   9    1     0.11   0.40   0.27    0.70    2724 K   4761 K    0.43    0.41    0.00    0.00      336       95       19     60
  10    0     0.00   0.56   0.00    0.60      38 K    221 K    0.83    0.32    0.00    0.01     1512        6        1     68
  11    1     0.10   0.09   1.20    1.20      26 M     36 M    0.27    0.39    0.03    0.04     2632     2392       17     58
  12    0     0.00   0.43   0.00    0.60      14 K    150 K    0.90    0.21    0.00    0.01      168        0        0     70
  13    1     0.04   0.03   1.20    1.20      38 M     44 M    0.15    0.22    0.11    0.12     1960     3100       48     57
  14    0     0.01   1.86   0.01    0.75      23 K    168 K    0.86    0.37    0.00    0.00     2744        5        0     69
  15    1     0.10   0.08   1.20    1.20      25 M     36 M    0.31    0.41    0.03    0.04     3136     2068       20     58
  16    0     0.06   1.73   0.03    1.06      41 K    614 K    0.93    0.59    0.00    0.00     7112       10        2     70
  17    1     0.03   0.03   1.20    1.20      38 M     45 M    0.14    0.19    0.12    0.13     1792     3445        8     58
  18    0     0.03   1.57   0.02    0.93      40 K    439 K    0.91    0.54    0.00    0.00     4312        8        2     70
  19    1     0.03   0.02   1.20    1.20      38 M     44 M    0.14    0.21    0.13    0.16      840     2449        8     59
  20    0     0.00   0.76   0.01    0.60      25 K    230 K    0.89    0.34    0.00    0.01      896        1        0     70
  21    1     0.08   0.07   1.18    1.20      23 M     33 M    0.31    0.36    0.03    0.04     2688     1958       14     59
  22    0     0.03   1.54   0.02    0.90      47 K    461 K    0.90    0.54    0.00    0.00     3640        7        2     71
  23    1     0.04   0.03   1.20    1.20      36 M     43 M    0.14    0.24    0.09    0.10     1064     2094       11     58
  24    0     0.01   0.53   0.01    0.60     141 K   1467 K    0.90    0.08    0.00    0.02      784        3        0     71
  25    1     0.08   0.07   1.17    1.20      22 M     34 M    0.34    0.36    0.03    0.04     3248     1804        0     59
  26    0     0.01   0.53   0.01    0.60     118 K   1210 K    0.90    0.08    0.00    0.02      336        2        0     70
  27    1     0.07   0.06   1.16    1.20      22 M     33 M    0.34    0.38    0.03    0.05     3304     1886        6     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.15   0.01    0.75     824 K   7735 K    0.89    0.28    0.00    0.00    26376       53        7     61
 SKT    1     0.06   0.06   1.12    1.19     408 M    521 M    0.22    0.30    0.05    0.06    32480    33205      415     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.57    1.18     408 M    529 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 48.06 %

 C1 core residency: 5.53 %; C3 core residency: 0.25 %; C6 core residency: 46.16 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6288 M   6230 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.46     0.22     207.81       8.93         223.22
 SKT   1    50.69    31.99     383.38      21.98         486.72
---------------------------------------------------------------------------------------------------------------
       *    51.16    32.21     591.19      30.91         486.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26ac
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10148.53 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6374.30 --|
|-- Mem Ch  2: Reads (MB/s):   112.19 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.08 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   112.19 --||-- NODE 1 Mem Read (MB/s) : 10148.53 --|
|-- NODE 0 Mem Write(MB/s) :    51.08 --||-- NODE 1 Mem Write(MB/s) :  6374.30 --|
|-- NODE 0 P. Write (T/s):      31218 --||-- NODE 1 P. Write (T/s):     180686 --|
|-- NODE 0 Memory (MB/s):      163.27 --||-- NODE 1 Memory (MB/s):    16522.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10260.72                --|
            |--                System Write Throughput(MB/s):       6425.38                --|
            |--               System Memory Throughput(MB/s):      16686.10                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2803
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      83 M        12    2615 K  1822 K    525 K     0     804  
 1     180 K        23 K    21 M   178 M     68 M     0     863 K
-----------------------------------------------------------------------
 *      84 M        23 K    23 M   180 M     69 M     0     863 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.70        Core1: 193.37        
Core2: 21.52        Core3: 135.80        
Core4: 18.71        Core5: 194.27        
Core6: 21.68        Core7: 84.67        
Core8: 22.24        Core9: 79.58        
Core10: 20.63        Core11: 92.78        
Core12: 21.66        Core13: 195.13        
Core14: 22.23        Core15: 103.47        
Core16: 22.21        Core17: 186.76        
Core18: 22.77        Core19: 178.30        
Core20: 23.13        Core21: 103.16        
Core22: 19.72        Core23: 184.04        
Core24: 22.07        Core25: 109.54        
Core26: 11.06        Core27: 94.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.58
Socket1: 140.62
DDR read Latency(ns)
Socket0: 25225.26
Socket1: 248.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.38        Core1: 193.84        
Core2: 22.85        Core3: 135.12        
Core4: 20.40        Core5: 193.80        
Core6: 18.52        Core7: 77.66        
Core8: 19.43        Core9: 78.73        
Core10: 24.48        Core11: 86.84        
Core12: 19.13        Core13: 195.33        
Core14: 21.76        Core15: 108.62        
Core16: 21.59        Core17: 183.93        
Core18: 22.31        Core19: 178.51        
Core20: 23.34        Core21: 105.81        
Core22: 26.11        Core23: 179.24        
Core24: 23.55        Core25: 107.31        
Core26: 12.68        Core27: 103.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.34
Socket1: 140.11
DDR read Latency(ns)
Socket0: 25543.38
Socket1: 252.97
irq_total: 200029.924650699
cpu_total: 46.91
cpu_0: 1.26
cpu_1: 100.00
cpu_2: 0.67
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 0.86
cpu_7: 95.74
cpu_8: 1.40
cpu_9: 16.03
cpu_10: 1.53
cpu_11: 96.01
cpu_12: 0.86
cpu_13: 100.00
cpu_14: 1.20
cpu_15: 99.93
cpu_16: 0.73
cpu_17: 100.00
cpu_18: 0.60
cpu_19: 100.00
cpu_20: 1.33
cpu_21: 99.80
cpu_22: 1.20
cpu_23: 100.00
cpu_24: 0.86
cpu_25: 97.67
cpu_26: 1.53
cpu_27: 93.61
enp130s0f0_tx_packets: 14808
enp130s0f1_tx_packets: 13922
enp4s0f0_tx_packets: 280863
enp4s0f1_tx_packets: 297630
Total_tx_packets: 607223
enp130s0f0_tx_bytes_phy: 2233751
enp130s0f1_tx_bytes_phy: 2092258
enp4s0f0_tx_bytes_phy: 2531413223
enp4s0f1_tx_bytes_phy: 2680611291
Total_tx_bytes_phy: 5216350523
enp130s0f0_tx_bytes: 977584
enp130s0f1_tx_bytes: 918883
enp4s0f0_tx_bytes: 2530307758
enp4s0f1_tx_bytes: 2679435275
Total_tx_bytes: 5211639500
enp130s0f0_rx_bytes_phy: 2255199000
enp130s0f1_rx_bytes_phy: 2082304860
enp4s0f0_rx_bytes_phy: 2035775
enp4s0f1_rx_bytes_phy: 3349470
Total_rx_bytes_phy: 4342889105
enp130s0f0_tx_packets_phy: 33510
enp130s0f1_tx_packets_phy: 31386
enp4s0f0_tx_packets_phy: 280861
enp4s0f1_tx_packets_phy: 297628
Total_tx_packets_phy: 643385
enp130s0f0_rx_packets_phy: 253463
enp130s0f1_rx_packets_phy: 234089
enp4s0f0_rx_packets_phy: 29082
enp4s0f1_rx_packets_phy: 47849
Total_rx_packets_phy: 564483
enp130s0f0_rx_packets: 253443
enp130s0f1_rx_packets: 234095
enp4s0f0_rx_packets: 29083
enp4s0f1_rx_packets: 47852
Total_rx_packets: 564473
enp130s0f0_rx_bytes: 2240139431
enp130s0f1_rx_bytes: 2068667922
enp4s0f0_rx_bytes: 1919480
enp4s0f1_rx_bytes: 3158264
Total_rx_bytes: 4313885097


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 194.08        
Core2: 21.96        Core3: 134.01        
Core4: 27.20        Core5: 192.55        
Core6: 10.40        Core7: 84.04        
Core8: 18.10        Core9: 79.74        
Core10: 18.23        Core11: 77.42        
Core12: 20.11        Core13: 195.14        
Core14: 23.21        Core15: 106.90        
Core16: 21.85        Core17: 187.73        
Core18: 22.74        Core19: 177.30        
Core20: 21.66        Core21: 109.49        
Core22: 24.94        Core23: 173.54        
Core24: 24.15        Core25: 114.84        
Core26: 20.99        Core27: 100.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.91
Socket1: 140.20
DDR read Latency(ns)
Socket0: 23969.13
Socket1: 248.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 194.58        
Core2: 20.86        Core3: 136.80        
Core4: 21.20        Core5: 192.49        
Core6: 14.72        Core7: 96.46        
Core8: 19.15        Core9: 92.82        
Core10: 18.86        Core11: 95.05        
Core12: 19.94        Core13: 195.24        
Core14: 25.24        Core15: 96.92        
Core16: 21.63        Core17: 189.28        
Core18: 23.37        Core19: 177.81        
Core20: 22.70        Core21: 114.19        
Core22: 23.26        Core23: 182.08        
Core24: 22.29        Core25: 109.02        
Core26: 11.09        Core27: 91.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.97
Socket1: 142.33
DDR read Latency(ns)
Socket0: 25315.11
Socket1: 248.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.13        Core1: 194.53        
Core2: 19.29        Core3: 134.23        
Core4: 11.23        Core5: 193.77        
Core6: 21.24        Core7: 92.45        
Core8: 22.40        Core9: 94.76        
Core10: 19.04        Core11: 93.06        
Core12: 18.96        Core13: 195.46        
Core14: 25.00        Core15: 93.59        
Core16: 21.69        Core17: 188.91        
Core18: 18.64        Core19: 176.71        
Core20: 21.61        Core21: 109.06        
Core22: 22.83        Core23: 182.05        
Core24: 22.74        Core25: 109.56        
Core26: 13.90        Core27: 98.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 141.49
DDR read Latency(ns)
Socket0: 25700.12
Socket1: 249.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.85        Core1: 192.66        
Core2: 21.27        Core3: 136.51        
Core4: 13.59        Core5: 192.47        
Core6: 20.43        Core7: 90.22        
Core8: 19.74        Core9: 94.82        
Core10: 19.96        Core11: 83.14        
Core12: 19.51        Core13: 194.42        
Core14: 26.54        Core15: 107.20        
Core16: 22.43        Core17: 188.33        
Core18: 20.49        Core19: 176.08        
Core20: 23.36        Core21: 114.03        
Core22: 22.66        Core23: 174.67        
Core24: 22.72        Core25: 101.53        
Core26: 11.01        Core27: 105.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.10
Socket1: 141.25
DDR read Latency(ns)
Socket0: 25431.23
Socket1: 253.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10909
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14448851274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14448861806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7224434713; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7224434713; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7224530060; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7224530060; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020458324; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4081570; Consumed Joules: 249.12; Watts: 41.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 703907; Consumed DRAM Joules: 10.77; DRAM Watts: 1.79
S1P0; QPIClocks: 14448962814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14448969938; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224592259; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224592259; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224502626; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224502626; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007576374; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7484545; Consumed Joules: 456.82; Watts: 76.07; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1729196; Consumed DRAM Joules: 26.46; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2bd3
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.29   0.02    0.83     110 K    952 K    0.88    0.35    0.00    0.00     7000       11        1     70
   1    1     0.03   0.03   1.20    1.20      40 M     45 M    0.13    0.20    0.13    0.15     2968     4590       64     57
   2    0     0.01   0.68   0.01    0.60      62 K    544 K    0.88    0.25    0.00    0.01      504        2        0     69
   3    1     0.08   0.07   1.20    1.20      30 M     40 M    0.24    0.33    0.04    0.05     3640     3815       85     57
   4    0     0.00   0.48   0.01    0.60     131 K   1267 K    0.90    0.08    0.00    0.03      392        4        3     70
   5    1     0.03   0.03   1.20    1.20      39 M     46 M    0.14    0.20    0.12    0.13     1680     3883        7     57
   6    0     0.00   0.57   0.01    0.60      72 K    767 K    0.91    0.11    0.00    0.02      448       11        1     69
   7    1     0.07   0.06   1.15    1.20      23 M     34 M    0.32    0.40    0.03    0.05     1736     3087      154     56
   8    0     0.00   0.66   0.01    0.60      29 K    305 K    0.90    0.27    0.00    0.01      392        0        1     69
   9    1     0.06   0.38   0.16    0.60    1618 K   2662 K    0.39    0.33    0.00    0.00       56      259       10     58
  10    0     0.00   0.49   0.01    0.60      88 K    957 K    0.91    0.11    0.00    0.02      168        3        0     68
  11    1     0.07   0.06   1.16    1.20      23 M     34 M    0.30    0.38    0.03    0.05     2912     3335        5     56
  12    0     0.01   0.57   0.01    0.60      97 K    867 K    0.89    0.14    0.00    0.02     1344        5        0     70
  13    1     0.02   0.02   1.20    1.20      40 M     47 M    0.14    0.18    0.16    0.19     1680     3619        3     55
  14    0     0.00   0.52   0.01    0.60      48 K    383 K    0.87    0.25    0.00    0.01     1624        5        0     70
  15    1     0.10   0.08   1.20    1.20      25 M     35 M    0.26    0.40    0.03    0.03     3528     2980       25     56
  16    0     0.00   0.35   0.00    0.60      10 K    128 K    0.92    0.16    0.00    0.02      336        1        0     70
  17    1     0.04   0.04   1.20    1.20      38 M     44 M    0.14    0.24    0.09    0.10     1288     3129       14     56
  18    0     0.00   0.35   0.00    0.60      10 K    149 K    0.93    0.21    0.00    0.01      224        1        0     70
  19    1     0.07   0.06   1.20    1.20      35 M     42 M    0.16    0.28    0.05    0.06     1960     2684       29     57
  20    0     0.03   1.58   0.02    0.93      28 K    383 K    0.92    0.55    0.00    0.00     4480        7        3     71
  21    1     0.09   0.07   1.20    1.20      26 M     36 M    0.28    0.36    0.03    0.04     2464     3076        5     57
  22    0     0.03   1.54   0.02    0.92      37 K    429 K    0.91    0.53    0.00    0.00     5656        8        2     71
  23    1     0.05   0.04   1.20    1.20      37 M     44 M    0.15    0.26    0.08    0.09     1456     3017       93     57
  24    0     0.03   1.54   0.02    0.90      34 K    450 K    0.92    0.52    0.00    0.00     4704        8        1     71
  25    1     0.07   0.06   1.17    1.20      23 M     35 M    0.32    0.34    0.03    0.05     3304     3074        1     57
  26    0     0.00   0.68   0.01    0.60      23 K    256 K    0.91    0.32    0.00    0.01     1512        2        1     70
  27    1     0.06   0.05   1.13    1.20      23 M     33 M    0.30    0.33    0.04    0.06     3024     2987        0     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.73     787 K   7844 K    0.90    0.28    0.00    0.01    28784       68       11     61
 SKT    1     0.06   0.05   1.11    1.19     412 M    524 M    0.21    0.30    0.05    0.06    31696    43535      495     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.06   0.56    1.18     412 M    532 M    0.22    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  160 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.34 %

 C1 core residency: 6.47 %; C3 core residency: 0.16 %; C6 core residency: 46.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.59 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.89 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6427 M   6366 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.26     212.56       9.15         226.47
 SKT   1    51.92    32.66     392.32      22.53         484.32
---------------------------------------------------------------------------------------------------------------
       *    52.48    32.91     604.88      31.68         485.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2daf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10117.94 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6400.20 --|
|-- Mem Ch  2: Reads (MB/s):   107.14 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    47.61 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   107.14 --||-- NODE 1 Mem Read (MB/s) : 10117.94 --|
|-- NODE 0 Mem Write(MB/s) :    47.61 --||-- NODE 1 Mem Write(MB/s) :  6400.20 --|
|-- NODE 0 P. Write (T/s):      31189 --||-- NODE 1 P. Write (T/s):     180328 --|
|-- NODE 0 Memory (MB/s):      154.75 --||-- NODE 1 Memory (MB/s):    16518.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10225.08                --|
            |--                System Write Throughput(MB/s):       6447.81                --|
            |--               System Memory Throughput(MB/s):      16672.89                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2ee9
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      83 M        96    2167 K  1664 K    495 K     0    1284  
 1     167 K        24 K    21 M   179 M     68 M     0     911 K
-----------------------------------------------------------------------
 *      83 M        24 K    23 M   181 M     69 M     0     912 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.88        Core1: 195.60        
Core2: 25.98        Core3: 132.34        
Core4: 25.67        Core5: 193.40        
Core6: 23.20        Core7: 96.46        
Core8: 15.44        Core9: 70.53        
Core10: 19.81        Core11: 93.37        
Core12: 22.60        Core13: 189.56        
Core14: 23.54        Core15: 86.49        
Core16: 18.63        Core17: 192.21        
Core18: 21.70        Core19: 187.97        
Core20: 25.88        Core21: 123.52        
Core22: 27.64        Core23: 186.73        
Core24: 24.84        Core25: 121.84        
Core26: 26.45        Core27: 67.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.87
Socket1: 141.12
DDR read Latency(ns)
Socket0: 26480.14
Socket1: 247.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.19        Core1: 197.28        
Core2: 10.75        Core3: 134.44        
Core4: 19.22        Core5: 194.21        
Core6: 22.76        Core7: 95.05        
Core8: 25.04        Core9: 72.83        
Core10: 17.38        Core11: 92.78        
Core12: 19.64        Core13: 189.95        
Core14: 22.29        Core15: 89.31        
Core16: 18.96        Core17: 193.58        
Core18: 25.71        Core19: 190.29        
Core20: 25.48        Core21: 126.36        
Core22: 23.20        Core23: 189.88        
Core24: 22.61        Core25: 125.92        
Core26: 20.10        Core27: 65.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 142.27
DDR read Latency(ns)
Socket0: 27567.05
Socket1: 254.82
irq_total: 197194.75668814
cpu_total: 46.89
cpu_0: 2.26
cpu_1: 100.00
cpu_2: 2.33
cpu_3: 100.00
cpu_4: 1.46
cpu_5: 100.00
cpu_6: 1.33
cpu_7: 94.54
cpu_8: 0.93
cpu_9: 19.96
cpu_10: 0.86
cpu_11: 94.08
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 1.13
cpu_15: 98.74
cpu_16: 0.60
cpu_17: 100.00
cpu_18: 0.40
cpu_19: 100.00
cpu_20: 0.47
cpu_21: 100.00
cpu_22: 0.27
cpu_23: 100.00
cpu_24: 0.73
cpu_25: 100.00
cpu_26: 0.40
cpu_27: 91.75
enp130s0f0_tx_bytes: 982591
enp130s0f1_tx_bytes: 966649
enp4s0f0_tx_bytes: 2465858060
enp4s0f1_tx_bytes: 2733043881
Total_tx_bytes: 5200851181
enp130s0f0_rx_bytes_phy: 2193583008
enp130s0f1_rx_bytes_phy: 2195222421
enp4s0f0_rx_bytes_phy: 2351763
enp4s0f1_rx_bytes_phy: 3516794
Total_rx_bytes_phy: 4394673986
enp130s0f0_tx_bytes_phy: 2215465
enp130s0f1_tx_bytes_phy: 2217827
enp4s0f0_tx_bytes_phy: 2466962636
enp4s0f1_tx_bytes_phy: 2734206803
Total_tx_bytes_phy: 5205602731
enp130s0f0_rx_bytes: 2179150970
enp130s0f1_rx_bytes: 2180699241
enp4s0f0_rx_bytes: 2217346
enp4s0f1_rx_bytes: 3315914
Total_rx_bytes: 4365383471
enp130s0f0_tx_packets_phy: 33216
enp130s0f1_tx_packets_phy: 33280
enp4s0f0_tx_packets_phy: 274113
enp4s0f1_tx_packets_phy: 303347
Total_tx_packets_phy: 643956
enp130s0f0_rx_packets: 246686
enp130s0f1_rx_packets: 246839
enp4s0f0_rx_packets: 33596
enp4s0f1_rx_packets: 50241
Total_rx_packets: 577362
enp130s0f0_rx_packets_phy: 246684
enp130s0f1_rx_packets_phy: 246850
enp4s0f0_rx_packets_phy: 33596
enp4s0f1_rx_packets_phy: 50239
Total_rx_packets_phy: 577369
enp130s0f0_tx_packets: 14882
enp130s0f1_tx_packets: 14646
enp4s0f0_tx_packets: 274113
enp4s0f1_tx_packets: 303353
Total_tx_packets: 606994


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.92        Core1: 196.05        
Core2: 14.36        Core3: 131.18        
Core4: 19.76        Core5: 192.57        
Core6: 23.93        Core7: 87.41        
Core8: 22.26        Core9: 67.83        
Core10: 14.96        Core11: 99.18        
Core12: 20.15        Core13: 190.74        
Core14: 19.86        Core15: 93.36        
Core16: 20.00        Core17: 194.01        
Core18: 18.26        Core19: 190.00        
Core20: 26.56        Core21: 126.10        
Core22: 23.89        Core23: 188.40        
Core24: 20.92        Core25: 119.56        
Core26: 21.90        Core27: 72.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.00
Socket1: 142.20
DDR read Latency(ns)
Socket0: 26344.12
Socket1: 254.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.43        Core1: 194.93        
Core2: 21.67        Core3: 132.36        
Core4: 10.67        Core5: 192.03        
Core6: 20.01        Core7: 89.22        
Core8: 21.91        Core9: 68.19        
Core10: 21.55        Core11: 92.77        
Core12: 19.38        Core13: 188.80        
Core14: 23.39        Core15: 85.59        
Core16: 22.67        Core17: 192.69        
Core18: 21.77        Core19: 188.74        
Core20: 24.78        Core21: 123.67        
Core22: 22.44        Core23: 186.79        
Core24: 20.70        Core25: 121.72        
Core26: 20.96        Core27: 72.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.10
Socket1: 140.71
DDR read Latency(ns)
Socket0: 26657.23
Socket1: 254.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.78        Core1: 195.41        
Core2: 10.53        Core3: 133.10        
Core4: 12.72        Core5: 194.65        
Core6: 19.13        Core7: 86.55        
Core8: 17.61        Core9: 65.98        
Core10: 21.86        Core11: 94.95        
Core12: 22.40        Core13: 189.69        
Core14: 19.82        Core15: 87.53        
Core16: 20.35        Core17: 193.20        
Core18: 19.80        Core19: 189.44        
Core20: 24.61        Core21: 122.47        
Core22: 23.38        Core23: 185.82        
Core24: 20.33        Core25: 125.86        
Core26: 19.36        Core27: 74.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.14
Socket1: 141.53
DDR read Latency(ns)
Socket0: 26995.42
Socket1: 253.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.18        Core1: 194.59        
Core2: 15.07        Core3: 132.56        
Core4: 17.79        Core5: 192.12        
Core6: 18.37        Core7: 92.57        
Core8: 16.59        Core9: 73.22        
Core10: 21.89        Core11: 95.12        
Core12: 22.35        Core13: 189.33        
Core14: 21.06        Core15: 86.36        
Core16: 22.54        Core17: 192.63        
Core18: 23.54        Core19: 188.87        
Core20: 25.45        Core21: 124.42        
Core22: 24.67        Core23: 186.99        
Core24: 20.81        Core25: 125.02        
Core26: 20.29        Core27: 70.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.84
Socket1: 141.48
DDR read Latency(ns)
Socket0: 27361.27
Socket1: 254.13
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12644
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14459881718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14459901758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7229958178; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7229958178; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7230057926; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7230057926; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025068883; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4084355; Consumed Joules: 249.29; Watts: 41.49; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 699792; Consumed DRAM Joules: 10.71; DRAM Watts: 1.78
S1P0; QPIClocks: 14460029362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14460038210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7230115827; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7230115827; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230029484; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230029484; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015497677; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7555779; Consumed Joules: 461.17; Watts: 76.75; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1736102; Consumed DRAM Joules: 26.56; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 329b
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     136 K    800 K    0.83    0.09    0.00    0.02     6328        6        4     70
   1    1     0.03   0.02   1.20    1.20      39 M     45 M    0.13    0.19    0.13    0.15     2016     4455        0     56
   2    0     0.02   1.17   0.02    0.94      46 K    475 K    0.90    0.48    0.00    0.00     5152        6        0     69
   3    1     0.08   0.06   1.20    1.20      29 M     39 M    0.24    0.35    0.04    0.05     2576     4342       97     56
   4    0     0.07   1.80   0.04    0.99      51 K    754 K    0.93    0.57    0.00    0.00     8008       10        2     70
   5    1     0.04   0.03   1.20    1.20      38 M     45 M    0.14    0.20    0.10    0.12     1512     3274       56     56
   6    0     0.00   0.79   0.01    0.60      30 K    266 K    0.89    0.37    0.00    0.01     2016       25        0     70
   7    1     0.06   0.06   1.12    1.20      22 M     32 M    0.30    0.37    0.04    0.05     2856     3540      158     55
   8    0     0.00   0.59   0.00    0.60      22 K    226 K    0.90    0.29    0.00    0.01      168        0        1     69
   9    1     0.08   0.41   0.19    0.63    2126 K   3528 K    0.40    0.37    0.00    0.00       56      111       26     57
  10    0     0.00   0.63   0.01    0.60      66 K    641 K    0.90    0.18    0.00    0.01      448        5        1     68
  11    1     0.06   0.06   1.14    1.20      23 M     33 M    0.30    0.36    0.04    0.05     3472     3744        4     55
  12    0     0.00   0.63   0.00    0.60      23 K    233 K    0.90    0.30    0.00    0.01        0        0        0     70
  13    1     0.04   0.03   1.20    1.20      38 M     45 M    0.15    0.22    0.10    0.12     1792     4765       66     54
  14    0     0.00   0.70   0.00    0.60      19 K    188 K    0.90    0.32    0.00    0.01      336        0        1     70
  15    1     0.09   0.08   1.19    1.20      21 M     33 M    0.35    0.40    0.02    0.04     4032     3157       53     55
  16    0     0.00   0.52   0.01    0.60      62 K    612 K    0.90    0.15    0.00    0.02      168        2        0     70
  17    1     0.03   0.03   1.20    1.20      39 M     45 M    0.14    0.21    0.12    0.13     2744     4861       27     55
  18    0     0.00   0.56   0.01    0.60      98 K    948 K    0.90    0.08    0.00    0.02      840        3        1     71
  19    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.23    0.11    0.13     2128     4998       11     56
  20    0     0.00   0.47   0.01    0.60      72 K    727 K    0.90    0.09    0.00    0.02      280        1        1     70
  21    1     0.10   0.09   1.20    1.20      26 M     36 M    0.27    0.36    0.03    0.03     2856     3981        6     56
  22    0     0.00   0.43   0.01    0.60      54 K    548 K    0.90    0.09    0.00    0.02      560        2        0     71
  23    1     0.04   0.04   1.20    1.20      37 M     43 M    0.14    0.24    0.09    0.10     1344     3184       12     56
  24    0     0.00   0.43   0.00    0.60      22 K    261 K    0.91    0.11    0.00    0.02      504        1        0     71
  25    1     0.12   0.10   1.20    1.20      27 M     37 M    0.27    0.36    0.02    0.03     2352     3721        8     56
  26    0     0.03   1.58   0.02    0.97      34 K    419 K    0.92    0.53    0.00    0.00     5320        8        3     70
  27    1     0.07   0.06   1.10    1.20      18 M     31 M    0.39    0.41    0.03    0.05     2464     3048        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.75     740 K   7106 K    0.90    0.29    0.00    0.00    30128       69       14     61
 SKT    1     0.06   0.06   1.11    1.19     403 M    516 M    0.22    0.30    0.05    0.06    32200    51181      525     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     404 M    523 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.40 %

 C1 core residency: 6.47 %; C3 core residency: 0.17 %; C6 core residency: 45.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6310 M   6258 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.23     208.54       8.94         234.31
 SKT   1    50.74    32.09     386.47      22.15         484.78
---------------------------------------------------------------------------------------------------------------
       *    51.26    32.31     595.01      31.09         484.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 34ae
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10091.87 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6396.08 --|
|-- Mem Ch  2: Reads (MB/s):   103.64 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    47.01 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   103.64 --||-- NODE 1 Mem Read (MB/s) : 10091.87 --|
|-- NODE 0 Mem Write(MB/s) :    47.01 --||-- NODE 1 Mem Write(MB/s) :  6396.08 --|
|-- NODE 0 P. Write (T/s):      31204 --||-- NODE 1 P. Write (T/s):     179915 --|
|-- NODE 0 Memory (MB/s):      150.64 --||-- NODE 1 Memory (MB/s):    16487.95 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10195.51                --|
            |--                System Write Throughput(MB/s):       6443.08                --|
            |--               System Memory Throughput(MB/s):      16638.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35e3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      80 M        48    4668 K  2718 K    393 K     0     732  
 1     165 K        26 K    22 M   179 M     68 M    36     896 K
-----------------------------------------------------------------------
 *      81 M        26 K    26 M   181 M     68 M    36     897 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 196.44        
Core2: 25.71        Core3: 139.38        
Core4: 24.77        Core5: 193.24        
Core6: 22.82        Core7: 94.21        
Core8: 22.31        Core9: 96.82        
Core10: 23.79        Core11: 100.07        
Core12: 22.06        Core13: 180.15        
Core14: 19.99        Core15: 104.32        
Core16: 21.38        Core17: 197.67        
Core18: 10.27        Core19: 188.13        
Core20: 22.58        Core21: 118.10        
Core22: 22.09        Core23: 191.23        
Core24: 21.04        Core25: 92.67        
Core26: 23.13        Core27: 78.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.81
Socket1: 141.82
DDR read Latency(ns)
Socket0: 26833.38
Socket1: 249.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.92        Core1: 196.93        
Core2: 24.30        Core3: 138.11        
Core4: 10.38        Core5: 191.33        
Core6: 22.59        Core7: 101.83        
Core8: 22.94        Core9: 97.85        
Core10: 21.33        Core11: 90.99        
Core12: 22.76        Core13: 182.48        
Core14: 20.87        Core15: 97.35        
Core16: 22.62        Core17: 197.23        
Core18: 14.33        Core19: 186.84        
Core20: 20.88        Core21: 120.81        
Core22: 19.38        Core23: 189.83        
Core24: 22.82        Core25: 92.89        
Core26: 23.67        Core27: 85.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.18
Socket1: 141.69
DDR read Latency(ns)
Socket0: 26874.53
Socket1: 250.76
irq_total: 191599.590646427
cpu_total: 46.99
cpu_0: 1.53
cpu_1: 100.00
cpu_2: 1.33
cpu_3: 100.00
cpu_4: 1.20
cpu_5: 100.00
cpu_6: 0.93
cpu_7: 99.73
cpu_8: 0.80
cpu_9: 13.04
cpu_10: 0.53
cpu_11: 93.81
cpu_12: 0.73
cpu_13: 100.00
cpu_14: 0.40
cpu_15: 96.87
cpu_16: 0.40
cpu_17: 100.00
cpu_18: 0.80
cpu_19: 100.00
cpu_20: 0.47
cpu_21: 100.00
cpu_22: 0.40
cpu_23: 100.00
cpu_24: 2.79
cpu_25: 98.40
cpu_26: 1.80
cpu_27: 99.53
enp130s0f0_rx_bytes_phy: 2180830390
enp130s0f1_rx_bytes_phy: 2162127445
enp4s0f0_rx_bytes_phy: 2309002
enp4s0f1_rx_bytes_phy: 2217550
Total_rx_bytes_phy: 4347484387
enp130s0f0_tx_bytes: 960651
enp130s0f1_tx_bytes: 973487
enp4s0f0_tx_bytes: 2552478390
enp4s0f1_tx_bytes: 2651388842
Total_tx_bytes: 5205801370
enp130s0f0_rx_packets_phy: 245190
enp130s0f1_rx_packets_phy: 243087
enp4s0f0_rx_packets_phy: 32985
enp4s0f1_rx_packets_phy: 31679
Total_rx_packets_phy: 552941
enp130s0f0_tx_packets: 14552
enp130s0f1_tx_packets: 14749
enp4s0f0_tx_packets: 283536
enp4s0f1_tx_packets: 294340
Total_tx_packets: 607177
enp130s0f0_tx_packets_phy: 32769
enp130s0f1_tx_packets_phy: 32294
enp4s0f0_tx_packets_phy: 283534
enp4s0f1_tx_packets_phy: 294339
Total_tx_packets_phy: 642936
enp130s0f0_rx_bytes: 2166597063
enp130s0f1_rx_bytes: 2148538781
enp4s0f0_rx_bytes: 2177147
enp4s0f1_rx_bytes: 2090855
Total_rx_bytes: 4319403846
enp130s0f0_tx_bytes_phy: 2184748
enp130s0f1_tx_bytes_phy: 2155374
enp4s0f0_tx_bytes_phy: 2553597162
enp4s0f1_tx_bytes_phy: 2652552408
Total_tx_bytes_phy: 5210489692
enp130s0f0_rx_packets: 245207
enp130s0f1_rx_packets: 243104
enp4s0f0_rx_packets: 32987
enp4s0f1_rx_packets: 31679
Total_rx_packets: 552977


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.26        Core1: 197.06        
Core2: 26.95        Core3: 138.75        
Core4: 10.55        Core5: 192.58        
Core6: 22.84        Core7: 101.93        
Core8: 22.29        Core9: 97.76        
Core10: 20.56        Core11: 93.57        
Core12: 20.92        Core13: 183.86        
Core14: 20.48        Core15: 101.66        
Core16: 16.61        Core17: 197.73        
Core18: 22.15        Core19: 187.36        
Core20: 18.66        Core21: 121.89        
Core22: 22.70        Core23: 190.38        
Core24: 21.46        Core25: 91.88        
Core26: 21.33        Core27: 81.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 142.28
DDR read Latency(ns)
Socket0: 26474.52
Socket1: 250.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.33        Core1: 197.75        
Core2: 22.83        Core3: 138.20        
Core4: 10.68        Core5: 193.22        
Core6: 23.07        Core7: 103.23        
Core8: 22.37        Core9: 96.84        
Core10: 20.17        Core11: 93.25        
Core12: 19.28        Core13: 181.21        
Core14: 19.36        Core15: 99.11        
Core16: 22.67        Core17: 198.27        
Core18: 22.81        Core19: 187.96        
Core20: 20.26        Core21: 120.76        
Core22: 24.92        Core23: 190.88        
Core24: 23.04        Core25: 96.56        
Core26: 20.90        Core27: 78.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 142.29
DDR read Latency(ns)
Socket0: 27249.11
Socket1: 250.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.53        Core1: 197.69        
Core2: 23.65        Core3: 138.28        
Core4: 10.38        Core5: 193.89        
Core6: 21.59        Core7: 97.53        
Core8: 22.88        Core9: 97.35        
Core10: 22.32        Core11: 96.56        
Core12: 20.22        Core13: 181.54        
Core14: 19.74        Core15: 100.01        
Core16: 18.79        Core17: 197.95        
Core18: 22.30        Core19: 187.95        
Core20: 21.93        Core21: 121.08        
Core22: 24.54        Core23: 190.74        
Core24: 22.50        Core25: 94.38        
Core26: 19.98        Core27: 85.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 142.64
DDR read Latency(ns)
Socket0: 27765.97
Socket1: 252.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.60        Core1: 196.21        
Core2: 25.54        Core3: 138.07        
Core4: 14.26        Core5: 191.34        
Core6: 24.34        Core7: 101.50        
Core8: 21.97        Core9: 97.30        
Core10: 21.63        Core11: 94.94        
Core12: 23.30        Core13: 180.97        
Core14: 21.91        Core15: 95.91        
Core16: 21.88        Core17: 197.10        
Core18: 27.57        Core19: 186.93        
Core20: 22.18        Core21: 122.02        
Core22: 26.96        Core23: 189.59        
Core24: 23.66        Core25: 96.33        
Core26: 10.17        Core27: 80.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.76
Socket1: 141.55
DDR read Latency(ns)
Socket0: 26923.99
Socket1: 250.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14430
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417192202; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417208338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208608764; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208608764; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208700712; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208700712; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007239417; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4069355; Consumed Joules: 248.37; Watts: 41.36; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 698905; Consumed DRAM Joules: 10.69; DRAM Watts: 1.78
S1P0; QPIClocks: 14417218618; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417225366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208715533; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208715533; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208630182; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208630182; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008314559; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7534658; Consumed Joules: 459.88; Watts: 76.58; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1737013; Consumed DRAM Joules: 26.58; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3998
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60      92 K    716 K    0.87    0.09    0.00    0.02     2688        2        1     70
   1    1     0.04   0.03   1.20    1.20      38 M     44 M    0.14    0.19    0.09    0.11     1680     3139        1     55
   2    0     0.03   1.44   0.02    0.86      69 K    690 K    0.90    0.41    0.00    0.00     5936        9        1     69
   3    1     0.08   0.07   1.20    1.20      29 M     39 M    0.25    0.32    0.04    0.05     2744     2958       83     55
   4    0     0.06   1.67   0.03    1.01      48 K    669 K    0.93    0.58    0.00    0.00     5824       11        2     70
   5    1     0.03   0.03   1.20    1.20      38 M     45 M    0.14    0.20    0.12    0.13     1736     2088        8     56
   6    0     0.02   1.25   0.02    0.90      39 K    446 K    0.91    0.52    0.00    0.00     4816       24        0     69
   7    1     0.08   0.07   1.20    1.20      24 M     36 M    0.31    0.38    0.03    0.04     2688     1887      160     55
   8    0     0.00   0.69   0.01    0.60      30 K    254 K    0.88    0.31    0.00    0.01     1680        3        0     69
   9    1     0.05   0.36   0.15    0.60    1503 K   2503 K    0.40    0.25    0.00    0.00      112      135       13     56
  10    0     0.01   0.50   0.01    0.60     137 K   1427 K    0.90    0.09    0.00    0.03       56        2        2     68
  11    1     0.06   0.05   1.13    1.20      22 M     32 M    0.30    0.35    0.04    0.06     3472     2064       52     54
  12    0     0.00   0.55   0.01    0.60      75 K    778 K    0.90    0.15    0.00    0.02      616        1        1     70
  13    1     0.06   0.05   1.20    1.20      36 M     43 M    0.16    0.25    0.06    0.07     1568     2991       18     54
  14    0     0.00   0.54   0.01    0.60      53 K    572 K    0.91    0.16    0.00    0.02      616        1        0     69
  15    1     0.07   0.06   1.17    1.20      23 M     33 M    0.30    0.38    0.03    0.05     2688     1725       11     54
  16    0     0.00   0.51   0.01    0.60      71 K    761 K    0.91    0.14    0.00    0.02      392        1        0     70
  17    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.23     1568     3170        0     55
  18    0     0.01   1.45   0.01    0.69      77 K    395 K    0.80    0.28    0.00    0.00     3416        4        4     70
  19    1     0.04   0.03   1.20    1.20      38 M     44 M    0.14    0.22    0.10    0.12     1848     2951       12     56
  20    0     0.00   0.65   0.00    0.60      21 K    186 K    0.88    0.28    0.00    0.01     1232        1        1     71
  21    1     0.10   0.08   1.20    1.20      27 M     37 M    0.27    0.36    0.03    0.04     2576     2412       16     55
  22    0     0.00   0.45   0.00    0.60      13 K    142 K    0.91    0.21    0.00    0.01      224        0        1     70
  23    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.22    0.12    0.14     3416     4975       10     55
  24    0     0.00   0.33   0.01    0.60      14 K    176 K    0.92    0.21    0.00    0.01      560        1        0     71
  25    1     0.07   0.06   1.18    1.20      24 M     34 M    0.30    0.36    0.03    0.05     2520     1830        7     55
  26    0     0.00   0.38   0.00    0.60    9338      147 K    0.94    0.22    0.00    0.01      616        1        0     70
  27    1     0.10   0.08   1.20    1.20      21 M     33 M    0.35    0.42    0.02    0.03     3248     1781        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.04   0.01    0.73     755 K   7366 K    0.90    0.29    0.00    0.00    28672       61       13     61
 SKT    1     0.06   0.05   1.12    1.19     407 M    518 M    0.22    0.29    0.05    0.06    31864    34106      392     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.06   0.56    1.18     407 M    526 M    0.22    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.63 %

 C1 core residency: 5.87 %; C3 core residency: 0.24 %; C6 core residency: 46.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.89 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6256 M   6199 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.23     207.81       8.98         249.11
 SKT   1    50.76    32.11     386.73      22.18         483.86
---------------------------------------------------------------------------------------------------------------
       *    51.28    32.34     594.55      31.16         483.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b7a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10045.42 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6436.48 --|
|-- Mem Ch  2: Reads (MB/s):   112.38 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.77 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   112.38 --||-- NODE 1 Mem Read (MB/s) : 10045.42 --|
|-- NODE 0 Mem Write(MB/s) :    50.77 --||-- NODE 1 Mem Write(MB/s) :  6436.48 --|
|-- NODE 0 P. Write (T/s):      31176 --||-- NODE 1 P. Write (T/s):     177662 --|
|-- NODE 0 Memory (MB/s):      163.15 --||-- NODE 1 Memory (MB/s):    16481.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10157.79                --|
            |--                System Write Throughput(MB/s):       6487.25                --|
            |--               System Memory Throughput(MB/s):      16645.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3caf
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      82 M        24      11 M  3465 K    490 K    12    1032  
 1     174 K        16 K    21 M   178 M     67 M     0     977 K
-----------------------------------------------------------------------
 *      82 M        16 K    33 M   181 M     68 M    12     978 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.02        Core1: 195.32        
Core2: 21.89        Core3: 138.08        
Core4: 22.68        Core5: 196.26        
Core6: 23.09        Core7: 124.44        
Core8: 22.92        Core9: 74.88        
Core10: 10.73        Core11: 66.68        
Core12: 15.01        Core13: 197.09        
Core14: 20.19        Core15: 62.95        
Core16: 19.85        Core17: 198.03        
Core18: 22.31        Core19: 186.54        
Core20: 20.71        Core21: 103.84        
Core22: 24.32        Core23: 179.28        
Core24: 26.16        Core25: 111.91        
Core26: 23.68        Core27: 97.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 139.08
DDR read Latency(ns)
Socket0: 24455.00
Socket1: 250.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.30        Core1: 194.37        
Core2: 10.03        Core3: 140.41        
Core4: 22.08        Core5: 197.76        
Core6: 22.81        Core7: 124.86        
Core8: 22.74        Core9: 75.34        
Core10: 14.73        Core11: 59.60        
Core12: 21.83        Core13: 197.24        
Core14: 19.90        Core15: 57.91        
Core16: 19.25        Core17: 198.81        
Core18: 21.27        Core19: 186.30        
Core20: 20.60        Core21: 114.91        
Core22: 28.25        Core23: 178.69        
Core24: 24.49        Core25: 110.48        
Core26: 22.29        Core27: 96.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.06
Socket1: 137.86
DDR read Latency(ns)
Socket0: 24804.78
Socket1: 254.67
irq_total: 207962.960960062
cpu_total: 47.11
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 1.13
cpu_3: 100.00
cpu_4: 1.46
cpu_5: 100.00
cpu_6: 2.53
cpu_7: 100.00
cpu_8: 2.13
cpu_9: 19.96
cpu_10: 1.46
cpu_11: 98.54
cpu_12: 1.06
cpu_13: 100.00
cpu_14: 0.53
cpu_15: 99.00
cpu_16: 0.47
cpu_17: 100.00
cpu_18: 0.33
cpu_19: 100.00
cpu_20: 0.93
cpu_21: 95.87
cpu_22: 0.53
cpu_23: 100.00
cpu_24: 0.86
cpu_25: 96.87
cpu_26: 0.53
cpu_27: 94.21
enp130s0f0_tx_packets: 15138
enp130s0f1_tx_packets: 13766
enp4s0f0_tx_packets: 278646
enp4s0f1_tx_packets: 296133
Total_tx_packets: 603683
enp130s0f0_tx_bytes: 999376
enp130s0f1_tx_bytes: 908603
enp4s0f0_tx_bytes: 2510697293
enp4s0f1_tx_bytes: 2665031161
Total_tx_bytes: 5177636433
enp130s0f0_rx_bytes: 2258364534
enp130s0f1_rx_bytes: 2060601489
enp4s0f0_rx_bytes: 2030131
enp4s0f1_rx_bytes: 4041065
Total_rx_bytes: 4325037219
enp130s0f0_rx_bytes_phy: 2273501071
enp130s0f1_rx_bytes_phy: 2073782725
enp4s0f0_rx_bytes_phy: 2153169
enp4s0f1_rx_bytes_phy: 4285783
Total_rx_bytes_phy: 4353722748
enp130s0f0_tx_packets_phy: 34417
enp130s0f1_tx_packets_phy: 31471
enp4s0f0_tx_packets_phy: 278642
enp4s0f1_tx_packets_phy: 296127
Total_tx_packets_phy: 640657
enp130s0f0_rx_packets_phy: 255591
enp130s0f1_rx_packets_phy: 233060
enp4s0f0_rx_packets_phy: 30759
enp4s0f1_rx_packets_phy: 61225
Total_rx_packets_phy: 580635
enp130s0f0_tx_bytes_phy: 2293786
enp130s0f1_tx_bytes_phy: 2096768
enp4s0f0_tx_bytes_phy: 2511769903
enp4s0f1_tx_bytes_phy: 2666164274
Total_tx_bytes_phy: 5182324731
enp130s0f0_rx_packets: 255579
enp130s0f1_rx_packets: 233063
enp4s0f0_rx_packets: 30759
enp4s0f1_rx_packets: 61228
Total_rx_packets: 580629


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.96        Core1: 196.61        
Core2: 14.92        Core3: 139.48        
Core4: 18.43        Core5: 197.93        
Core6: 22.61        Core7: 124.99        
Core8: 21.54        Core9: 74.49        
Core10: 11.08        Core11: 57.47        
Core12: 19.14        Core13: 197.62        
Core14: 20.42        Core15: 57.50        
Core16: 19.16        Core17: 198.75        
Core18: 23.85        Core19: 186.12        
Core20: 21.82        Core21: 109.22        
Core22: 28.73        Core23: 178.56        
Core24: 25.32        Core25: 108.96        
Core26: 21.79        Core27: 106.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.48
Socket1: 137.86
DDR read Latency(ns)
Socket0: 24214.88
Socket1: 253.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.96        Core1: 198.84        
Core2: 25.82        Core3: 140.60        
Core4: 22.76        Core5: 197.10        
Core6: 24.26        Core7: 125.19        
Core8: 12.18        Core9: 75.27        
Core10: 15.53        Core11: 60.87        
Core12: 22.49        Core13: 198.24        
Core14: 18.02        Core15: 54.09        
Core16: 19.15        Core17: 199.14        
Core18: 19.45        Core19: 187.20        
Core20: 20.47        Core21: 117.95        
Core22: 25.73        Core23: 179.31        
Core24: 23.88        Core25: 109.29        
Core26: 18.90        Core27: 104.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.91
Socket1: 139.00
DDR read Latency(ns)
Socket0: 25213.35
Socket1: 255.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.79        Core1: 196.51        
Core2: 28.91        Core3: 138.35        
Core4: 24.42        Core5: 195.21        
Core6: 24.57        Core7: 124.50        
Core8: 16.70        Core9: 72.91        
Core10: 22.37        Core11: 68.28        
Core12: 24.19        Core13: 196.77        
Core14: 21.82        Core15: 58.41        
Core16: 19.07        Core17: 198.11        
Core18: 22.34        Core19: 186.24        
Core20: 23.27        Core21: 108.31        
Core22: 24.81        Core23: 178.14        
Core24: 28.62        Core25: 107.24        
Core26: 27.81        Core27: 101.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.06
Socket1: 138.84
DDR read Latency(ns)
Socket0: 25119.67
Socket1: 254.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.49        Core1: 195.84        
Core2: 26.32        Core3: 139.81        
Core4: 27.24        Core5: 198.32        
Core6: 11.28        Core7: 124.82        
Core8: 24.76        Core9: 73.52        
Core10: 21.73        Core11: 60.26        
Core12: 22.02        Core13: 197.07        
Core14: 22.64        Core15: 59.33        
Core16: 21.37        Core17: 198.44        
Core18: 21.97        Core19: 186.53        
Core20: 21.21        Core21: 111.88        
Core22: 27.40        Core23: 178.80        
Core24: 25.58        Core25: 111.74        
Core26: 28.09        Core27: 99.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.35
Socket1: 138.84
DDR read Latency(ns)
Socket0: 24976.39
Socket1: 255.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16164
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14447174626; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14447185830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7223601151; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7223601151; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7223693473; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7223693473; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6019734825; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4069920; Consumed Joules: 248.41; Watts: 41.37; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 706225; Consumed DRAM Joules: 10.81; DRAM Watts: 1.80
S1P0; QPIClocks: 14447201486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14447212250; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7223705517; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7223705517; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7223617372; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7223617372; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008190947; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7556875; Consumed Joules: 461.24; Watts: 76.81; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1731927; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4079
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.34   0.01    0.60      92 K    747 K    0.88    0.08    0.00    0.02     3080        1        1     70
   1    1     0.03   0.03   1.20    1.20      38 M     45 M    0.14    0.20    0.11    0.13     2408     4272        8     55
   2    0     0.00   0.39   0.01    0.60      53 K    408 K    0.87    0.11    0.00    0.02      616        0        1     69
   3    1     0.08   0.07   1.20    1.20      30 M     40 M    0.24    0.33    0.04    0.05     2856     3441       86     55
   4    0     0.00   0.34   0.00    0.60      18 K    184 K    0.90    0.20    0.00    0.01      392        1        0     70
   5    1     0.03   0.03   1.20    1.20      39 M     45 M    0.13    0.19    0.12    0.14     1960     3355        1     55
   6    0     0.00   0.38   0.00    0.60      56 K    244 K    0.77    0.28    0.00    0.01     4872        8        1     70
   7    1     0.15   0.12   1.20    1.20      26 M     37 M    0.29    0.36    0.02    0.03     2856     2934      152     54
   8    0     0.06   1.67   0.03    1.04      49 K    684 K    0.93    0.57    0.00    0.00     4536        8        3     69
   9    1     0.08   0.41   0.20    0.63    2270 K   3779 K    0.40    0.37    0.00    0.00      168       92       39     56
  10    0     0.05   1.55   0.03    1.00      50 K    665 K    0.92    0.57    0.00    0.00     5208       14        1     68
  11    1     0.10   0.08   1.18    1.20      19 M     32 M    0.41    0.43    0.02    0.03     3416     2483       24     54
  12    0     0.03   1.42   0.02    0.88      82 K    829 K    0.90    0.43    0.00    0.00     4368        9        1     70
  13    1     0.02   0.02   1.20    1.20      39 M     46 M    0.14    0.18    0.16    0.19      224     1654        3     54
  14    0     0.01   0.68   0.01    0.60      59 K    592 K    0.90    0.23    0.00    0.01      728        1        1     70
  15    1     0.10   0.08   1.19    1.20      19 M     34 M    0.44    0.48    0.02    0.03     3024     2273       14     54
  16    0     0.00   0.58   0.01    0.60      74 K    745 K    0.90    0.17    0.00    0.02      224        1        0     70
  17    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.23     2688     3617        0     54
  18    0     0.01   0.48   0.01    0.60     136 K   1465 K    0.91    0.06    0.00    0.03      504        3        2     71
  19    1     0.04   0.03   1.20    1.20      37 M     43 M    0.14    0.23    0.10    0.12     2296     3278       13     56
  20    0     0.00   0.52   0.01    0.60      77 K    803 K    0.90    0.12    0.00    0.02      616        2        0     70
  21    1     0.06   0.05   1.15    1.20      24 M     34 M    0.29    0.34    0.04    0.06     1904     2384        6     55
  22    0     0.00   0.55   0.01    0.60      69 K    733 K    0.90    0.15    0.00    0.02      448        3        0     71
  23    1     0.06   0.05   1.20    1.20      36 M     42 M    0.16    0.28    0.06    0.07     1624     3167      155     55
  24    0     0.00   0.54   0.00    0.60      21 K    259 K    0.92    0.22    0.00    0.01      784        0        1     71
  25    1     0.07   0.06   1.16    1.20      24 M     34 M    0.29    0.33    0.03    0.05     3696     2456        0     55
  26    0     0.00   0.71   0.00    0.60      19 K    180 K    0.89    0.30    0.00    0.01     1456        2        0     70
  27    1     0.07   0.06   1.13    1.20      22 M     32 M    0.30    0.35    0.03    0.05     3416     2125        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.07   0.01    0.76     862 K   8545 K    0.90    0.29    0.00    0.00    27832       53       12     62
 SKT    1     0.07   0.06   1.12    1.19     401 M    519 M    0.23    0.30    0.04    0.06    32536    37531      503     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     402 M    528 M    0.24    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:  160 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.70 %

 C1 core residency: 6.82 %; C3 core residency: 0.28 %; C6 core residency: 45.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6347 M   6284 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.26     211.35       9.13         239.97
 SKT   1    51.10    32.74     392.04      22.42         484.15
---------------------------------------------------------------------------------------------------------------
       *    51.67    33.00     603.39      31.55         484.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4251
Program exited with status 0
|---------------------------------------||---------------------------------------|
Cleaning up
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10165.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6405.52 --|
|-- Mem Ch  2: Reads (MB/s):   113.99 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    55.71 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   113.99 --||-- NODE 1 Mem Read (MB/s) : 10165.48 --|
|-- NODE 0 Mem Write(MB/s) :    55.71 --||-- NODE 1 Mem Write(MB/s) :  6405.52 --|
|-- NODE 0 P. Write (T/s):      31242 --||-- NODE 1 P. Write (T/s):     185189 --|
|-- NODE 0 Memory (MB/s):      169.70 --||-- NODE 1 Memory (MB/s):    16571.00 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10279.47                --|
            |--                System Write Throughput(MB/s):       6461.23                --|
            |--               System Memory Throughput(MB/s):      16740.70                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4386
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      84 M        60    2804 K  5676 K    537 K     0     924  
 1     173 K        28 K    22 M   187 M     72 M     0     935 K
-----------------------------------------------------------------------
 *      85 M        28 K    25 M   192 M     73 M     0     936 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.20        Core1: 188.95        
Core2: 22.72        Core3: 129.73        
Core4: 22.30        Core5: 191.86        
Core6: 21.37        Core7: 94.43        
Core8: 19.65        Core9: 103.02        
Core10: 22.00        Core11: 96.77        
Core12: 23.61        Core13: 189.15        
Core14: 24.10        Core15: 78.14        
Core16: 23.37        Core17: 190.27        
Core18: 21.10        Core19: 184.73        
Core20: 22.00        Core21: 107.44        
Core22: 11.61        Core23: 181.04        
Core24: 19.97        Core25: 94.57        
Core26: 21.94        Core27: 73.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.55
Socket1: 135.92
DDR read Latency(ns)
Socket0: 23708.68
Socket1: 246.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.72        Core1: 191.14        
Core2: 22.63        Core3: 128.15        
Core4: 20.63        Core5: 192.41        
Core6: 22.13        Core7: 93.96        
Core8: 22.41        Core9: 95.17        
Core10: 18.97        Core11: 99.19        
Core12: 24.96        Core13: 189.90        
Core14: 22.84        Core15: 73.03        
Core16: 23.57        Core17: 191.09        
Core18: 23.49        Core19: 185.10        
Core20: 10.17        Core21: 108.33        
Core22: 12.93        Core23: 181.34        
Core24: 18.55        Core25: 111.61        
Core26: 21.87        Core27: 63.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.76
Socket1: 135.89
DDR read Latency(ns)
Socket0: 24772.23
Socket1: 251.13
irq_total: 215371.864099831
cpu_total: 46.75
cpu_0: 1.13
cpu_1: 100.00
cpu_2: 1.13
cpu_3: 100.00
cpu_4: 0.86
cpu_5: 100.00
cpu_6: 0.53
cpu_7: 99.60
cpu_8: 1.00
cpu_9: 10.58
cpu_10: 1.53
cpu_11: 99.20
cpu_12: 1.46
cpu_13: 100.00
cpu_14: 1.00
cpu_15: 95.81
cpu_16: 0.47
cpu_17: 100.00
cpu_18: 0.47
cpu_19: 100.00
cpu_20: 2.06
cpu_21: 100.00
cpu_22: 1.40
cpu_23: 100.00
cpu_24: 0.47
cpu_25: 95.87
cpu_26: 1.40
cpu_27: 93.01
enp130s0f0_rx_packets: 263385
enp130s0f1_rx_packets: 255613
enp4s0f0_rx_packets: 42387
enp4s0f1_rx_packets: 45327
Total_rx_packets: 606712
enp130s0f0_tx_packets: 15485
enp130s0f1_tx_packets: 15257
enp4s0f0_tx_packets: 297359
enp4s0f1_tx_packets: 295215
Total_tx_packets: 623316
enp130s0f0_rx_bytes_phy: 2342425232
enp130s0f1_rx_bytes_phy: 2272870814
enp4s0f0_rx_bytes_phy: 2967031
enp4s0f1_rx_bytes_phy: 3172508
Total_rx_bytes_phy: 4621435585
enp130s0f0_tx_bytes: 1022291
enp130s0f1_tx_bytes: 1006969
enp4s0f0_tx_bytes: 2677807051
enp4s0f1_tx_bytes: 2657095209
Total_tx_bytes: 5336931520
enp130s0f0_tx_packets_phy: 35421
enp130s0f1_tx_packets_phy: 34617
enp4s0f0_tx_packets_phy: 297351
enp4s0f1_tx_packets_phy: 295210
Total_tx_packets_phy: 662599
enp130s0f0_rx_packets_phy: 263393
enp130s0f1_rx_packets_phy: 255606
enp4s0f0_rx_packets_phy: 42386
enp4s0f1_rx_packets_phy: 45321
Total_rx_packets_phy: 606706
enp130s0f0_tx_bytes_phy: 2360148
enp130s0f1_tx_bytes_phy: 2307060
enp4s0f0_tx_bytes_phy: 2678922597
enp4s0f1_tx_bytes_phy: 2658231046
Total_tx_bytes_phy: 5341820851
enp130s0f0_rx_bytes: 2326907818
enp130s0f1_rx_bytes: 2258003582
enp4s0f0_rx_bytes: 2797566
enp4s0f1_rx_bytes: 2991643
Total_rx_bytes: 4590700609


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.13        Core1: 189.73        
Core2: 23.07        Core3: 132.42        
Core4: 23.08        Core5: 193.17        
Core6: 19.92        Core7: 100.78        
Core8: 22.18        Core9: 97.67        
Core10: 21.26        Core11: 94.97        
Core12: 24.07        Core13: 190.46        
Core14: 15.83        Core15: 64.43        
Core16: 18.52        Core17: 191.32        
Core18: 19.60        Core19: 185.50        
Core20: 10.98        Core21: 109.35        
Core22: 17.44        Core23: 181.34        
Core24: 18.50        Core25: 105.80        
Core26: 19.26        Core27: 67.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 135.45
DDR read Latency(ns)
Socket0: 23762.83
Socket1: 251.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.02        Core1: 189.56        
Core2: 22.80        Core3: 128.05        
Core4: 22.47        Core5: 191.33        
Core6: 23.17        Core7: 96.13        
Core8: 26.88        Core9: 96.47        
Core10: 21.45        Core11: 93.43        
Core12: 24.29        Core13: 188.90        
Core14: 25.07        Core15: 80.21        
Core16: 27.25        Core17: 190.15        
Core18: 27.21        Core19: 184.23        
Core20: 13.52        Core21: 106.26        
Core22: 18.36        Core23: 181.61        
Core24: 21.55        Core25: 103.05        
Core26: 20.56        Core27: 71.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.07
Socket1: 136.21
DDR read Latency(ns)
Socket0: 25630.70
Socket1: 253.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.81        Core1: 191.60        
Core2: 23.53        Core3: 131.59        
Core4: 21.62        Core5: 192.80        
Core6: 22.84        Core7: 102.15        
Core8: 20.66        Core9: 100.06        
Core10: 24.19        Core11: 88.14        
Core12: 25.75        Core13: 190.19        
Core14: 21.92        Core15: 75.29        
Core16: 21.28        Core17: 191.46        
Core18: 23.03        Core19: 184.76        
Core20: 25.06        Core21: 110.68        
Core22: 10.33        Core23: 180.61        
Core24: 19.52        Core25: 102.96        
Core26: 25.47        Core27: 73.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.41
Socket1: 136.79
DDR read Latency(ns)
Socket0: 26088.61
Socket1: 254.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.23        Core1: 190.10        
Core2: 21.11        Core3: 129.31        
Core4: 22.54        Core5: 192.08        
Core6: 22.65        Core7: 98.26        
Core8: 22.16        Core9: 99.26        
Core10: 21.26        Core11: 84.60        
Core12: 25.11        Core13: 189.29        
Core14: 22.37        Core15: 86.17        
Core16: 25.37        Core17: 190.26        
Core18: 24.63        Core19: 183.37        
Core20: 10.47        Core21: 113.39        
Core22: 14.27        Core23: 181.32        
Core24: 19.42        Core25: 100.03        
Core26: 19.37        Core27: 68.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.12
Socket1: 136.30
DDR read Latency(ns)
Socket0: 25244.77
Socket1: 253.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17902
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420509382; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420521990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210256568; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210256568; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210353449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210353449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008583653; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4081140; Consumed Joules: 249.09; Watts: 41.47; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 706101; Consumed DRAM Joules: 10.80; DRAM Watts: 1.80
S1P0; QPIClocks: 14420452350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420462242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210336982; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210336982; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210251865; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210251865; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008998022; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7540731; Consumed Joules: 460.25; Watts: 76.62; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1721120; Consumed DRAM Joules: 26.33; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4723
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.90   0.01    0.62     113 K    883 K    0.87    0.20    0.00    0.01     2128        2        1     71
   1    1     0.03   0.03   1.20    1.20      41 M     47 M    0.13    0.20    0.12    0.14     2632     4263        3     55
   2    0     0.00   0.64   0.01    0.60      73 K    451 K    0.84    0.23    0.00    0.01     1400        2        2     69
   3    1     0.09   0.07   1.20    1.20      30 M     40 M    0.25    0.35    0.03    0.05     2352     3530       86     55
   4    0     0.00   0.44   0.00    0.60    9653      130 K    0.93    0.26    0.00    0.01      336        0        1     70
   5    1     0.02   0.02   1.20    1.20      42 M     48 M    0.12    0.17    0.20    0.23     2016     4121        0     55
   6    0     0.01   0.51   0.01    0.60     171 K   1851 K    0.91    0.06    0.00    0.03      672        2        2     69
   7    1     0.11   0.09   1.20    1.20      26 M     36 M    0.29    0.42    0.02    0.03     3024     2747      159     54
   8    0     0.01   0.52   0.01    0.60     118 K   1328 K    0.91    0.09    0.00    0.03      336        1        1     69
   9    1     0.05   0.34   0.13    0.61    1204 K   2067 K    0.42    0.19    0.00    0.00       56      302       15     56
  10    0     0.01   0.60   0.01    0.60     100 K    997 K    0.90    0.13    0.00    0.02     1008        3        0     68
  11    1     0.10   0.09   1.19    1.20      24 M     35 M    0.31    0.39    0.02    0.03     2576     2831       11     53
  12    0     0.00   0.36   0.00    0.60      14 K    157 K    0.91    0.13    0.00    0.02      336        0        0     70
  13    1     0.03   0.02   1.20    1.20      40 M     47 M    0.14    0.19    0.16    0.18     1400     3335        2     54
  14    0     0.00   0.38   0.00    0.60      10 K    132 K    0.92    0.17    0.00    0.02      616        1        0     70
  15    1     0.10   0.09   1.17    1.20      22 M     35 M    0.36    0.44    0.02    0.03     3920     2533       20     54
  16    0     0.00   0.43   0.00    0.60      14 K    173 K    0.92    0.24    0.00    0.01      336        0        1     70
  17    1     0.04   0.03   1.20    1.20      40 M     47 M    0.15    0.19    0.10    0.12     1568     3420       57     54
  18    0     0.00   0.55   0.00    0.60      15 K    169 K    0.91    0.29    0.00    0.01     1176        4        1     71
  19    1     0.03   0.03   1.20    1.20      40 M     46 M    0.14    0.22    0.12    0.14     2296     3645       12     55
  20    0     0.05   1.62   0.03    1.01      45 K    634 K    0.93    0.58    0.00    0.00     9296       13        2     70
  21    1     0.11   0.09   1.20    1.20      27 M     38 M    0.29    0.38    0.02    0.03     3080     3047       14     55
  22    0     0.04   1.74   0.02    0.93      44 K    498 K    0.91    0.54    0.00    0.00     7728       11        3     70
  23    1     0.05   0.04   1.20    1.20      38 M     45 M    0.16    0.24    0.07    0.08     1680     3126       36     55
  24    0     0.03   1.55   0.02    0.90      40 K    472 K    0.92    0.54    0.00    0.00     4032        8        1     71
  25    1     0.07   0.06   1.15    1.20      26 M     36 M    0.28    0.34    0.03    0.05     2296     3044        8     55
  26    0     0.00   0.84   0.01    0.60      34 K    321 K    0.89    0.35    0.00    0.01     1120        2        1     70
  27    1     0.09   0.08   1.10    1.20      18 M     32 M    0.42    0.44    0.02    0.04     3472     2291       41     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.74     803 K   8204 K    0.90    0.28    0.00    0.00    30520       49       16     62
 SKT    1     0.07   0.06   1.11    1.19     421 M    540 M    0.22    0.31    0.05    0.06    32368    42235      464     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     422 M    548 M    0.23    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.30 %

 C1 core residency: 6.21 %; C3 core residency: 0.32 %; C6 core residency: 46.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.73 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6534 M   6471 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.28     210.60       9.13         230.57
 SKT   1    50.84    32.00     385.34      22.02         486.75
---------------------------------------------------------------------------------------------------------------
       *    51.42    32.29     595.94      31.15         483.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4911
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10132.02 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6391.95 --|
|-- Mem Ch  2: Reads (MB/s):   112.07 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    48.62 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   112.07 --||-- NODE 1 Mem Read (MB/s) : 10132.02 --|
|-- NODE 0 Mem Write(MB/s) :    48.62 --||-- NODE 1 Mem Write(MB/s) :  6391.95 --|
|-- NODE 0 P. Write (T/s):      31235 --||-- NODE 1 P. Write (T/s):     183165 --|
|-- NODE 0 Memory (MB/s):      160.69 --||-- NODE 1 Memory (MB/s):    16523.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10244.09                --|
            |--                System Write Throughput(MB/s):       6440.57                --|
            |--               System Memory Throughput(MB/s):      16684.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a46
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      82 M        36    2731 K  1861 K    439 K     0     768  
 1     158 K        25 K    20 M   181 M     69 M     0     854 K
-----------------------------------------------------------------------
 *      82 M        25 K    23 M   183 M     69 M     0     855 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.65        Core1: 197.55        
Core2: 22.04        Core3: 131.44        
Core4: 20.64        Core5: 192.49        
Core6: 21.38        Core7: 101.10        
Core8: 23.26        Core9: 77.03        
Core10: 20.58        Core11: 69.95        
Core12: 25.56        Core13: 185.87        
Core14: 24.20        Core15: 111.76        
Core16: 21.60        Core17: 197.46        
Core18: 25.18        Core19: 187.49        
Core20: 11.25        Core21: 108.74        
Core22: 18.26        Core23: 181.85        
Core24: 21.57        Core25: 115.04        
Core26: 23.44        Core27: 77.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.54
Socket1: 139.94
DDR read Latency(ns)
Socket0: 24211.52
Socket1: 246.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.96        Core1: 197.17        
Core2: 22.97        Core3: 130.84        
Core4: 24.63        Core5: 191.41        
Core6: 17.71        Core7: 104.45        
Core8: 17.99        Core9: 80.36        
Core10: 20.89        Core11: 72.31        
Core12: 25.85        Core13: 183.76        
Core14: 23.26        Core15: 106.06        
Core16: 19.51        Core17: 197.01        
Core18: 18.93        Core19: 186.92        
Core20: 10.48        Core21: 100.85        
Core22: 19.21        Core23: 180.78        
Core24: 20.06        Core25: 119.71        
Core26: 22.31        Core27: 85.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 140.22
DDR read Latency(ns)
Socket0: 25405.08
Socket1: 253.61
irq_total: 198308.943971264
cpu_total: 46.97
cpu_0: 1.20
cpu_1: 100.00
cpu_2: 0.86
cpu_3: 100.00
cpu_4: 0.67
cpu_5: 100.00
cpu_6: 0.47
cpu_7: 100.00
cpu_8: 0.40
cpu_9: 18.50
cpu_10: 0.47
cpu_11: 92.15
cpu_12: 0.13
cpu_13: 100.00
cpu_14: 0.80
cpu_15: 99.93
cpu_16: 0.93
cpu_17: 100.00
cpu_18: 0.80
cpu_19: 100.00
cpu_20: 2.59
cpu_21: 98.87
cpu_22: 0.67
cpu_23: 100.00
cpu_24: 1.60
cpu_25: 92.68
cpu_26: 2.73
cpu_27: 98.67
enp130s0f0_rx_bytes: 2238347130
enp130s0f1_rx_bytes: 2095568918
enp4s0f0_rx_bytes: 2087561
enp4s0f1_rx_bytes: 2848882
Total_rx_bytes: 4338852491
enp130s0f0_tx_packets_phy: 33686
enp130s0f1_tx_packets_phy: 30172
enp4s0f0_tx_packets_phy: 288498
enp4s0f1_tx_packets_phy: 293936
Total_tx_packets_phy: 646292
enp130s0f0_tx_packets: 14960
enp130s0f1_tx_packets: 13220
enp4s0f0_tx_packets: 288501
enp4s0f1_tx_packets: 293935
Total_tx_packets: 610616
enp130s0f0_tx_bytes_phy: 2245968
enp130s0f1_tx_bytes_phy: 2010375
enp4s0f0_tx_bytes_phy: 2600353742
enp4s0f1_tx_bytes_phy: 2645708190
Total_tx_bytes_phy: 5250318275
enp130s0f0_tx_bytes: 987660
enp130s0f1_tx_bytes: 872528
enp4s0f0_tx_bytes: 2599225297
enp4s0f1_tx_bytes: 2644521919
Total_tx_bytes: 5245607404
enp130s0f0_rx_bytes_phy: 2253209903
enp130s0f1_rx_bytes_phy: 2108801479
enp4s0f0_rx_bytes_phy: 2214103
enp4s0f1_rx_bytes_phy: 3021519
Total_rx_bytes_phy: 4367247004
enp130s0f0_rx_packets_phy: 253371
enp130s0f1_rx_packets_phy: 236905
enp4s0f0_rx_packets_phy: 31630
enp4s0f1_rx_packets_phy: 43164
Total_rx_packets_phy: 565070
enp130s0f0_rx_packets: 253366
enp130s0f1_rx_packets: 236881
enp4s0f0_rx_packets: 31629
enp4s0f1_rx_packets: 43164
Total_rx_packets: 565040


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.53        Core1: 199.23        
Core2: 23.64        Core3: 136.07        
Core4: 18.38        Core5: 193.89        
Core6: 21.71        Core7: 106.31        
Core8: 23.34        Core9: 74.22        
Core10: 19.71        Core11: 77.28        
Core12: 24.82        Core13: 189.06        
Core14: 25.71        Core15: 112.30        
Core16: 25.95        Core17: 199.12        
Core18: 25.37        Core19: 189.25        
Core20: 15.65        Core21: 105.07        
Core22: 18.36        Core23: 183.41        
Core24: 20.70        Core25: 113.66        
Core26: 22.64        Core27: 69.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.71
Socket1: 141.01
DDR read Latency(ns)
Socket0: 25492.55
Socket1: 254.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.95        Core1: 197.91        
Core2: 22.23        Core3: 133.42        
Core4: 22.90        Core5: 191.97        
Core6: 22.44        Core7: 108.58        
Core8: 23.15        Core9: 75.97        
Core10: 24.01        Core11: 75.18        
Core12: 24.19        Core13: 188.64        
Core14: 24.80        Core15: 110.11        
Core16: 20.21        Core17: 197.45        
Core18: 10.84        Core19: 187.71        
Core20: 20.50        Core21: 112.02        
Core22: 20.68        Core23: 179.44        
Core24: 20.22        Core25: 103.86        
Core26: 22.72        Core27: 74.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.94
Socket1: 140.18
DDR read Latency(ns)
Socket0: 25703.07
Socket1: 253.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 198.04        
Core2: 24.31        Core3: 132.28        
Core4: 20.56        Core5: 192.23        
Core6: 20.22        Core7: 108.38        
Core8: 21.14        Core9: 78.51        
Core10: 20.15        Core11: 70.17        
Core12: 26.00        Core13: 184.06        
Core14: 24.10        Core15: 108.32        
Core16: 20.51        Core17: 197.53        
Core18: 14.37        Core19: 187.19        
Core20: 10.66        Core21: 109.04        
Core22: 18.55        Core23: 182.37        
Core24: 17.64        Core25: 107.83        
Core26: 22.60        Core27: 84.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.90
Socket1: 140.44
DDR read Latency(ns)
Socket0: 25523.75
Socket1: 253.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.01        Core1: 197.02        
Core2: 22.73        Core3: 131.95        
Core4: 21.99        Core5: 192.15        
Core6: 22.37        Core7: 102.05        
Core8: 22.15        Core9: 76.90        
Core10: 20.27        Core11: 77.30        
Core12: 27.58        Core13: 184.09        
Core14: 23.89        Core15: 110.02        
Core16: 21.63        Core17: 196.95        
Core18: 21.80        Core19: 186.99        
Core20: 14.32        Core21: 108.87        
Core22: 10.53        Core23: 181.28        
Core24: 19.76        Core25: 104.94        
Core26: 22.81        Core27: 87.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.98
Socket1: 140.85
DDR read Latency(ns)
Socket0: 24904.00
Socket1: 253.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19629
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14427148582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14427159462; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213582210; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213582210; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213682125; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213682125; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011400451; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4063162; Consumed Joules: 248.00; Watts: 41.27; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 703573; Consumed DRAM Joules: 10.76; DRAM Watts: 1.79
S1P0; QPIClocks: 14427218678; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14427228158; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213721245; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213721245; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213633566; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213633566; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6018165092; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7561412; Consumed Joules: 461.51; Watts: 76.80; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1726795; Consumed DRAM Joules: 26.42; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4de2
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.60   0.01    0.60     128 K    827 K    0.84    0.20    0.00    0.01     2800        1        1     70
   1    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.22     2352     4638        0     55
   2    0     0.00   0.69   0.01    0.60      56 K    469 K    0.88    0.23    0.00    0.01      560        0        0     69
   3    1     0.07   0.06   1.20    1.20      29 M     39 M    0.25    0.32    0.04    0.06     2688     2986       97     55
   4    0     0.00   0.64   0.00    0.60      27 K    267 K    0.90    0.27    0.00    0.01      280        1        0     70
   5    1     0.05   0.04   1.20    1.20      37 M     43 M    0.14    0.22    0.08    0.09     1568     2472       12     55
   6    0     0.00   0.56   0.00    0.60      18 K    184 K    0.90    0.31    0.00    0.01     1120        9        0     70
   7    1     0.10   0.08   1.20    1.20      26 M     38 M    0.30    0.39    0.03    0.04     2968     2349      143     54
   8    0     0.00   0.43   0.00    0.60      19 K    171 K    0.89    0.20    0.00    0.01      448        1        0     69
   9    1     0.08   0.42   0.20    0.62    2278 K   4153 K    0.45    0.36    0.00    0.00      112       83       25     56
  10    0     0.00   0.67   0.00    0.60      22 K    160 K    0.86    0.24    0.00    0.01     1120        2        1     68
  11    1     0.07   0.06   1.10    1.20      20 M     31 M    0.35    0.42    0.03    0.05     2632     2422        6     53
  12    0     0.00   0.35   0.00    0.60      15 K    127 K    0.88    0.17    0.00    0.02      504        0        0     70
  13    1     0.05   0.04   1.20    1.20      37 M     44 M    0.16    0.23    0.08    0.10     1568     1581        9     53
  14    0     0.00   0.33   0.00    0.60      14 K    151 K    0.90    0.19    0.00    0.02      616        1        0     70
  15    1     0.11   0.09   1.20    1.20      26 M     35 M    0.26    0.35    0.02    0.03     2520     2050       10     53
  16    0     0.00   0.44   0.00    0.60      46 K    194 K    0.76    0.20    0.00    0.01     2240        3        2     70
  17    1     0.02   0.02   1.20    1.20      41 M     47 M    0.13    0.17    0.20    0.23     2296     3418       35     54
  18    0     0.00   0.43   0.00    0.60      37 K    382 K    0.90    0.10    0.00    0.02      224        2        0     70
  19    1     0.04   0.03   1.20    1.20      38 M     44 M    0.14    0.23    0.10    0.12     2016     2850       12     55
  20    0     0.06   1.70   0.03    1.02      45 K    622 K    0.93    0.59    0.00    0.00     6328        9        2     70
  21    1     0.09   0.08   1.19    1.20      24 M     34 M    0.28    0.38    0.03    0.04     3640     2512       15     54
  22    0     0.02   1.18   0.01    0.67     117 K   1110 K    0.89    0.13    0.00    0.01     4424        7        2     71
  23    1     0.06   0.05   1.20    1.20      36 M     43 M    0.15    0.26    0.06    0.07     1232     2645      101     55
  24    0     0.02   1.11   0.02    0.81     104 K   1072 K    0.90    0.31    0.00    0.01     4816        8        2     71
  25    1     0.05   0.05   1.12    1.20      24 M     34 M    0.29    0.32    0.05    0.06     3360     2363        9     55
  26    0     0.03   1.47   0.02    0.90      71 K    695 K    0.90    0.44    0.00    0.00     5096        9        2     70
  27    1     0.09   0.08   1.18    1.20      21 M     33 M    0.35    0.41    0.02    0.04     3248     1884       39     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     726 K   6437 K    0.89    0.31    0.00    0.00    30576       53       10     62
 SKT    1     0.06   0.06   1.11    1.19     409 M    522 M    0.22    0.30    0.05    0.06    32200    34253      513     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     409 M    528 M    0.22    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.55 %

 C1 core residency: 5.36 %; C3 core residency: 0.20 %; C6 core residency: 46.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.93 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6323 M   6263 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.25     207.07       8.99         247.91
 SKT   1    50.83    32.02     386.93      22.07         484.68
---------------------------------------------------------------------------------------------------------------
       *    51.40    32.26     594.01      31.06         484.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4fbd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10147.47 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6362.39 --|
|-- Mem Ch  2: Reads (MB/s):   104.97 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    48.21 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   104.97 --||-- NODE 1 Mem Read (MB/s) : 10147.47 --|
|-- NODE 0 Mem Write(MB/s) :    48.21 --||-- NODE 1 Mem Write(MB/s) :  6362.39 --|
|-- NODE 0 P. Write (T/s):      31190 --||-- NODE 1 P. Write (T/s):     179984 --|
|-- NODE 0 Memory (MB/s):      153.18 --||-- NODE 1 Memory (MB/s):    16509.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10252.44                --|
            |--                System Write Throughput(MB/s):       6410.60                --|
            |--               System Memory Throughput(MB/s):      16663.04                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 50f3
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      83 M         0    3104 K  1668 K    415 K    12     996  
 1     171 K        28 K    22 M   176 M     67 M     0     839 K
-----------------------------------------------------------------------
 *      83 M        28 K    25 M   178 M     68 M    12     840 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.26        Core1: 186.67        
Core2: 14.64        Core3: 133.24        
Core4: 19.95        Core5: 192.78        
Core6: 19.88        Core7: 92.60        
Core8: 10.48        Core9: 91.48        
Core10: 19.87        Core11: 94.32        
Core12: 23.15        Core13: 186.23        
Core14: 22.58        Core15: 108.81        
Core16: 20.44        Core17: 197.85        
Core18: 23.39        Core19: 186.73        
Core20: 22.78        Core21: 86.38        
Core22: 26.06        Core23: 184.91        
Core24: 21.88        Core25: 88.48        
Core26: 22.03        Core27: 115.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 140.59
DDR read Latency(ns)
Socket0: 25609.55
Socket1: 246.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.12        Core1: 186.54        
Core2: 25.17        Core3: 134.21        
Core4: 27.38        Core5: 190.09        
Core6: 26.51        Core7: 93.96        
Core8: 24.37        Core9: 94.04        
Core10: 20.49        Core11: 95.83        
Core12: 24.40        Core13: 184.33        
Core14: 22.05        Core15: 104.69        
Core16: 23.05        Core17: 196.52        
Core18: 22.94        Core19: 185.83        
Core20: 23.47        Core21: 91.27        
Core22: 26.14        Core23: 183.20        
Core24: 26.07        Core25: 98.59        
Core26: 26.27        Core27: 108.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.81
Socket1: 140.93
DDR read Latency(ns)
Socket0: 27027.55
Socket1: 254.31
irq_total: 198490.700194869
cpu_total: 46.76
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 3.06
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 1.06
cpu_7: 97.34
cpu_8: 1.06
cpu_9: 16.17
cpu_10: 0.86
cpu_11: 95.41
cpu_12: 0.53
cpu_13: 100.00
cpu_14: 0.86
cpu_15: 100.00
cpu_16: 0.47
cpu_17: 100.00
cpu_18: 0.60
cpu_19: 100.00
cpu_20: 0.27
cpu_21: 95.48
cpu_22: 0.27
cpu_23: 100.00
cpu_24: 1.73
cpu_25: 100.00
cpu_26: 1.53
cpu_27: 90.35
enp130s0f0_rx_packets_phy: 250301
enp130s0f1_rx_packets_phy: 234278
enp4s0f0_rx_packets_phy: 41718
enp4s0f1_rx_packets_phy: 42695
Total_rx_packets_phy: 568992
enp130s0f0_tx_packets: 14726
enp130s0f1_tx_packets: 13691
enp4s0f0_tx_packets: 292889
enp4s0f1_tx_packets: 285698
Total_tx_packets: 607004
enp130s0f0_tx_bytes_phy: 2201499
enp130s0f1_tx_bytes_phy: 2089332
enp4s0f0_tx_bytes_phy: 2639466537
enp4s0f1_tx_bytes_phy: 2573182714
Total_tx_bytes_phy: 5216940082
enp130s0f0_tx_packets_phy: 33014
enp130s0f1_tx_packets_phy: 31362
enp4s0f0_tx_packets_phy: 292884
enp4s0f1_tx_packets_phy: 285699
Total_tx_packets_phy: 642959
enp130s0f0_tx_bytes: 972127
enp130s0f1_tx_bytes: 903617
enp4s0f0_tx_bytes: 2638334067
enp4s0f1_tx_bytes: 2572030059
Total_tx_bytes: 5212239870
enp130s0f0_rx_bytes: 2211212796
enp130s0f1_rx_bytes: 2070051792
enp4s0f0_rx_bytes: 2753552
enp4s0f1_rx_bytes: 2817931
Total_rx_bytes: 4286836071
enp130s0f0_rx_bytes_phy: 2225940458
enp130s0f1_rx_bytes_phy: 2083645182
enp4s0f0_rx_bytes_phy: 2920281
enp4s0f1_rx_bytes_phy: 2988673
Total_rx_bytes_phy: 4315494594
enp130s0f0_rx_packets: 250296
enp130s0f1_rx_packets: 234291
enp4s0f0_rx_packets: 41720
enp4s0f1_rx_packets: 42695
Total_rx_packets: 569002


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.12        Core1: 191.67        
Core2: 23.87        Core3: 134.22        
Core4: 21.83        Core5: 193.33        
Core6: 23.63        Core7: 101.97        
Core8: 21.35        Core9: 92.91        
Core10: 26.24        Core11: 91.54        
Core12: 17.68        Core13: 188.77        
Core14: 14.84        Core15: 105.16        
Core16: 19.38        Core17: 197.42        
Core18: 22.86        Core19: 186.41        
Core20: 23.48        Core21: 82.20        
Core22: 24.07        Core23: 184.51        
Core24: 20.27        Core25: 97.92        
Core26: 24.35        Core27: 111.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 141.44
DDR read Latency(ns)
Socket0: 27202.13
Socket1: 254.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.50        Core1: 192.45        
Core2: 24.66        Core3: 137.28        
Core4: 11.56        Core5: 194.24        
Core6: 21.34        Core7: 97.83        
Core8: 19.82        Core9: 94.02        
Core10: 22.38        Core11: 92.38        
Core12: 24.05        Core13: 188.20        
Core14: 21.45        Core15: 101.64        
Core16: 21.86        Core17: 197.92        
Core18: 23.29        Core19: 187.06        
Core20: 23.90        Core21: 84.32        
Core22: 23.92        Core23: 184.36        
Core24: 23.45        Core25: 97.22        
Core26: 24.27        Core27: 109.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.35
Socket1: 141.31
DDR read Latency(ns)
Socket0: 27619.63
Socket1: 254.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 186.62        
Core2: 24.04        Core3: 133.47        
Core4: 10.92        Core5: 189.60        
Core6: 19.17        Core7: 97.04        
Core8: 20.51        Core9: 95.60        
Core10: 21.27        Core11: 91.98        
Core12: 20.27        Core13: 187.25        
Core14: 22.79        Core15: 101.74        
Core16: 23.53        Core17: 197.60        
Core18: 22.75        Core19: 186.29        
Core20: 23.79        Core21: 87.91        
Core22: 22.77        Core23: 184.17        
Core24: 23.15        Core25: 94.77        
Core26: 23.64        Core27: 117.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 140.73
DDR read Latency(ns)
Socket0: 27248.06
Socket1: 254.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 188.80        
Core2: 27.13        Core3: 135.19        
Core4: 10.76        Core5: 194.38        
Core6: 18.16        Core7: 93.25        
Core8: 22.48        Core9: 92.91        
Core10: 19.69        Core11: 84.33        
Core12: 20.55        Core13: 189.09        
Core14: 28.15        Core15: 111.58        
Core16: 28.16        Core17: 197.42        
Core18: 22.99        Core19: 185.34        
Core20: 23.32        Core21: 89.82        
Core22: 23.24        Core23: 184.80        
Core24: 23.73        Core25: 87.76        
Core26: 25.56        Core27: 109.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.55
Socket1: 139.87
DDR read Latency(ns)
Socket0: 26680.84
Socket1: 251.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21359
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14453175362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14453193806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7226605007; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7226605007; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7226696109; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7226696109; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6022235775; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4072037; Consumed Joules: 248.54; Watts: 41.37; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 705005; Consumed DRAM Joules: 10.79; DRAM Watts: 1.80
S1P0; QPIClocks: 14453211018; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14453217546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7226712322; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7226712322; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7226623766; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7226623766; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007249235; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7522753; Consumed Joules: 459.15; Watts: 76.44; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1717915; Consumed DRAM Joules: 26.28; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 54a5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     132 K   1132 K    0.88    0.09    0.00    0.02     3528        3        1     70
   1    1     0.04   0.03   1.20    1.20      39 M     45 M    0.14    0.22    0.10    0.12     1512     2862       21     55
   2    0     0.01   0.48   0.01    0.60     152 K   1474 K    0.90    0.08    0.00    0.02     1008        3        1     69
   3    1     0.08   0.07   1.20    1.20      30 M     40 M    0.25    0.34    0.04    0.05     3472     3376       86     54
   4    0     0.00   0.50   0.01    0.60      72 K    769 K    0.91    0.11    0.00    0.02     2072        4        0     70
   5    1     0.05   0.04   1.20    1.20      38 M     45 M    0.15    0.20    0.08    0.10     1568     2584       96     55
   6    0     0.03   1.55   0.02    0.89      43 K    462 K    0.91    0.51    0.00    0.00     6384       11        1     70
   7    1     0.08   0.07   1.17    1.20      24 M     34 M    0.28    0.37    0.03    0.04     3696     2562      160     54
   8    0     0.06   1.69   0.03    0.98      42 K    662 K    0.94    0.58    0.00    0.00     6440        8        3     69
   9    1     0.06   0.40   0.16    0.61    1805 K   2928 K    0.38    0.28    0.00    0.00       56      163       15     56
  10    0     0.03   1.54   0.02    0.87      45 K    497 K    0.91    0.52    0.00    0.00     3528       12        1     68
  11    1     0.07   0.06   1.15    1.20      22 M     34 M    0.33    0.39    0.03    0.05     2856     2912       38     54
  12    0     0.00   0.70   0.01    0.60      28 K    256 K    0.89    0.31    0.00    0.01      672        0        0     70
  13    1     0.05   0.04   1.20    1.20      38 M     44 M    0.15    0.24    0.08    0.09     1960     3398       10     54
  14    0     0.00   0.69   0.01    0.60      25 K    271 K    0.91    0.30    0.00    0.01      504        1        0     70
  15    1     0.10   0.09   1.20    1.20      26 M     37 M    0.29    0.40    0.03    0.04     3192     2475       70     53
  16    0     0.00   0.64   0.01    0.60      30 K    283 K    0.89    0.31    0.00    0.01     1288        2        1     70
  17    1     0.02   0.02   1.20    1.20      41 M     47 M    0.13    0.17    0.20    0.23     1960     3398        0     54
  18    0     0.00   0.52   0.00    0.60      15 K    191 K    0.92    0.26    0.00    0.01      672        0        1     70
  19    1     0.05   0.04   1.20    1.20      37 M     44 M    0.15    0.25    0.07    0.09     1736     3099       13     55
  20    0     0.00   0.54   0.00    0.60      16 K    185 K    0.91    0.23    0.00    0.01     1232        3        0     70
  21    1     0.07   0.06   1.15    1.20      21 M     33 M    0.34    0.38    0.03    0.05     2744     2818        9     55
  22    0     0.00   0.29   0.00    0.60    8167      108 K    0.92    0.14    0.00    0.02      448        1        0     71
  23    1     0.06   0.05   1.20    1.20      36 M     43 M    0.16    0.26    0.05    0.07     2240     3786       26     55
  24    0     0.00   0.33   0.00    0.60      14 K    210 K    0.93    0.15    0.00    0.02      840        1        1     71
  25    1     0.09   0.07   1.20    1.20      26 M     37 M    0.29    0.37    0.03    0.04     3024     2705        5     55
  26    0     0.00   0.48   0.01    0.60     113 K   1149 K    0.90    0.07    0.00    0.03      392        4        2     70
  27    1     0.05   0.05   1.08    1.20      23 M     33 M    0.28    0.31    0.05    0.07     2856     2286        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.73     740 K   7655 K    0.90    0.27    0.00    0.00    29008       53       10     62
 SKT    1     0.06   0.06   1.11    1.19     410 M    523 M    0.22    0.30    0.05    0.06    32872    38424      551     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     411 M    531 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.23 %

 C1 core residency: 6.26 %; C3 core residency: 0.22 %; C6 core residency: 46.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6377 M   6320 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.53     0.24     211.32       9.14         230.21
 SKT   1    51.87    32.52     392.78      22.46         487.61
---------------------------------------------------------------------------------------------------------------
       *    52.40    32.76     604.10      31.61         488.05
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 567c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10082.75 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6426.32 --|
|-- Mem Ch  2: Reads (MB/s):   111.90 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    49.30 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   111.90 --||-- NODE 1 Mem Read (MB/s) : 10082.75 --|
|-- NODE 0 Mem Write(MB/s) :    49.30 --||-- NODE 1 Mem Write(MB/s) :  6426.32 --|
|-- NODE 0 P. Write (T/s):      31204 --||-- NODE 1 P. Write (T/s):     177607 --|
|-- NODE 0 Memory (MB/s):      161.20 --||-- NODE 1 Memory (MB/s):    16509.07 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10194.65                --|
            |--                System Write Throughput(MB/s):       6475.62                --|
            |--               System Memory Throughput(MB/s):      16670.27                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 57b2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      82 M       120    3087 K  1761 K    467 K   408     816  
 1     166 K        29 K    20 M   181 M     69 M    36     986 K
-----------------------------------------------------------------------
 *      82 M        29 K    24 M   183 M     69 M   444     986 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 195.33        
Core2: 26.38        Core3: 130.41        
Core4: 25.53        Core5: 193.13        
Core6: 26.62        Core7: 92.60        
Core8: 22.55        Core9: 89.59        
Core10: 21.90        Core11: 80.32        
Core12: 24.00        Core13: 192.50        
Core14: 15.14        Core15: 86.38        
Core16: 19.52        Core17: 198.37        
Core18: 21.83        Core19: 174.30        
Core20: 20.97        Core21: 89.09        
Core22: 23.18        Core23: 189.67        
Core24: 25.12        Core25: 112.29        
Core26: 27.69        Core27: 99.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 138.50
DDR read Latency(ns)
Socket0: 24932.60
Socket1: 250.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.04        Core1: 195.42        
Core2: 27.48        Core3: 132.77        
Core4: 23.85        Core5: 193.86        
Core6: 9.64        Core7: 90.52        
Core8: 22.56        Core9: 88.30        
Core10: 21.34        Core11: 83.29        
Core12: 22.19        Core13: 192.43        
Core14: 26.64        Core15: 92.50        
Core16: 25.01        Core17: 197.82        
Core18: 19.69        Core19: 172.74        
Core20: 22.51        Core21: 96.13        
Core22: 25.70        Core23: 189.15        
Core24: 23.09        Core25: 115.29        
Core26: 20.82        Core27: 92.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.80
Socket1: 139.53
DDR read Latency(ns)
Socket0: 25593.86
Socket1: 251.18
irq_total: 208966.624439066
cpu_total: 46.90
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 1.86
cpu_3: 100.00
cpu_4: 2.79
cpu_5: 100.00
cpu_6: 1.93
cpu_7: 97.27
cpu_8: 1.13
cpu_9: 16.17
cpu_10: 0.86
cpu_11: 95.21
cpu_12: 1.13
cpu_13: 100.00
cpu_14: 1.26
cpu_15: 98.40
cpu_16: 0.60
cpu_17: 100.00
cpu_18: 0.40
cpu_19: 100.00
cpu_20: 0.53
cpu_21: 98.40
cpu_22: 0.27
cpu_23: 100.00
cpu_24: 0.33
cpu_25: 100.00
cpu_26: 0.40
cpu_27: 93.28
enp130s0f0_tx_bytes_phy: 2277191
enp130s0f1_tx_bytes_phy: 2170750
enp4s0f0_tx_bytes_phy: 2519908217
enp4s0f1_tx_bytes_phy: 2703598821
Total_tx_bytes_phy: 5227954979
enp130s0f0_rx_packets_phy: 255468
enp130s0f1_rx_packets_phy: 239870
enp4s0f0_rx_packets_phy: 31648
enp4s0f1_rx_packets_phy: 48293
Total_rx_packets_phy: 575279
enp130s0f0_rx_bytes_phy: 2272209771
enp130s0f1_rx_bytes_phy: 2133464406
enp4s0f0_rx_bytes_phy: 2215405
enp4s0f1_rx_bytes_phy: 3380550
Total_rx_bytes_phy: 4411270132
enp130s0f0_tx_packets: 15005
enp130s0f1_tx_packets: 14658
enp4s0f0_tx_packets: 279724
enp4s0f1_tx_packets: 300091
Total_tx_packets: 609478
enp130s0f0_tx_bytes: 990627
enp130s0f1_tx_bytes: 967436
enp4s0f0_tx_bytes: 2518772117
enp4s0f1_tx_bytes: 2702380576
Total_tx_bytes: 5223110756
enp130s0f0_rx_packets: 255454
enp130s0f1_rx_packets: 239875
enp4s0f0_rx_packets: 31648
enp4s0f1_rx_packets: 48294
Total_rx_packets: 575271
enp130s0f0_rx_bytes: 2257108280
enp130s0f1_rx_bytes: 2119492342
enp4s0f0_rx_bytes: 2088832
enp4s0f1_rx_bytes: 3187450
Total_rx_bytes: 4381876904
enp130s0f0_tx_packets_phy: 34170
enp130s0f1_tx_packets_phy: 32543
enp4s0f0_tx_packets_phy: 279726
enp4s0f1_tx_packets_phy: 300093
Total_tx_packets_phy: 646532


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.84        Core1: 193.55        
Core2: 24.43        Core3: 133.36        
Core4: 21.45        Core5: 194.12        
Core6: 11.32        Core7: 84.38        
Core8: 23.02        Core9: 92.40        
Core10: 21.94        Core11: 87.93        
Core12: 16.37        Core13: 191.71        
Core14: 19.39        Core15: 94.81        
Core16: 21.68        Core17: 197.21        
Core18: 20.86        Core19: 169.85        
Core20: 18.39        Core21: 94.79        
Core22: 20.79        Core23: 188.92        
Core24: 28.58        Core25: 116.97        
Core26: 25.20        Core27: 93.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.59
Socket1: 139.35
DDR read Latency(ns)
Socket0: 25234.61
Socket1: 254.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 194.47        
Core2: 11.23        Core3: 133.01        
Core4: 19.96        Core5: 191.77        
Core6: 14.34        Core7: 83.82        
Core8: 22.93        Core9: 90.83        
Core10: 21.70        Core11: 91.56        
Core12: 21.74        Core13: 191.16        
Core14: 20.41        Core15: 90.49        
Core16: 20.62        Core17: 196.62        
Core18: 19.90        Core19: 169.42        
Core20: 21.75        Core21: 92.87        
Core22: 22.82        Core23: 188.19        
Core24: 24.79        Core25: 116.78        
Core26: 22.73        Core27: 89.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.02
Socket1: 138.26
DDR read Latency(ns)
Socket0: 25182.03
Socket1: 254.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 194.69        
Core2: 14.13        Core3: 131.28        
Core4: 20.88        Core5: 195.23        
Core6: 20.85        Core7: 92.54        
Core8: 22.48        Core9: 89.44        
Core10: 22.04        Core11: 86.44        
Core12: 22.12        Core13: 192.62        
Core14: 19.30        Core15: 92.65        
Core16: 22.52        Core17: 198.26        
Core18: 20.09        Core19: 175.56        
Core20: 21.91        Core21: 93.99        
Core22: 25.77        Core23: 189.70        
Core24: 24.92        Core25: 115.67        
Core26: 10.72        Core27: 86.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 139.43
DDR read Latency(ns)
Socket0: 25104.28
Socket1: 252.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 195.30        
Core2: 21.17        Core3: 131.78        
Core4: 24.47        Core5: 194.09        
Core6: 10.71        Core7: 96.39        
Core8: 21.20        Core9: 93.10        
Core10: 21.99        Core11: 82.82        
Core12: 22.07        Core13: 192.40        
Core14: 21.01        Core15: 88.16        
Core16: 23.87        Core17: 198.36        
Core18: 22.14        Core19: 176.74        
Core20: 21.17        Core21: 99.26        
Core22: 29.10        Core23: 189.46        
Core24: 25.45        Core25: 113.70        
Core26: 14.02        Core27: 93.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 139.99
DDR read Latency(ns)
Socket0: 26004.96
Socket1: 254.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23090
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14454178218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14454190822; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7227099678; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7227099678; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227187394; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227187394; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6022658156; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4093174; Consumed Joules: 249.83; Watts: 41.58; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 709755; Consumed DRAM Joules: 10.86; DRAM Watts: 1.81
S1P0; QPIClocks: 14454231986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14454242494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227233863; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227233863; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7227138297; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7227138297; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008697000; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7541298; Consumed Joules: 460.28; Watts: 76.61; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1719176; Consumed DRAM Joules: 26.30; DRAM Watts: 4.38
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b67
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60      97 K    667 K    0.85    0.12    0.00    0.02     4088        4        0     69
   1    1     0.03   0.03   1.20    1.20      39 M     44 M    0.13    0.20    0.13    0.15     2912     4874        0     54
   2    0     0.04   1.68   0.02    0.96      56 K    643 K    0.91    0.46    0.00    0.00     6664        6        1     69
   3    1     0.13   0.11   1.20    1.20      27 M     37 M    0.27    0.36    0.02    0.03     1176     3230      124     54
   4    0     0.05   1.58   0.03    1.00      45 K    624 K    0.93    0.58    0.00    0.00     6384        9        2     70
   5    1     0.03   0.03   1.20    1.20      39 M     45 M    0.13    0.20    0.13    0.14     1680     2961       41     55
   6    0     0.03   1.57   0.02    0.90      34 K    458 K    0.92    0.53    0.00    0.00     5208       13        1     70
   7    1     0.08   0.07   1.17    1.20      22 M     33 M    0.32    0.40    0.03    0.04     3752     3189      251     54
   8    0     0.00   0.77   0.01    0.60      27 K    260 K    0.89    0.37    0.00    0.01      280        0        1     69
   9    1     0.06   0.39   0.16    0.61    1551 K   2567 K    0.40    0.34    0.00    0.00      168      146       13     56
  10    0     0.00   0.78   0.01    0.60      36 K    310 K    0.88    0.35    0.00    0.01     1232        7        3     68
  11    1     0.07   0.06   1.15    1.20      22 M     34 M    0.34    0.40    0.03    0.05     3080     3309        4     53
  12    0     0.00   0.51   0.01    0.60      74 K    773 K    0.90    0.14    0.00    0.02      392        1        1     70
  13    1     0.04   0.03   1.20    1.20      37 M     44 M    0.15    0.21    0.09    0.11     1736     3194        5     53
  14    0     0.00   0.53   0.01    0.60      79 K    794 K    0.90    0.16    0.00    0.02       56        2        0     70
  15    1     0.08   0.07   1.19    1.20      22 M     34 M    0.33    0.41    0.03    0.04     3864     2980       20     54
  16    0     0.01   0.54   0.01    0.60     104 K   1099 K    0.90    0.14    0.00    0.02      728        3        0     70
  17    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.23     1960     5243        0     54
  18    0     0.00   0.46   0.01    0.60      60 K    637 K    0.90    0.08    0.00    0.02      112        2        1     70
  19    1     0.06   0.05   1.20    1.20      35 M     42 M    0.16    0.28    0.06    0.07     2184     4428       21     55
  20    0     0.00   0.59   0.01    0.60      64 K    627 K    0.90    0.11    0.00    0.02     1568        3        1     70
  21    1     0.07   0.06   1.19    1.20      23 M     34 M    0.32    0.38    0.03    0.05     3304     3586        9     54
  22    0     0.00   0.38   0.00    0.60      21 K    253 K    0.91    0.09    0.00    0.02      224        0        1     70
  23    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.22    0.12    0.14     1232     2980       66     55
  24    0     0.00   0.32   0.00    0.60      12 K    162 K    0.93    0.16    0.00    0.02      616        0        0     71
  25    1     0.10   0.08   1.20    1.20      26 M     38 M    0.30    0.38    0.03    0.04     2520     3080       54     55
  26    0     0.00   0.46   0.00    0.60    9487      132 K    0.93    0.23    0.00    0.01      728        1        0     70
  27    1     0.06   0.05   1.12    1.20      22 M     32 M    0.32    0.34    0.04    0.06     2408     2983        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.74     726 K   7446 K    0.90    0.29    0.00    0.00    28280       51       11     62
 SKT    1     0.06   0.06   1.11    1.19     400 M    515 M    0.22    0.31    0.05    0.06    31976    46183      609     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     401 M    522 M    0.23    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.47 %

 C1 core residency: 5.82 %; C3 core residency: 0.20 %; C6 core residency: 46.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6278 M   6215 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.55     0.24     207.25       8.99         224.05
 SKT   1    50.40    32.17     385.10      22.00         482.25
---------------------------------------------------------------------------------------------------------------
       *    50.95    32.41     592.36      30.99         481.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d3e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 10122.61 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6382.85 --|
|-- Mem Ch  2: Reads (MB/s):   109.02 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.08 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   109.02 --||-- NODE 1 Mem Read (MB/s) : 10122.61 --|
|-- NODE 0 Mem Write(MB/s) :    50.08 --||-- NODE 1 Mem Write(MB/s) :  6382.85 --|
|-- NODE 0 P. Write (T/s):      31192 --||-- NODE 1 P. Write (T/s):     180266 --|
|-- NODE 0 Memory (MB/s):      159.11 --||-- NODE 1 Memory (MB/s):    16505.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10231.63                --|
            |--                System Write Throughput(MB/s):       6432.93                --|
            |--               System Memory Throughput(MB/s):      16664.56                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e73
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      82 M       144    4756 K  2992 K    404 K   372     936  
 1     167 K        23 K    20 M   180 M     68 M    36     918 K
-----------------------------------------------------------------------
 *      82 M        23 K    25 M   183 M     68 M   408     919 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.25        Core1: 197.41        
Core2: 23.18        Core3: 134.42        
Core4: 10.67        Core5: 180.98        
Core6: 17.55        Core7: 95.41        
Core8: 24.36        Core9: 109.01        
Core10: 22.63        Core11: 73.25        
Core12: 24.24        Core13: 185.35        
Core14: 26.32        Core15: 115.80        
Core16: 20.05        Core17: 187.43        
Core18: 26.84        Core19: 185.64        
Core20: 27.46        Core21: 103.09        
Core22: 19.06        Core23: 190.34        
Core24: 27.21        Core25: 93.86        
Core26: 22.99        Core27: 107.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.56
Socket1: 140.28
DDR read Latency(ns)
Socket0: 24519.49
Socket1: 246.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.31        Core1: 198.81        
Core2: 22.74        Core3: 137.18        
Core4: 16.12        Core5: 181.47        
Core6: 20.79        Core7: 91.23        
Core8: 19.34        Core9: 109.73        
Core10: 10.16        Core11: 83.43        
Core12: 18.81        Core13: 185.84        
Core14: 25.22        Core15: 117.50        
Core16: 20.87        Core17: 189.73        
Core18: 19.90        Core19: 188.08        
Core20: 21.35        Core21: 104.92        
Core22: 25.30        Core23: 191.91        
Core24: 23.61        Core25: 101.94        
Core26: 23.16        Core27: 99.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 141.99
DDR read Latency(ns)
Socket0: 25784.15
Socket1: 251.30
irq_total: 195605.876557333
cpu_total: 46.75
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 100.00
cpu_4: 3.59
cpu_5: 100.00
cpu_6: 1.46
cpu_7: 95.74
cpu_8: 1.13
cpu_9: 9.05
cpu_10: 1.80
cpu_11: 97.80
cpu_12: 0.67
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 99.93
cpu_16: 0.67
cpu_17: 100.00
cpu_18: 0.33
cpu_19: 100.00
cpu_20: 0.40
cpu_21: 99.67
cpu_22: 0.20
cpu_23: 100.00
cpu_24: 0.20
cpu_25: 95.08
cpu_26: 0.86
cpu_27: 97.80
enp130s0f0_rx_bytes_phy: 2103638680
enp130s0f1_rx_bytes_phy: 2185495255
enp4s0f0_rx_bytes_phy: 2237825
enp4s0f1_rx_bytes_phy: 3367361
Total_rx_bytes_phy: 4294739121
enp130s0f0_rx_packets: 236485
enp130s0f1_rx_packets: 245762
enp4s0f0_rx_packets: 31970
enp4s0f1_rx_packets: 48103
Total_rx_packets: 562320
enp130s0f0_tx_bytes: 919564
enp130s0f1_tx_bytes: 980258
enp4s0f0_tx_bytes: 2594868402
enp4s0f1_tx_bytes: 2610389990
Total_tx_bytes: 5207158214
enp130s0f0_tx_packets: 13929
enp130s0f1_tx_packets: 14852
enp4s0f0_tx_packets: 287997
enp4s0f1_tx_packets: 289989
Total_tx_packets: 606767
enp130s0f0_rx_bytes: 2089894686
enp130s0f1_rx_bytes: 2171380432
enp4s0f0_rx_bytes: 2110033
enp4s0f1_rx_bytes: 3174804
Total_rx_bytes: 4266559955
enp130s0f0_tx_bytes_phy: 2079129
enp130s0f1_tx_bytes_phy: 2175998
enp4s0f0_tx_bytes_phy: 2595870676
enp4s0f1_tx_bytes_phy: 2611572004
Total_tx_bytes_phy: 5211697807
enp130s0f0_rx_packets_phy: 236474
enp130s0f1_rx_packets_phy: 245761
enp4s0f0_rx_packets_phy: 31968
enp4s0f1_rx_packets_phy: 48105
Total_rx_packets_phy: 562308
enp130s0f0_tx_packets_phy: 31177
enp130s0f1_tx_packets_phy: 32607
enp4s0f0_tx_packets_phy: 287980
enp4s0f1_tx_packets_phy: 289991
Total_tx_packets_phy: 641755


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.98        Core1: 199.84        
Core2: 23.02        Core3: 137.95        
Core4: 25.87        Core5: 181.77        
Core6: 11.79        Core7: 89.36        
Core8: 20.43        Core9: 111.19        
Core10: 13.58        Core11: 81.75        
Core12: 19.63        Core13: 186.05        
Core14: 20.75        Core15: 116.72        
Core16: 19.16        Core17: 191.81        
Core18: 19.65        Core19: 188.75        
Core20: 20.34        Core21: 103.71        
Core22: 24.72        Core23: 191.62        
Core24: 24.55        Core25: 105.47        
Core26: 22.66        Core27: 100.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.70
Socket1: 142.19
DDR read Latency(ns)
Socket0: 25584.62
Socket1: 254.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 199.18        
Core2: 23.20        Core3: 137.95        
Core4: 20.61        Core5: 180.31        
Core6: 11.01        Core7: 85.03        
Core8: 20.82        Core9: 110.00        
Core10: 18.68        Core11: 80.05        
Core12: 18.77        Core13: 186.22        
Core14: 19.65        Core15: 117.14        
Core16: 19.06        Core17: 188.99        
Core18: 23.43        Core19: 187.54        
Core20: 20.13        Core21: 104.53        
Core22: 25.91        Core23: 191.20        
Core24: 22.87        Core25: 102.95        
Core26: 22.67        Core27: 103.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 141.32
DDR read Latency(ns)
Socket0: 25826.60
Socket1: 253.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.42        Core1: 199.54        
Core2: 23.36        Core3: 137.63        
Core4: 21.91        Core5: 183.38        
Core6: 13.96        Core7: 93.92        
Core8: 18.91        Core9: 108.99        
Core10: 9.90        Core11: 72.12        
Core12: 17.76        Core13: 186.61        
Core14: 18.65        Core15: 116.60        
Core16: 20.28        Core17: 189.51        
Core18: 18.25        Core19: 187.01        
Core20: 21.68        Core21: 98.13        
Core22: 24.85        Core23: 191.84        
Core24: 23.15        Core25: 100.27        
Core26: 21.80        Core27: 113.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.13
Socket1: 141.49
DDR read Latency(ns)
Socket0: 25891.74
Socket1: 253.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 198.30        
Core2: 23.19        Core3: 135.77        
Core4: 23.78        Core5: 181.05        
Core6: 26.40        Core7: 84.05        
Core8: 25.64        Core9: 106.94        
Core10: 15.05        Core11: 82.21        
Core12: 22.02        Core13: 186.31        
Core14: 21.17        Core15: 116.22        
Core16: 20.04        Core17: 191.12        
Core18: 20.60        Core19: 186.74        
Core20: 27.17        Core21: 100.87        
Core22: 25.92        Core23: 191.28        
Core24: 26.93        Core25: 98.19        
Core26: 23.01        Core27: 106.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.84
Socket1: 140.94
DDR read Latency(ns)
Socket0: 26034.23
Socket1: 251.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24798
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423982398; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423995566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212002873; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212002873; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212094907; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212094907; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010042376; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4068064; Consumed Joules: 248.29; Watts: 41.34; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 707135; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14423947702; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423952922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212069536; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212069536; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211988414; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211988414; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008184384; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7544916; Consumed Joules: 460.51; Watts: 76.67; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1721851; Consumed DRAM Joules: 26.34; DRAM Watts: 4.39
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6223
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60      88 K    751 K    0.88    0.10    0.00    0.02     2240        2        2     70
   1    1     0.02   0.02   1.20    1.20      40 M     45 M    0.12    0.17    0.19    0.21     1176     2832        0     54
   2    0     0.03   1.43   0.02    0.84      91 K    831 K    0.89    0.38    0.00    0.00     5040        8        2     69
   3    1     0.08   0.07   1.20    1.20      30 M     39 M    0.23    0.33    0.04    0.05     2240     3055       86     54
   4    0     0.00   0.52   0.01    0.60     101 K    948 K    0.89    0.09    0.00    0.02     1512        3        1     70
   5    1     0.06   0.05   1.20    1.20      36 M     42 M    0.16    0.25    0.06    0.07     2128     3292       56     55
   6    0     0.00   0.56   0.00    0.60      18 K    192 K    0.90    0.23    0.00    0.01     1008        7        0     70
   7    1     0.07   0.06   1.16    1.20      22 M     33 M    0.34    0.40    0.03    0.05     4088     1973      123     54
   8    0     0.05   1.47   0.03    0.92      93 K   1110 K    0.92    0.45    0.00    0.00     5880       10        0     69
   9    1     0.04   0.31   0.13    0.65    1102 K   1782 K    0.38    0.15    0.00    0.00       56      203       10     55
  10    0     0.00   0.67   0.01    0.60      32 K    325 K    0.90    0.27    0.00    0.01     1120        5        1     68
  11    1     0.08   0.07   1.18    1.20      22 M     34 M    0.35    0.41    0.03    0.04     2968     2213        5     53
  12    0     0.00   0.58   0.00    0.60      24 K    249 K    0.90    0.29    0.00    0.01     2184        2        1     70
  13    1     0.06   0.05   1.20    1.20      35 M     43 M    0.17    0.23    0.06    0.07     1288     2923       22     53
  14    0     0.01   1.62   0.01    0.71      20 K    228 K    0.91    0.39    0.00    0.00     3696        4        0     70
  15    1     0.11   0.09   1.20    1.20      26 M     38 M    0.29    0.39    0.02    0.03     1792     2283       83     53
  16    0     0.03   1.59   0.02    0.92      35 K    425 K    0.92    0.54    0.00    0.00     4144        7        1     70
  17    1     0.04   0.04   1.20    1.20      38 M     44 M    0.14    0.21    0.08    0.10     2744     2769       60     54
  18    0     0.00   0.70   0.00    0.60      28 K    225 K    0.87    0.29    0.00    0.01      896        2        0     70
  19    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.23    0.11    0.13     2408     3129       10     55
  20    0     0.00   0.52   0.00    0.60      14 K    167 K    0.92    0.28    0.00    0.01      224        0        1     70
  21    1     0.08   0.07   1.19    1.20      24 M     35 M    0.31    0.35    0.03    0.04     2968     2188        8     54
  22    0     0.00   0.54   0.00    0.60      16 K    190 K    0.91    0.29    0.00    0.01      672        0        1     71
  23    1     0.03   0.02   1.20    1.20      38 M     44 M    0.14    0.21    0.13    0.15     2296     3349        9     55
  24    0     0.00   0.61   0.00    0.60      18 K    201 K    0.91    0.31    0.00    0.01      616        0        1     71
  25    1     0.06   0.05   1.15    1.20      23 M     33 M    0.30    0.33    0.04    0.06     3696     2046        0     55
  26    0     0.01   0.50   0.01    0.60     126 K   1317 K    0.90    0.07    0.00    0.02     1400        5        2     70
  27    1     0.07   0.06   1.17    1.20      24 M     35 M    0.31    0.36    0.03    0.05     2576     2012        9     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.73     712 K   7164 K    0.90    0.29    0.00    0.00    30632       55       13     61
 SKT    1     0.06   0.05   1.11    1.19     402 M    517 M    0.22    0.30    0.05    0.06    32424    34267      481     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.06   0.56    1.18     403 M    524 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.40 %

 C1 core residency: 6.86 %; C3 core residency: 0.12 %; C6 core residency: 45.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6235 M   6178 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.54     0.25     207.88       8.98         247.08
 SKT   1    50.61    31.99     385.54      22.04         486.27
---------------------------------------------------------------------------------------------------------------
       *    51.15    32.24     593.43      31.02         485.91
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
