
*** Running vivado
    with args -log scoreboard.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source scoreboard.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source scoreboard.tcl -notrace
Command: synth_design -top scoreboard -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3296 
WARNING: [Synth 8-2611] redeclaration of ansi port Q is not allowed [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/counter1.v:24]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 726.336 ; gain = 181.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'scoreboard' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/Assignment 2/scoreboard.v:34]
INFO: [Synth 8-6157] synthesizing module 'game_state' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:23]
	Parameter r bound to: 4'b0000 
	Parameter t1 bound to: 4'b0001 
	Parameter t2 bound to: 4'b0010 
	Parameter g bound to: 4'b0011 
	Parameter s1 bound to: 4'b0100 
	Parameter s2 bound to: 4'b0101 
	Parameter s3 bound to: 4'b0110 
	Parameter one bound to: 4'b0111 
	Parameter two bound to: 4'b1000 
	Parameter dpL bound to: 4'b1011 
	Parameter dpR bound to: 4'b1110 
	Parameter dpN bound to: 4'b1111 
	Parameter zero_D bound to: 6'b000000 
	Parameter one_D bound to: 6'b000001 
	Parameter two_D bound to: 6'b000010 
	Parameter three_D bound to: 6'b000011 
	Parameter four_D bound to: 6'b000100 
	Parameter five_D bound to: 6'b000101 
	Parameter six_D bound to: 6'b000110 
	Parameter seven_D bound to: 6'b000111 
	Parameter eight_D bound to: 6'b001000 
	Parameter nine_D bound to: 6'b001001 
	Parameter big_A bound to: 6'b001010 
	Parameter small_a bound to: 6'b001011 
	Parameter small_b bound to: 6'b001100 
	Parameter big_C bound to: 6'b001101 
	Parameter small_c bound to: 6'b001110 
	Parameter small_d bound to: 6'b001111 
	Parameter big_E bound to: 6'b010000 
	Parameter big_F bound to: 6'b010001 
	Parameter big_G bound to: 6'b010010 
	Parameter big_H bound to: 6'b010011 
	Parameter small_h bound to: 6'b010100 
	Parameter big_I bound to: 6'b010101 
	Parameter small_j bound to: 6'b010110 
	Parameter big_L bound to: 6'b010111 
	Parameter small_n bound to: 6'b011000 
	Parameter big_O bound to: 6'b011001 
	Parameter small_o bound to: 6'b011010 
	Parameter big_P bound to: 6'b011011 
	Parameter small_q bound to: 6'b011100 
	Parameter small_r bound to: 6'b011101 
	Parameter big_S bound to: 6'b011110 
	Parameter small_t bound to: 6'b011111 
	Parameter big_U bound to: 6'b100000 
	Parameter small_u bound to: 6'b100001 
	Parameter small_y bound to: 6'b100010 
	Parameter space bound to: 6'b100011 
	Parameter state_reset bound to: 4'b0000 
	Parameter state_play bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:103]
WARNING: [Synth 8-567] referenced signal 'uart_command' should be on the sensitivity list [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:141]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:165]
WARNING: [Synth 8-567] referenced signal 'next_state' should be on the sensitivity list [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:191]
INFO: [Synth 8-6155] done synthesizing module 'game_state' (1#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/uart_rx.v:30]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RX_START_BIT bound to: 1 - type: integer 
	Parameter RX_DATA_BITS bound to: 2 - type: integer 
	Parameter RX_STOP_BIT bound to: 3 - type: integer 
	Parameter CLKS_PER_BIT bound to: 10417 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/uart_rx.v:63]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/uart_rx.v:30]
INFO: [Synth 8-6157] synthesizing module 'data_log' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/data_log.v:23]
	Parameter r bound to: 14'b11100100001101 
	Parameter t1 bound to: 21'b111010001100010001101 
	Parameter t2 bound to: 21'b111010001100100001101 
	Parameter g bound to: 14'b11001110001101 
	Parameter s1 bound to: 21'b111001101100010001101 
	Parameter s2 bound to: 21'b111001101100100001101 
	Parameter s3 bound to: 21'b111001101100110001101 
	Parameter one bound to: 14'b01100010001101 
	Parameter two bound to: 14'b01100100001101 
INFO: [Synth 8-6155] done synthesizing module 'data_log' (3#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/data_log.v:23]
INFO: [Synth 8-6157] synthesizing module 'segcontroller' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/segcontroller.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux41' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux41.v:22]
WARNING: [Synth 8-567] referenced signal 'in' should be on the sensitivity list [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux41.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mux41' (4#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux41.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter1' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/counter1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'counter1' (5#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/counter1.v:22]
INFO: [Synth 8-6157] synthesizing module 'counter2' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/counter2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'counter2' (6#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/counter2.v:22]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:25]
WARNING: [Synth 8-689] width (6) of port connection 'in' does not match port width (4) of module 'mux41' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:42]
WARNING: [Synth 8-689] width (6) of port connection 'in' does not match port width (4) of module 'mux41' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:43]
WARNING: [Synth 8-689] width (6) of port connection 'in' does not match port width (4) of module 'mux41' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:44]
WARNING: [Synth 8-689] width (6) of port connection 'in' does not match port width (4) of module 'mux41' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:45]
WARNING: [Synth 8-689] width (6) of port connection 'in' does not match port width (4) of module 'mux41' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:46]
WARNING: [Synth 8-689] width (6) of port connection 'in' does not match port width (4) of module 'mux41' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:47]
INFO: [Synth 8-6155] done synthesizing module 'mux' (7#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/mux.v:25]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/decoder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (8#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/decoder.v:22]
INFO: [Synth 8-6157] synthesizing module 'segdecoder' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/new/segdecoder.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/new/segdecoder.v:32]
INFO: [Synth 8-6155] done synthesizing module 'segdecoder' (9#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/new/segdecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segcontroller' (10#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/files/segcontroller.v:23]
WARNING: [Synth 8-3848] Net RsTx in module/entity scoreboard does not have driver. [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/Assignment 2/scoreboard.v:35]
WARNING: [Synth 8-3848] Net reset in module/entity scoreboard does not have driver. [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/Assignment 2/scoreboard.v:45]
INFO: [Synth 8-6155] done synthesizing module 'scoreboard' (11#1) [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/Assignment 2/scoreboard.v:34]
WARNING: [Synth 8-3331] design game_state has unconnected port clk
WARNING: [Synth 8-3331] design scoreboard has unconnected port RsTx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 764.984 ; gain = 220.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 764.984 ; gain = 220.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 764.984 ; gain = 220.613
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scoreboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scoreboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 905.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 905.625 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'A_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:167]
WARNING: [Synth 8-327] inferring latch for variable 'B_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:143]
WARNING: [Synth 8-327] inferring latch for variable 'D_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'dp_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'l_score_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'r_score_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'serving_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:110]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/game_state_machine.v:111]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            RX_START_BIT |                               01 |                               01
            RX_DATA_BITS |                               10 |                               10
             RX_STOP_BIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'SEG_reg' [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/imports/new/segdecoder.v:28]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 15    
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 4     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module data_log 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module mux41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module counter1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module counter2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module segdecoder 
Detailed RTL Component Info : 
+---Muxes : 
	  37 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'nolabel_line46/data_reg' and it is trimmed from '21' to '14' bits. [C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.srcs/sources_1/imports/sources_1/new/data_log.v:40]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design scoreboard has unconnected port RsTx
INFO: [Synth 8-3886] merging instance 'game_state/D_reg[1]' (LD) to 'game_state/C_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/B_reg[1]' (LD) to 'game_state/A_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/D_reg[0]' (LD) to 'game_state/D_reg[2]'
INFO: [Synth 8-3886] merging instance 'game_state/B_reg[0]' (LD) to 'game_state/B_reg[2]'
INFO: [Synth 8-3886] merging instance 'game_state/next_state_reg[3]' (LD) to 'game_state/next_state_reg[1]'
INFO: [Synth 8-3886] merging instance 'game_state/next_state_reg[2]' (LD) to 'game_state/next_state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game_state/next_state_reg[1] )
INFO: [Synth 8-3886] merging instance 'game_state/D_reg[5]' (LD) to 'game_state/C_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/C_reg[5]' (LD) to 'game_state/C_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/B_reg[5]' (LD) to 'game_state/A_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/A_reg[5]' (LD) to 'game_state/A_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/D_reg[3]' (LD) to 'game_state/C_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/C_reg[3]' (LD) to 'game_state/C_reg[4]'
INFO: [Synth 8-3886] merging instance 'game_state/B_reg[3]' (LD) to 'game_state/A_reg[3]'
INFO: [Synth 8-3886] merging instance 'game_state/A_reg[3]' (LD) to 'game_state/A_reg[4]'
INFO: [Synth 8-3886] merging instance 'game_state/D_reg[4]' (LD) to 'game_state/C_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game_state/C_reg[4] )
INFO: [Synth 8-3886] merging instance 'game_state/B_reg[4]' (LD) to 'game_state/A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\game_state/A_reg[4] )
INFO: [Synth 8-3886] merging instance 'game_state/dp_reg[1]' (LD) to 'game_state/dp_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\game_state/dp_reg[3] )
WARNING: [Synth 8-3332] Sequential element (game_state/dp_reg[3]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (game_state/dp_reg[2]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (game_state/dp_reg[0]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (game_state/next_state_reg[1]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (segController/segDecoder/SEG_reg[6]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (segController/segDecoder/SEG_reg[5]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (segController/segDecoder/SEG_reg[4]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (segController/segDecoder/SEG_reg[3]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (segController/segDecoder/SEG_reg[2]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (segController/segDecoder/SEG_reg[1]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (segController/segDecoder/SEG_reg[0]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (game_state/C_reg[4]) is unused and will be removed from module scoreboard.
WARNING: [Synth 8-3332] Sequential element (game_state/A_reg[4]) is unused and will be removed from module scoreboard.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------+---------------+----------------+
|Module Name | RTL Object                   | Depth x Width | Implemented As | 
+------------+------------------------------+---------------+----------------+
|segdecoder  | SEG                          | 64x7          | LUT            | 
|scoreboard  | segController/segDecoder/SEG | 64x7          | LUT            | 
+------------+------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 905.625 ; gain = 361.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     3|
|4     |LUT2   |    22|
|5     |LUT3   |    12|
|6     |LUT4   |    14|
|7     |LUT5   |    31|
|8     |LUT6   |    40|
|9     |FDRE   |    54|
|10    |FDSE   |    16|
|11    |LD     |    16|
|12    |IBUF   |     2|
|13    |OBUF   |    12|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   233|
|2     |  game_state     |game_state    |    42|
|3     |  nolabel_line45 |uart_rx       |    93|
|4     |  nolabel_line46 |data_log      |    43|
|5     |  segController  |segcontroller |    39|
|6     |    Counter1     |counter1      |    31|
|7     |    Counter2     |counter2      |     8|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 908.766 ; gain = 223.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 908.766 ; gain = 364.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 8 instances
  LD => LDCE (inverted pins: G): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 924.852 ; gain = 623.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 924.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASHWIN-PC/Tennis Scoring/Tennis Scoring.runs/synth_1/scoreboard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file scoreboard_utilization_synth.rpt -pb scoreboard_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  7 22:02:28 2021...
