{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636639530656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636639530657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 23:05:30 2021 " "Processing started: Thu Nov 11 23:05:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636639530657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639530657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw6_my -c hw6_my " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw6_my -c hw6_my" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639530657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636639530996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636639530996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-arch_full_adder " "Found design unit 1: full_adder-arch_full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537161 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639537161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_full_adder-behavior " "Found design unit 1: tb_full_adder-behavior" {  } { { "tb_full_adder.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/tb_full_adder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537163 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_full_adder " "Found entity 1: tb_full_adder" {  } { { "tb_full_adder.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/tb_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639537163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-arch_PE " "Found design unit 1: PE-arch_PE" {  } { { "PE.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/PE.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537164 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "PE.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/PE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639537164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row.vhd 2 1 " "Found 2 design units, including 1 entities, in source file row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Row-arch_Row " "Found design unit 1: Row-arch_Row" {  } { { "Row.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/Row.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537165 ""} { "Info" "ISGN_ENTITY_NAME" "1 Row " "Found entity 1: Row" {  } { { "Row.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/Row.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639537165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-arch_mult " "Found design unit 1: mult-arch_mult" {  } { { "mult.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/mult.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537166 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/mult.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639537166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_digit_sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_digit_sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_digit_sevenseg-arch_one_digit_sevenseg " "Found design unit 1: one_digit_sevenseg-arch_one_digit_sevenseg" {  } { { "one_digit_sevenseg.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/one_digit_sevenseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537168 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_digit_sevenseg " "Found entity 1: one_digit_sevenseg" {  } { { "one_digit_sevenseg.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/one_digit_sevenseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639537168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_digit_sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_digit_sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_digit_sevenseg-fdss " "Found design unit 1: four_digit_sevenseg-fdss" {  } { { "four_digit_sevenseg.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/four_digit_sevenseg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537169 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_digit_sevenseg " "Found entity 1: four_digit_sevenseg" {  } { { "four_digit_sevenseg.vhd" "" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/four_digit_sevenseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636639537169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639537169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_digit_sevenseg " "Elaborating entity \"four_digit_sevenseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636639537195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:multiply " "Elaborating entity \"mult\" for hierarchy \"mult:multiply\"" {  } { { "four_digit_sevenseg.vhd" "multiply" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/four_digit_sevenseg.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636639537196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Row mult:multiply\|Row:Row_0 " "Elaborating entity \"Row\" for hierarchy \"mult:multiply\|Row:Row_0\"" {  } { { "mult.vhd" "Row_0" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/mult.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636639537197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PE mult:multiply\|Row:Row_0\|PE:PE_0 " "Elaborating entity \"PE\" for hierarchy \"mult:multiply\|Row:Row_0\|PE:PE_0\"" {  } { { "Row.vhd" "PE_0" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/Row.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636639537198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mult:multiply\|Row:Row_0\|PE:PE_0\|full_adder:FA_1 " "Elaborating entity \"full_adder\" for hierarchy \"mult:multiply\|Row:Row_0\|PE:PE_0\|full_adder:FA_1\"" {  } { { "PE.vhd" "FA_1" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/PE.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636639537198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_digit_sevenseg one_digit_sevenseg:digit_0 " "Elaborating entity \"one_digit_sevenseg\" for hierarchy \"one_digit_sevenseg:digit_0\"" {  } { { "four_digit_sevenseg.vhd" "digit_0" { Text "C:/Users/jp040/Documents/yonsei/2_2/Logic_circuit_design/hw6/hw6_my/four_digit_sevenseg.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636639537226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636639538071 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636639538466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636639538466 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636639538495 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636639538495 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636639538495 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636639538495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636639538507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 23:05:38 2021 " "Processing ended: Thu Nov 11 23:05:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636639538507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636639538507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636639538507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636639538507 ""}
