
---------- Begin Simulation Statistics ----------
final_tick                               371668760652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898400                       # Number of bytes of host memory used
host_op_rate                                    99129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   225.71                       # Real time elapsed on the host
host_tick_rate                               33962497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007666                       # Number of seconds simulated
sim_ticks                                  7665769500                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        84415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        173670                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       125515                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6332                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       145460                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69702                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       125515                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        55813                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          176356                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17673                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3939                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            716116                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           610685                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6608                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1517687                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       777528                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15104486                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.481325                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.671519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10348150     68.51%     68.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       747687      4.95%     73.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       851513      5.64%     79.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       289372      1.92%     81.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       556953      3.69%     84.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       265127      1.76%     86.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       335095      2.22%     88.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       192902      1.28%     89.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1517687     10.05%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15104486                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.533152                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.533152                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11243935                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23425408                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           808650                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2499033                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13206                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        644855                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7693133                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1849                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2376936                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   736                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              176356                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1121161                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13999131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2102                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10739526                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          353                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1819                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26412                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.011503                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1195460                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87375                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.700487                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15210016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.558795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.013499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11660253     76.66%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           110586      0.73%     77.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           215320      1.42%     78.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           174661      1.15%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           189893      1.25%     81.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           150646      0.99%     82.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224989      1.48%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            87993      0.58%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2395675     15.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15210016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697579                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18490671                       # number of floating regfile writes
system.switch_cpus.idleCycles                  121501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8694                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137448                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.517571                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10228117                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2376936                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          324603                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7707564                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2445427                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23270021                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7851181                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17951                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23266673                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3074                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3892437                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13206                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3900510                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31364                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       574999                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           98                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       200787                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       217435                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6881                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1813                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28827770                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23038748                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606841                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17493868                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.502705                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23095037                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21984659                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2034265                       # number of integer regfile writes
system.switch_cpus.ipc                       0.652251                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.652251                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55607      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3793574     16.29%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          651      0.00%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3655      0.02%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          777      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56954      0.24%     16.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4958      0.02%     16.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5072      0.02%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           80      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262540     22.60%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855530     16.56%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       899855      3.86%     59.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131317      0.56%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6956076     29.87%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2246885      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23284627                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21772837                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42639995                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20739501                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030505                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1021249                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043859                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13045      1.28%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            696      0.07%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           361      0.04%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       116798     11.44%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       252501     24.72%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87526      8.57%     46.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14583      1.43%     47.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       482930     47.29%     94.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        52808      5.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2477432                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     20164218                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2299247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3135129                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23265190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23284627                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4831                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       895320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3697                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4426                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       596222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15210016                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.530875                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.417739                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9718266     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       724938      4.77%     68.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       758621      4.99%     73.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       643036      4.23%     77.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       908632      5.97%     83.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       716931      4.71%     88.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       776061      5.10%     93.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       470458      3.09%     96.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       493073      3.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15210016                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.518743                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1121463                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   380                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22005                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       112794                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7707564                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2445427                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10734410                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15331517                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4308810                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         118536                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1101791                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1799896                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         22203                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68407797                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23345129                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21346157                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2841486                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4915688                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13206                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6944291                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           902982                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34763482                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22105451                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           95                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           12                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3923468                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36655783                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46410207                       # The number of ROB writes
system.switch_cpus.timesIdled                    1382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        78987                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       239978                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          78987                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              62159                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26347                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58068                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27096                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27096                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         62159                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       262925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       262925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262925                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7398528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7398528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7398528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             89255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   89255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               89255                       # Request fanout histogram
system.membus.reqLayer2.occupancy           297746500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          493260000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7665769500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1778                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148509                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35643                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2288                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82826                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11014336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11274560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          111045                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1686208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           231802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.340756                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.473965                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 152814     65.92%     65.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  78988     34.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             231802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          175396000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177694500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3429000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          891                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        30610                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31501                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          891                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        30610                       # number of overall hits
system.l2.overall_hits::total                   31501                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        87855                       # number of demand (read+write) misses
system.l2.demand_misses::total                  89256                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        87855                       # number of overall misses
system.l2.overall_misses::total                 89256                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    114322000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8898541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9012863500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    114322000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8898541500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9012863500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2286                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120757                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2286                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120757                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.610236                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.741611                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.739137                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.610236                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.741611                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.739137                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81951.254480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101286.682602                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100977.676571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81951.254480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101286.682602                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100977.676571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26347                       # number of writebacks
system.l2.writebacks::total                     26347                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        87855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             89250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        87855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            89250                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    100372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8020001500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8120373500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    100372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8020001500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8120373500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.610236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.741611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.739088                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.610236                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.741611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.739088                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71951.254480                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91286.796426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90984.577031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71951.254480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91286.796426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90984.577031                       # average overall mshr miss latency
system.l2.replacements                         111045                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        53632                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            53632                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        53632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        53632                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1777                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1777                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1777                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1777                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        52357                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         52357                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         8547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27096                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27096                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2667559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2667559500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.760205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.760205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98448.461027                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98448.461027                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27096                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27096                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2396599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2396599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.760205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.760205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88448.461027                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88448.461027                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                891                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    114322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114322000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.610236                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.610577                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81951.254480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81833.929850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    100372000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100372000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.610236                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.609703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71951.254480                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71951.254480                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22063                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        60759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6230982000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6230982000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82826                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.733609                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.733622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102552.411988                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102545.661011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        60759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5623402000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5623402000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.733609                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.733574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92552.576573                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92552.576573                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3987.786859                       # Cycle average of tags in use
system.l2.tags.total_refs                      129973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    111045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.170453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     346.899586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.139317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.650754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    37.927416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3602.169786                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.084692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009260                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.879436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973581                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2946                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2034957                       # Number of tag accesses
system.l2.tags.data_accesses                  2034957                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        89280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5622656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5712320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        89280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1686208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1686208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        87854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               89255                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26347                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26347                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             33395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     11646580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    733475746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             745172419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11646580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11663278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219965915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219965915                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219965915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            33395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11646580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    733475746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            965138333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26333.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     87780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000198014250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1587                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1587                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              182350                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24767                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       89249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26347                       # Number of write requests accepted
system.mem_ctrls.readBursts                     89249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26347                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     74                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2751282500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  445875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4423313750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30852.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49602.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14278                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   19655                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 89249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26347                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.624546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.470471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    85.847266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69301     84.99%     84.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7363      9.03%     94.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2894      3.55%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1139      1.40%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          442      0.54%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          215      0.26%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           78      0.10%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           43      0.05%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.188406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.189616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.059544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1574     99.18%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      0.63%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1587                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.582231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.551538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.038362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1178     74.23%     74.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               22      1.39%     75.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              277     17.45%     93.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               93      5.86%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      1.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1587                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5707200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1684224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5711936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1686208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       744.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    745.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7665190000                       # Total gap between requests
system.mem_ctrls.avgGap                      66310.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        89280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5617920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1684224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11646580.294385319576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 732857934.223041772842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219707101.811501115561                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        87854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26347                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42965500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4380348250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 182259218250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30799.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49859.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6917645.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            307962480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            163659375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           341984580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           75716100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     604805760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3432199140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         53356800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4979684235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        649.600048                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    110549750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    255840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7299368750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274361640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145800105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           294724920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           61653420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     604805760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3407524410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         73441440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4862311695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.288794                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    165111500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    255840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7244807000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7665758500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1118578                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1118586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1118578                       # number of overall hits
system.cpu.icache.overall_hits::total         1118586                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2582                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2582                       # number of overall misses
system.cpu.icache.overall_misses::total          2584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    145409499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    145409499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    145409499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    145409499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121160                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121170                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121160                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121170                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002303                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002305                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002303                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002305                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56316.614640                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56273.025929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56316.614640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56273.025929                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          545                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1778                       # number of writebacks
system.cpu.icache.writebacks::total              1778                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          296                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          296                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          296                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2286                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2286                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2286                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2286                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    127157999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127157999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    127157999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127157999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55624.671479                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55624.671479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55624.671479                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55624.671479                       # average overall mshr miss latency
system.cpu.icache.replacements                   1778                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1118578                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1118586                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2582                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    145409499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    145409499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121160                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121170                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002305                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56316.614640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56273.025929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2286                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    127157999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127157999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55624.671479                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55624.671479                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007480                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              721546                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1778                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            405.818898                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007454                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2244628                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2244628                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9149811                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9149815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9167158                       # number of overall hits
system.cpu.dcache.overall_hits::total         9167162                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       174286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         174290                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       178669                       # number of overall misses
system.cpu.dcache.overall_misses::total        178673                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13359853847                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13359853847                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13359853847                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13359853847                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9324097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9324105                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9345827                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9345835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019118                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019118                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76654.773459                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76653.014212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 74774.324852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74772.650859                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2000036                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31985                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.530436                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        53632                       # number of writebacks
system.cpu.dcache.writebacks::total             53632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        57419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57419                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        57419                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57419                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118465                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9264544347                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9264544347                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9405812847                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9405812847                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012534                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012534                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79274.254897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79274.254897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79397.398784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79397.398784                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117443                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6957509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6957513                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       138622                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        138626                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10511698500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10511698500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7096131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7096139                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019535                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 75829.944020                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75827.755977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        57398                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57398                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81224                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6452366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6452366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79439.155915                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79439.155915                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35664                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2848155347                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2848155347                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 79860.793714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79860.793714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35643                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2812178347                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2812178347                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 78898.475072                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78898.475072                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17347                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17347                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4383                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4383                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21730                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.201703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.201703                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    141268500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    141268500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073539                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88403.316646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88403.316646                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371668760652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.020930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8875669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117443                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.574270                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.020926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18810137                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18810137                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371688877474500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898536                       # Number of bytes of host memory used
host_op_rate                                   136214                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   659.31                       # Real time elapsed on the host
host_tick_rate                               30512095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020117                       # Number of seconds simulated
sim_ticks                                 20116822500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       214771                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        429632                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104933                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1911                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120215                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84580                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104933                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20353                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136589                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591041                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989332                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1911                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4552038                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400733                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     40032192                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.684443                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.788865                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     25745867     64.31%     64.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2202622      5.50%     69.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2573433      6.43%     76.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       822860      2.06%     78.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1701986      4.25%     82.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       809406      2.02%     84.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1025241      2.56%     87.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       598739      1.50%     88.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4552038     11.37%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     40032192                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.341122                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.341122                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      28848667                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308653                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2095542                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7263724                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17747                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1989711                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356620                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7101439                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136589                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250842                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36915043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31410381                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35494                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003395                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3282601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99940                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.780699                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     40215391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.738028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.135040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         29757564     74.00%     74.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           320212      0.80%     74.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           667754      1.66%     76.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           507656      1.26%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           532524      1.32%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           431606      1.07%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           663824      1.65%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           228272      0.57%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7105979     17.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     40215391                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107966735                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57516533                       # number of floating regfile writes
system.switch_cpus.idleCycles                   18254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1911                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111124                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.724763                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30941103                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7101439                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          693866                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366288                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254732                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118371                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23839664                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12009                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69393520                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9881413                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17747                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9901575                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        90130                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1829994                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          709                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412888                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       500007                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          709                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86124694                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68758958                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607066                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52283333                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.708992                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68886797                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63905418                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035824                       # number of integer regfile writes
system.switch_cpus.ipc                       0.745645                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.745645                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712109     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7704      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143260      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430941     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007084     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2290173      3.30%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283443      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21553491     31.05%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6818131      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69405529                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67516372                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132235090                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64329752                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005722                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3101875                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044692                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1965      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       368399     11.88%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       801574     25.84%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         266808      8.60%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34394      1.11%     47.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1479081     47.68%     95.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       149654      4.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4868137                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     49894449                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5799770                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106851                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69405529                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1215                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       801540                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     40215391                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.725845                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.503283                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     23903945     59.44%     59.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2116604      5.26%     64.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2232712      5.55%     70.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1896627      4.72%     74.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2731919      6.79%     81.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2161025      5.37%     87.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2293786      5.70%     92.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1392081      3.46%     96.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1486692      3.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     40215391                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.725062                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250842                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        63012                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       286700                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366288                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31864214                       # number of misc regfile reads
system.switch_cpus.numCycles                 40233645                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        10763503                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         269799                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3010848                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        4198415                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         38629                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203778518                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179716                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705965                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8317492                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13191495                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17747                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      18105801                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1533144                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118407                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63483557                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12206343                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            104113172                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848618                       # The number of ROB writes
system.switch_cpus.timesIdled                     273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       191531                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666620                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         191531                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  20116822500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             149944                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        67290                       # Transaction distribution
system.membus.trans_dist::CleanEvict           147481                       # Transaction distribution
system.membus.trans_dist::ReadExReq             64917                       # Transaction distribution
system.membus.trans_dist::ReadExResp            64917                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149944                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       644493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       644493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 644493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18057664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     18057664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18057664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            214861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  214861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              214861                       # Request fanout histogram
system.membus.reqLayer2.occupancy           743970000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1190053500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  20116822500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  20116822500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  20116822500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  20116822500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241006                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       245207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          361271                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240668                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                999931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     32697088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32740096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          273503                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4306560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           606812                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.315635                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.464769                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 415281     68.44%     68.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 191531     31.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             606812                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          511563000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499462500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  20116822500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          172                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       118277                       # number of demand (read+write) hits
system.l2.demand_hits::total                   118449                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          172                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       118277                       # number of overall hits
system.l2.overall_hits::total                  118449                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          164                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       214696                       # number of demand (read+write) misses
system.l2.demand_misses::total                 214860                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          164                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       214696                       # number of overall misses
system.l2.overall_misses::total                214860                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     14120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  21884688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21898808500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     14120000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  21884688500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21898808500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333309                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333309                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.488095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.644785                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.644627                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.488095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.644785                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.644627                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86097.560976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101933.377892                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101921.290608                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86097.560976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101933.377892                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101921.290608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               67290                       # number of writebacks
system.l2.writebacks::total                     67290                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          164                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       214696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            214860                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          164                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       214696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           214860                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     12480000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  19737718500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19750198500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     12480000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  19737718500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19750198500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.488095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.644785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.644627                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.488095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.644785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.644627                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76097.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91933.331315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91921.244066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76097.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91933.331315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91921.244066                       # average overall mshr miss latency
system.l2.replacements                         273503                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       177917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           177917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       177917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       177917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              336                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          336                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       132799                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        132799                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        27388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27388                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        64917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               64917                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6401081500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6401081500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.703288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.703288                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98604.086757                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98604.086757                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        64917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          64917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5751911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5751911500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.703288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.703288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88604.086757                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88604.086757                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     14120000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     14120000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.488095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.488095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86097.560976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86097.560976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     12480000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12480000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.488095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.488095                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76097.560976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76097.560976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        90889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             90889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       149779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          149779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15483607000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15483607000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.622347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.622347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103376.354496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103376.354496                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       149779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       149779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13985807000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13985807000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.622347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.622347                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93376.287731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93376.287731                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  20116822500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      591468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277599                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.130656                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     403.905580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     2.231489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3689.862931                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.098610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.900845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          418                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1977                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5606463                       # Number of tag accesses
system.l2.tags.data_accesses                  5606463                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  20116822500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     13740608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13751104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4306560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4306560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       214697                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              214861                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        67290                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              67290                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       521752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    683040674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683562426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       521752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           521752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      214077546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            214077546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      214077546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       521752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    683040674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            897639973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     67290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    214554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000205119750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              444551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              63323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      214861                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      67290                       # Number of write requests accepted
system.mem_ctrls.readBursts                    214861                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    67290                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4083                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6820673000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1073590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10846635500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31765.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50515.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27026                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                214861                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                67290                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  116129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.850516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.168088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.051221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       177359     86.33%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17269      8.41%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5990      2.92%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2904      1.41%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1116      0.54%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          481      0.23%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          195      0.09%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           92      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.182066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.023486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.617024                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               2      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             10      0.25%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            73      1.81%      2.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           162      4.01%      6.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           386      9.56%     15.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           800     19.82%     35.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           882     21.85%     57.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           806     19.97%     77.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           542     13.43%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           220      5.45%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            93      2.30%     98.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            35      0.87%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.30%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            7      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.633897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.064979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2828     70.05%     70.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.92%     70.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              912     22.59%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              212      5.25%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               47      1.16%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4037                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13741952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4306048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13751104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4306560                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       683.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       214.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    214.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20116944500                       # Total gap between requests
system.mem_ctrls.avgGap                      71298.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     13731456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4306048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 521752.379134428455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 682585731.419561982155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 214052094.956845194101                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       214697                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        67290                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      5692500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10840943000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 489797205750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34710.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50494.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7278900.37                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            746651220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            396865920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           778966860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          176806620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1588229760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8967066720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        173645760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12828232860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        637.686834                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    376944000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    671840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19068038500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            720226080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            382828215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           754119660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          174405420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1588229760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8993046180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        151768320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12764623635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.524843                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    319826750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    671840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19125155750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    27782581000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369080                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369088                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369080                       # number of overall hits
system.cpu.icache.overall_hits::total         4369088                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2924                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2922                       # number of overall misses
system.cpu.icache.overall_misses::total          2924                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162402499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162402499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162402499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162402499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372012                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372012                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000669                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000669                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55579.226215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55541.210328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55579.226215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55541.210328                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          545                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2114                       # number of writebacks
system.cpu.icache.writebacks::total              2114                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          300                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          300                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          300                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2622                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2622                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    143624499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143624499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    143624499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143624499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000600                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000600                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54776.696796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54776.696796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54776.696796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54776.696796                       # average overall mshr miss latency
system.cpu.icache.replacements                   2114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369080                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369088                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2924                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162402499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162402499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000669                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55579.226215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55541.210328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          300                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    143624499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143624499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000600                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54776.696796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54776.696796                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.035082                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371712                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2624                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1666.048780                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.035056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000068                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746648                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746648                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36890348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36890352                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36948559                       # number of overall hits
system.cpu.dcache.overall_hits::total        36948563                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       663100                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         663104                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       678455                       # number of overall misses
system.cpu.dcache.overall_misses::total        678459                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46594465416                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46594465416                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46594465416                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46594465416                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37553448                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37553456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37627014                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37627022                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017658                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018031                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018031                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70267.629944                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70267.206073                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68677.311562                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68676.906661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7584075                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          555                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            124063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.130837                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   277.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       231549                       # number of writebacks
system.cpu.dcache.writebacks::total            231549                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       217103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       217103                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       217103                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       217103                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       445997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       445997                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451438                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  32584031416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32584031416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  33057214916                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33057214916                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011876                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011876                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 73058.857831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73058.857831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 73226.478312                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73226.478312                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28035673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28035677                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       535058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        535062                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  36821988500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36821988500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28570731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28570739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018728                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68818.686012                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68818.171539                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       217009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       217009                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318049                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  22940724000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  22940724000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011132                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72129.527211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72129.527211                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9772476916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9772476916                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76322.432608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76322.432608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           94                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9643307416                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9643307416                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75368.957827                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75368.957827                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58211                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58211                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        15355                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        15355                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73566                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73566                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.208724                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.208724                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5441                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5441                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    473183500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    473183500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073961                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073961                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86966.274582                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86966.274582                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371688877474500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.076350                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37400005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451442                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.845648                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.076346                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000075                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          804                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75705486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75705486                       # Number of data accesses

---------- End Simulation Statistics   ----------
