<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\synlog\Top_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT0</data>
<data>40.0 MHz</data>
<data>7.1 MHz</data>
<data>-4.659</data>
</row>
<row>
<data>Clock_Reset_0/PF_CCC_C1_0/PF_CCC_C1_0/pll_inst_0/OUT1</data>
<data>80.0 MHz</data>
<data>116.9 MHz</data>
<data>9.187</data>
</row>
<row>
<data>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK</data>
<data>160.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE0/RX_CLK_R</data>
<data>250.0 MHz</data>
<data>44.2 MHz</data>
<data>-3.447</data>
</row>
<row>
<data>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE1/RX_CLK_R</data>
<data>250.0 MHz</data>
<data>103.9 MHz</data>
<data>-3.514</data>
</row>
<row>
<data>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE2/RX_CLK_R</data>
<data>250.0 MHz</data>
<data>103.9 MHz</data>
<data>-3.595</data>
</row>
<row>
<data>Data_Block_0/PF_XCVR_ERM_C2_0/I_XCVR/LANE3/RX_CLK_R</data>
<data>250.0 MHz</data>
<data>103.9 MHz</data>
<data>-3.627</data>
</row>
<row>
<data>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE0/RX_CLK_R</data>
<data>250.0 MHz</data>
<data>103.9 MHz</data>
<data>-2.248</data>
</row>
<row>
<data>Data_Block_0/PF_XCVR_ERM_C3_0/I_XCVR/LANE1/RX_CLK_R</data>
<data>250.0 MHz</data>
<data>103.9 MHz</data>
<data>-2.315</data>
</row>
<row>
<data>PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock</data>
<data>100.0 MHz</data>
<data>177.3 MHz</data>
<data>2.461</data>
</row>
<row>
<data>PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock</data>
<data>100.0 MHz</data>
<data>172.8 MHz</data>
<data>4.214</data>
</row>
<row>
<data>Synchronizer_3|Chain_inferred_clock[1]</data>
<data>100.0 MHz</data>
<data>2974.4 MHz</data>
<data>9.664</data>
</row>
<row>
<data>Top|FTDI_CLK</data>
<data>100.0 MHz</data>
<data>271.4 MHz</data>
<data>6.315</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>882.6 MHz</data>
<data>8.867</data>
</row>
</report_table>
