
ul5.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  00000416  000004aa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000416  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080010a  0080010a  000004b4  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  000004b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000b80  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000080  00000000  00000000  00000c08  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000466  00000000  00000000  00000c88  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000127  00000000  00000000  000010ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000324  00000000  00000000  00001215  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000cc  00000000  00000000  0000153c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000000fb  00000000  00000000  00001608  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000018f  00000000  00000000  00001703  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4c 00 	jmp	0x98	; 0x98 <__ctors_end>
   4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
   8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
   c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  24:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  44:	0c 94 cd 01 	jmp	0x39a	; 0x39a <__vector_17>
  48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  64:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  80:	0c 94 eb 01 	jmp	0x3d6	; 0x3d6 <__vector_32>
  84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
  94:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000098 <__ctors_end>:
  98:	11 24       	eor	r1, r1
  9a:	1f be       	out	0x3f, r1	; 63
  9c:	cf ef       	ldi	r28, 0xFF	; 255
  9e:	d0 e1       	ldi	r29, 0x10	; 16
  a0:	de bf       	out	0x3e, r29	; 62
  a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
  a4:	11 e0       	ldi	r17, 0x01	; 1
  a6:	a0 e0       	ldi	r26, 0x00	; 0
  a8:	b1 e0       	ldi	r27, 0x01	; 1
  aa:	e6 e1       	ldi	r30, 0x16	; 22
  ac:	f4 e0       	ldi	r31, 0x04	; 4
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x10>
  b0:	05 90       	lpm	r0, Z+
  b2:	0d 92       	st	X+, r0
  b4:	aa 30       	cpi	r26, 0x0A	; 10
  b6:	b1 07       	cpc	r27, r17
  b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0xc>

000000ba <__do_clear_bss>:
  ba:	11 e0       	ldi	r17, 0x01	; 1
  bc:	aa e0       	ldi	r26, 0x0A	; 10
  be:	b1 e0       	ldi	r27, 0x01	; 1
  c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
  c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
  c4:	ac 30       	cpi	r26, 0x0C	; 12
  c6:	b1 07       	cpc	r27, r17
  c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
  ca:	0e 94 6b 00 	call	0xd6	; 0xd6 <main>
  ce:	0c 94 09 02 	jmp	0x412	; 0x412 <_exit>

000000d2 <__bad_interrupt>:
  d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <main>:

void shift_out(uint8_t data, uint8_t position);
void flush_display(uint8_t position);


int main(void){
  d6:	cf 93       	push	r28
  d8:	df 93       	push	r29
  da:	cd b7       	in	r28, 0x3d	; 61
  dc:	de b7       	in	r29, 0x3e	; 62
	
	
	
    //TIMER-COUNTER 1 for right display
    //setting clock to clk/64 CPU clock, setting timer to compare match mode
    TCCR1B = (1<<CS10) | (1<<CS11) | (1 << WGM12);
  de:	81 e8       	ldi	r24, 0x81	; 129
  e0:	90 e0       	ldi	r25, 0x00	; 0
  e2:	2b e0       	ldi	r18, 0x0B	; 11
  e4:	fc 01       	movw	r30, r24
  e6:	20 83       	st	Z, r18
    //initializing timer values
    TCCR1A = 0;
  e8:	80 e8       	ldi	r24, 0x80	; 128
  ea:	90 e0       	ldi	r25, 0x00	; 0
  ec:	fc 01       	movw	r30, r24
  ee:	10 82       	st	Z, r1
    TCCR1C = 0;
  f0:	82 e8       	ldi	r24, 0x82	; 130
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	fc 01       	movw	r30, r24
  f6:	10 82       	st	Z, r1
    //timer 1 compare match A interrupt enable
    TIMSK1 = (1 << OCIE1A);
  f8:	8f e6       	ldi	r24, 0x6F	; 111
  fa:	90 e0       	ldi	r25, 0x00	; 0
  fc:	22 e0       	ldi	r18, 0x02	; 2
  fe:	fc 01       	movw	r30, r24
 100:	20 83       	st	Z, r18
    //load number into compare match, 100 Hz
    OCR1A = F_CPU/PRESCALER1;
 102:	88 e8       	ldi	r24, 0x88	; 136
 104:	90 e0       	ldi	r25, 0x00	; 0
 106:	22 e1       	ldi	r18, 0x12	; 18
 108:	3a e7       	ldi	r19, 0x7A	; 122
 10a:	fc 01       	movw	r30, r24
 10c:	31 83       	std	Z+1, r19	; 0x01
 10e:	20 83       	st	Z, r18
	
	//TIMER-COUNTER 2 for left display
	//setting clock to clk/1024 CPU clock, setting timer to compare match mode
	TCCR3B = (1<<CS32) | (1<<CS30) | (1 << WGM32);
 110:	81 e9       	ldi	r24, 0x91	; 145
 112:	90 e0       	ldi	r25, 0x00	; 0
 114:	2d e0       	ldi	r18, 0x0D	; 13
 116:	fc 01       	movw	r30, r24
 118:	20 83       	st	Z, r18
	//initializing timer values
	TCCR3A = 0;
 11a:	80 e9       	ldi	r24, 0x90	; 144
 11c:	90 e0       	ldi	r25, 0x00	; 0
 11e:	fc 01       	movw	r30, r24
 120:	10 82       	st	Z, r1
	//timer 1 compare match A interrupt enable
	TIMSK3 = (1 << OCIE3A);
 122:	81 e7       	ldi	r24, 0x71	; 113
 124:	90 e0       	ldi	r25, 0x00	; 0
 126:	22 e0       	ldi	r18, 0x02	; 2
 128:	fc 01       	movw	r30, r24
 12a:	20 83       	st	Z, r18
	//load number into compare match
	OCR3A = F_CPU/PRESCALER2*10;
 12c:	88 e9       	ldi	r24, 0x98	; 152
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	2a e4       	ldi	r18, 0x4A	; 74
 132:	3c e4       	ldi	r19, 0x4C	; 76
 134:	fc 01       	movw	r30, r24
 136:	31 83       	std	Z+1, r19	; 0x01
 138:	20 83       	st	Z, r18
    	
    //LED INITIALISATION
    //setting PORTA pin 0 to output
    DDRA = 0x01;
 13a:	81 e2       	ldi	r24, 0x21	; 33
 13c:	90 e0       	ldi	r25, 0x00	; 0
 13e:	21 e0       	ldi	r18, 0x01	; 1
 140:	fc 01       	movw	r30, r24
 142:	20 83       	st	Z, r18
    //lighting LED 0
    PORTA = 0x01;
 144:	82 e2       	ldi	r24, 0x22	; 34
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	21 e0       	ldi	r18, 0x01	; 1
 14a:	fc 01       	movw	r30, r24
 14c:	20 83       	st	Z, r18

    //INTERRUPTS
    //global interrupt enable
    sei();
 14e:	78 94       	sei
	
	// 7 segment display control
	// 7-segment data connected to PE4
	DDRE = 0xFF;
 150:	8d e2       	ldi	r24, 0x2D	; 45
 152:	90 e0       	ldi	r25, 0x00	; 0
 154:	2f ef       	ldi	r18, 0xFF	; 255
 156:	fc 01       	movw	r30, r24
 158:	20 83       	st	Z, r18
	PORTE = 0x00;
 15a:	8e e2       	ldi	r24, 0x2E	; 46
 15c:	90 e0       	ldi	r25, 0x00	; 0
 15e:	fc 01       	movw	r30, r24
 160:	10 82       	st	Z, r1
	
	DDRB = 0x80;	//latch to output
 162:	84 e2       	ldi	r24, 0x24	; 36
 164:	90 e0       	ldi	r25, 0x00	; 0
 166:	20 e8       	ldi	r18, 0x80	; 128
 168:	fc 01       	movw	r30, r24
 16a:	20 83       	st	Z, r18
	DDRD = 0x10;	
 16c:	8a e2       	ldi	r24, 0x2A	; 42
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	20 e1       	ldi	r18, 0x10	; 16
 172:	fc 01       	movw	r30, r24
 174:	20 83       	st	Z, r18
	
		
    while(1){
		shift_out(numberArray[leftData], 0x01);	// refresh right display
 176:	80 91 0a 01 	lds	r24, 0x010A
 17a:	88 2f       	mov	r24, r24
 17c:	90 e0       	ldi	r25, 0x00	; 0
 17e:	80 50       	subi	r24, 0x00	; 0
 180:	9f 4f       	sbci	r25, 0xFF	; 255
 182:	fc 01       	movw	r30, r24
 184:	80 81       	ld	r24, Z
 186:	61 e0       	ldi	r22, 0x01	; 1
 188:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <shift_out>
		
		flush_display(0x01);
 18c:	81 e0       	ldi	r24, 0x01	; 1
 18e:	0e 94 61 01 	call	0x2c2	; 0x2c2 <flush_display>
		
		
		
		shift_out(numberArray[rightData], 0x10);		// refresh left display
 192:	80 91 0b 01 	lds	r24, 0x010B
 196:	88 2f       	mov	r24, r24
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	80 50       	subi	r24, 0x00	; 0
 19c:	9f 4f       	sbci	r25, 0xFF	; 255
 19e:	fc 01       	movw	r30, r24
 1a0:	80 81       	ld	r24, Z
 1a2:	60 e1       	ldi	r22, 0x10	; 16
 1a4:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <shift_out>
		flush_display(0x10);
 1a8:	80 e1       	ldi	r24, 0x10	; 16
 1aa:	0e 94 61 01 	call	0x2c2	; 0x2c2 <flush_display>
    }
 1ae:	e3 cf       	rjmp	.-58     	; 0x176 <main+0xa0>

000001b0 <shift_out>:
    
	
}

void shift_out(uint8_t data, uint8_t position){
 1b0:	cf 93       	push	r28
 1b2:	df 93       	push	r29
 1b4:	00 d0       	rcall	.+0      	; 0x1b6 <shift_out+0x6>
 1b6:	00 d0       	rcall	.+0      	; 0x1b8 <shift_out+0x8>
 1b8:	0f 92       	push	r0
 1ba:	cd b7       	in	r28, 0x3d	; 61
 1bc:	de b7       	in	r29, 0x3e	; 62
 1be:	8c 83       	std	Y+4, r24	; 0x04
 1c0:	6d 83       	std	Y+5, r22	; 0x05
	//TODO
	// Siin on mingi loogikaviga sees. Kuvab korraga ainult kas paremat
	// või vasakut displayd. võiks kuvada korraga mõlemat.
	
	
	if(position == 0x01){
 1c2:	8d 81       	ldd	r24, Y+5	; 0x05
 1c4:	81 30       	cpi	r24, 0x01	; 1
 1c6:	51 f4       	brne	.+20     	; 0x1dc <shift_out+0x2c>
		PORTD = PORTD & ~(1 << PD4);					//PD4 to 0
 1c8:	8b e2       	ldi	r24, 0x2B	; 43
 1ca:	90 e0       	ldi	r25, 0x00	; 0
 1cc:	2b e2       	ldi	r18, 0x2B	; 43
 1ce:	30 e0       	ldi	r19, 0x00	; 0
 1d0:	f9 01       	movw	r30, r18
 1d2:	20 81       	ld	r18, Z
 1d4:	2f 7e       	andi	r18, 0xEF	; 239
 1d6:	fc 01       	movw	r30, r24
 1d8:	20 83       	st	Z, r18
 1da:	09 c0       	rjmp	.+18     	; 0x1ee <shift_out+0x3e>
	}else{
		PORTD = PORTD | (1 << PD4);
 1dc:	8b e2       	ldi	r24, 0x2B	; 43
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	2b e2       	ldi	r18, 0x2B	; 43
 1e2:	30 e0       	ldi	r19, 0x00	; 0
 1e4:	f9 01       	movw	r30, r18
 1e6:	20 81       	ld	r18, Z
 1e8:	20 61       	ori	r18, 0x10	; 16
 1ea:	fc 01       	movw	r30, r24
 1ec:	20 83       	st	Z, r18
	}	
	
	volatile uint8_t dataBit_i = 0;
 1ee:	1b 82       	std	Y+3, r1	; 0x03
	for(int i = 0; i < 8; i++){
 1f0:	1a 82       	std	Y+2, r1	; 0x02
 1f2:	19 82       	std	Y+1, r1	; 0x01
 1f4:	45 c0       	rjmp	.+138    	; 0x280 <shift_out+0xd0>
		PORTE = (PORTE & ~(1 << PE3));	// clock signal to 0
 1f6:	8e e2       	ldi	r24, 0x2E	; 46
 1f8:	90 e0       	ldi	r25, 0x00	; 0
 1fa:	2e e2       	ldi	r18, 0x2E	; 46
 1fc:	30 e0       	ldi	r19, 0x00	; 0
 1fe:	f9 01       	movw	r30, r18
 200:	20 81       	ld	r18, Z
 202:	27 7f       	andi	r18, 0xF7	; 247
 204:	fc 01       	movw	r30, r24
 206:	20 83       	st	Z, r18
		// data pin = PE4
		dataBit_i  = data & (1 << i);
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	09 80       	ldd	r0, Y+1	; 0x01
 20e:	02 c0       	rjmp	.+4      	; 0x214 <shift_out+0x64>
 210:	88 0f       	add	r24, r24
 212:	99 1f       	adc	r25, r25
 214:	0a 94       	dec	r0
 216:	e2 f7       	brpl	.-8      	; 0x210 <shift_out+0x60>
 218:	98 2f       	mov	r25, r24
 21a:	8c 81       	ldd	r24, Y+4	; 0x04
 21c:	89 23       	and	r24, r25
 21e:	8b 83       	std	Y+3, r24	; 0x03
		dataBit_i = dataBit_i >> i;		// now data is on position 0
 220:	8b 81       	ldd	r24, Y+3	; 0x03
 222:	88 2f       	mov	r24, r24
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	09 80       	ldd	r0, Y+1	; 0x01
 228:	02 c0       	rjmp	.+4      	; 0x22e <shift_out+0x7e>
 22a:	95 95       	asr	r25
 22c:	87 95       	ror	r24
 22e:	0a 94       	dec	r0
 230:	e2 f7       	brpl	.-8      	; 0x22a <shift_out+0x7a>
 232:	8b 83       	std	Y+3, r24	; 0x03
		dataBit_i = dataBit_i << 4;		// now data is on position 4
 234:	8b 81       	ldd	r24, Y+3	; 0x03
 236:	82 95       	swap	r24
 238:	80 7f       	andi	r24, 0xF0	; 240
 23a:	8b 83       	std	Y+3, r24	; 0x03
		
		PORTE = (PORTE & ~(1 << PE4));	// 7seg data now 0
 23c:	8e e2       	ldi	r24, 0x2E	; 46
 23e:	90 e0       	ldi	r25, 0x00	; 0
 240:	2e e2       	ldi	r18, 0x2E	; 46
 242:	30 e0       	ldi	r19, 0x00	; 0
 244:	f9 01       	movw	r30, r18
 246:	20 81       	ld	r18, Z
 248:	2f 7e       	andi	r18, 0xEF	; 239
 24a:	fc 01       	movw	r30, r24
 24c:	20 83       	st	Z, r18
		PORTE = (PORTE | dataBit_i);	// 7seg data written
 24e:	8e e2       	ldi	r24, 0x2E	; 46
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	2e e2       	ldi	r18, 0x2E	; 46
 254:	30 e0       	ldi	r19, 0x00	; 0
 256:	f9 01       	movw	r30, r18
 258:	30 81       	ld	r19, Z
 25a:	2b 81       	ldd	r18, Y+3	; 0x03
 25c:	23 2b       	or	r18, r19
 25e:	fc 01       	movw	r30, r24
 260:	20 83       	st	Z, r18
		
		PORTE = (PORTE | (1 << PE3));	// clock signal to 1
 262:	8e e2       	ldi	r24, 0x2E	; 46
 264:	90 e0       	ldi	r25, 0x00	; 0
 266:	2e e2       	ldi	r18, 0x2E	; 46
 268:	30 e0       	ldi	r19, 0x00	; 0
 26a:	f9 01       	movw	r30, r18
 26c:	20 81       	ld	r18, Z
 26e:	28 60       	ori	r18, 0x08	; 8
 270:	fc 01       	movw	r30, r24
 272:	20 83       	st	Z, r18
		asm("nop");
 274:	00 00       	nop
	}else{
		PORTD = PORTD | (1 << PD4);
	}	
	
	volatile uint8_t dataBit_i = 0;
	for(int i = 0; i < 8; i++){
 276:	89 81       	ldd	r24, Y+1	; 0x01
 278:	9a 81       	ldd	r25, Y+2	; 0x02
 27a:	01 96       	adiw	r24, 0x01	; 1
 27c:	9a 83       	std	Y+2, r25	; 0x02
 27e:	89 83       	std	Y+1, r24	; 0x01
 280:	89 81       	ldd	r24, Y+1	; 0x01
 282:	9a 81       	ldd	r25, Y+2	; 0x02
 284:	88 30       	cpi	r24, 0x08	; 8
 286:	91 05       	cpc	r25, r1
 288:	0c f4       	brge	.+2      	; 0x28c <shift_out+0xdc>
 28a:	b5 cf       	rjmp	.-150    	; 0x1f6 <shift_out+0x46>
		asm("nop");
	}
		
	// latch
	//latch is PB7
	PORTB = PORTB | (1 << PB7);			// latch is "1"
 28c:	85 e2       	ldi	r24, 0x25	; 37
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	25 e2       	ldi	r18, 0x25	; 37
 292:	30 e0       	ldi	r19, 0x00	; 0
 294:	f9 01       	movw	r30, r18
 296:	20 81       	ld	r18, Z
 298:	20 68       	ori	r18, 0x80	; 128
 29a:	fc 01       	movw	r30, r24
 29c:	20 83       	st	Z, r18
	asm("nop");
 29e:	00 00       	nop
	PORTB = PORTB & ~(1 << PB7);		// latch is "0"
 2a0:	85 e2       	ldi	r24, 0x25	; 37
 2a2:	90 e0       	ldi	r25, 0x00	; 0
 2a4:	25 e2       	ldi	r18, 0x25	; 37
 2a6:	30 e0       	ldi	r19, 0x00	; 0
 2a8:	f9 01       	movw	r30, r18
 2aa:	20 81       	ld	r18, Z
 2ac:	2f 77       	andi	r18, 0x7F	; 127
 2ae:	fc 01       	movw	r30, r24
 2b0:	20 83       	st	Z, r18
	
}
 2b2:	0f 90       	pop	r0
 2b4:	0f 90       	pop	r0
 2b6:	0f 90       	pop	r0
 2b8:	0f 90       	pop	r0
 2ba:	0f 90       	pop	r0
 2bc:	df 91       	pop	r29
 2be:	cf 91       	pop	r28
 2c0:	08 95       	ret

000002c2 <flush_display>:


void flush_display(uint8_t position){
 2c2:	cf 93       	push	r28
 2c4:	df 93       	push	r29
 2c6:	00 d0       	rcall	.+0      	; 0x2c8 <flush_display+0x6>
 2c8:	00 d0       	rcall	.+0      	; 0x2ca <flush_display+0x8>
 2ca:	cd b7       	in	r28, 0x3d	; 61
 2cc:	de b7       	in	r29, 0x3e	; 62
 2ce:	8c 83       	std	Y+4, r24	; 0x04
	
	if(position == 0x01){
 2d0:	8c 81       	ldd	r24, Y+4	; 0x04
 2d2:	81 30       	cpi	r24, 0x01	; 1
 2d4:	51 f4       	brne	.+20     	; 0x2ea <flush_display+0x28>
		PORTD = PORTD & ~(1 << PD4);					//PD4 to 0
 2d6:	8b e2       	ldi	r24, 0x2B	; 43
 2d8:	90 e0       	ldi	r25, 0x00	; 0
 2da:	2b e2       	ldi	r18, 0x2B	; 43
 2dc:	30 e0       	ldi	r19, 0x00	; 0
 2de:	f9 01       	movw	r30, r18
 2e0:	20 81       	ld	r18, Z
 2e2:	2f 7e       	andi	r18, 0xEF	; 239
 2e4:	fc 01       	movw	r30, r24
 2e6:	20 83       	st	Z, r18
 2e8:	09 c0       	rjmp	.+18     	; 0x2fc <flush_display+0x3a>
	}else{
		PORTD = PORTD | (1 << PD4);
 2ea:	8b e2       	ldi	r24, 0x2B	; 43
 2ec:	90 e0       	ldi	r25, 0x00	; 0
 2ee:	2b e2       	ldi	r18, 0x2B	; 43
 2f0:	30 e0       	ldi	r19, 0x00	; 0
 2f2:	f9 01       	movw	r30, r18
 2f4:	20 81       	ld	r18, Z
 2f6:	20 61       	ori	r18, 0x10	; 16
 2f8:	fc 01       	movw	r30, r24
 2fa:	20 83       	st	Z, r18
	}
	
	volatile uint8_t dataBit_i = 0;
 2fc:	1b 82       	std	Y+3, r1	; 0x03
	for(int i = 0; i < 8; i++){
 2fe:	1a 82       	std	Y+2, r1	; 0x02
 300:	19 82       	std	Y+1, r1	; 0x01
 302:	2c c0       	rjmp	.+88     	; 0x35c <flush_display+0x9a>
		PORTE = (PORTE & ~(1 << PE3));	// clock signal to 0
 304:	8e e2       	ldi	r24, 0x2E	; 46
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	2e e2       	ldi	r18, 0x2E	; 46
 30a:	30 e0       	ldi	r19, 0x00	; 0
 30c:	f9 01       	movw	r30, r18
 30e:	20 81       	ld	r18, Z
 310:	27 7f       	andi	r18, 0xF7	; 247
 312:	fc 01       	movw	r30, r24
 314:	20 83       	st	Z, r18
		// data pin = PE4
		dataBit_i  = 0;
 316:	1b 82       	std	Y+3, r1	; 0x03
		//dataBit_i = dataBit_i >> i;		// now data is on position 0
		//dataBit_i = dataBit_i << 4;		// now data is on position 4
		
		PORTE = (PORTE & ~(1 << PE4));	// 7seg data now 0
 318:	8e e2       	ldi	r24, 0x2E	; 46
 31a:	90 e0       	ldi	r25, 0x00	; 0
 31c:	2e e2       	ldi	r18, 0x2E	; 46
 31e:	30 e0       	ldi	r19, 0x00	; 0
 320:	f9 01       	movw	r30, r18
 322:	20 81       	ld	r18, Z
 324:	2f 7e       	andi	r18, 0xEF	; 239
 326:	fc 01       	movw	r30, r24
 328:	20 83       	st	Z, r18
		PORTE = (PORTE | dataBit_i);	// 7seg data written
 32a:	8e e2       	ldi	r24, 0x2E	; 46
 32c:	90 e0       	ldi	r25, 0x00	; 0
 32e:	2e e2       	ldi	r18, 0x2E	; 46
 330:	30 e0       	ldi	r19, 0x00	; 0
 332:	f9 01       	movw	r30, r18
 334:	30 81       	ld	r19, Z
 336:	2b 81       	ldd	r18, Y+3	; 0x03
 338:	23 2b       	or	r18, r19
 33a:	fc 01       	movw	r30, r24
 33c:	20 83       	st	Z, r18
		
		PORTE = (PORTE | (1 << PE3));	// clock signal to 1
 33e:	8e e2       	ldi	r24, 0x2E	; 46
 340:	90 e0       	ldi	r25, 0x00	; 0
 342:	2e e2       	ldi	r18, 0x2E	; 46
 344:	30 e0       	ldi	r19, 0x00	; 0
 346:	f9 01       	movw	r30, r18
 348:	20 81       	ld	r18, Z
 34a:	28 60       	ori	r18, 0x08	; 8
 34c:	fc 01       	movw	r30, r24
 34e:	20 83       	st	Z, r18
		asm("nop");
 350:	00 00       	nop
	}else{
		PORTD = PORTD | (1 << PD4);
	}
	
	volatile uint8_t dataBit_i = 0;
	for(int i = 0; i < 8; i++){
 352:	89 81       	ldd	r24, Y+1	; 0x01
 354:	9a 81       	ldd	r25, Y+2	; 0x02
 356:	01 96       	adiw	r24, 0x01	; 1
 358:	9a 83       	std	Y+2, r25	; 0x02
 35a:	89 83       	std	Y+1, r24	; 0x01
 35c:	89 81       	ldd	r24, Y+1	; 0x01
 35e:	9a 81       	ldd	r25, Y+2	; 0x02
 360:	88 30       	cpi	r24, 0x08	; 8
 362:	91 05       	cpc	r25, r1
 364:	7c f2       	brlt	.-98     	; 0x304 <flush_display+0x42>
		asm("nop");
	}
	
	// latch
	//latch is PB7
	PORTB = PORTB | (1 << PB7);			// latch is "1"
 366:	85 e2       	ldi	r24, 0x25	; 37
 368:	90 e0       	ldi	r25, 0x00	; 0
 36a:	25 e2       	ldi	r18, 0x25	; 37
 36c:	30 e0       	ldi	r19, 0x00	; 0
 36e:	f9 01       	movw	r30, r18
 370:	20 81       	ld	r18, Z
 372:	20 68       	ori	r18, 0x80	; 128
 374:	fc 01       	movw	r30, r24
 376:	20 83       	st	Z, r18
	asm("nop");
 378:	00 00       	nop
	PORTB = PORTB & ~(1 << PB7);		// latch is "0"
 37a:	85 e2       	ldi	r24, 0x25	; 37
 37c:	90 e0       	ldi	r25, 0x00	; 0
 37e:	25 e2       	ldi	r18, 0x25	; 37
 380:	30 e0       	ldi	r19, 0x00	; 0
 382:	f9 01       	movw	r30, r18
 384:	20 81       	ld	r18, Z
 386:	2f 77       	andi	r18, 0x7F	; 127
 388:	fc 01       	movw	r30, r24
 38a:	20 83       	st	Z, r18
	
}
 38c:	0f 90       	pop	r0
 38e:	0f 90       	pop	r0
 390:	0f 90       	pop	r0
 392:	0f 90       	pop	r0
 394:	df 91       	pop	r29
 396:	cf 91       	pop	r28
 398:	08 95       	ret

0000039a <__vector_17>:

//!use the right letter!
SIGNAL(TIMER1_COMPA_vect){
 39a:	1f 92       	push	r1
 39c:	0f 92       	push	r0
 39e:	0f b6       	in	r0, 0x3f	; 63
 3a0:	0f 92       	push	r0
 3a2:	11 24       	eor	r1, r1
 3a4:	8f 93       	push	r24
 3a6:	cf 93       	push	r28
 3a8:	df 93       	push	r29
 3aa:	cd b7       	in	r28, 0x3d	; 61
 3ac:	de b7       	in	r29, 0x3e	; 62
	if(rightData != 9){
 3ae:	80 91 0b 01 	lds	r24, 0x010B
 3b2:	89 30       	cpi	r24, 0x09	; 9
 3b4:	31 f0       	breq	.+12     	; 0x3c2 <__vector_17+0x28>
		rightData += 1;
 3b6:	80 91 0b 01 	lds	r24, 0x010B
 3ba:	8f 5f       	subi	r24, 0xFF	; 255
 3bc:	80 93 0b 01 	sts	0x010B, r24
 3c0:	02 c0       	rjmp	.+4      	; 0x3c6 <__vector_17+0x2c>
	}else{
		rightData = 0;
 3c2:	10 92 0b 01 	sts	0x010B, r1
	}
}
 3c6:	df 91       	pop	r29
 3c8:	cf 91       	pop	r28
 3ca:	8f 91       	pop	r24
 3cc:	0f 90       	pop	r0
 3ce:	0f be       	out	0x3f, r0	; 63
 3d0:	0f 90       	pop	r0
 3d2:	1f 90       	pop	r1
 3d4:	18 95       	reti

000003d6 <__vector_32>:

SIGNAL(TIMER3_COMPA_vect){
 3d6:	1f 92       	push	r1
 3d8:	0f 92       	push	r0
 3da:	0f b6       	in	r0, 0x3f	; 63
 3dc:	0f 92       	push	r0
 3de:	11 24       	eor	r1, r1
 3e0:	8f 93       	push	r24
 3e2:	cf 93       	push	r28
 3e4:	df 93       	push	r29
 3e6:	cd b7       	in	r28, 0x3d	; 61
 3e8:	de b7       	in	r29, 0x3e	; 62
	if(leftData != 9){
 3ea:	80 91 0a 01 	lds	r24, 0x010A
 3ee:	89 30       	cpi	r24, 0x09	; 9
 3f0:	31 f0       	breq	.+12     	; 0x3fe <__vector_32+0x28>
		leftData += 1;
 3f2:	80 91 0a 01 	lds	r24, 0x010A
 3f6:	8f 5f       	subi	r24, 0xFF	; 255
 3f8:	80 93 0a 01 	sts	0x010A, r24
 3fc:	02 c0       	rjmp	.+4      	; 0x402 <__vector_32+0x2c>
	}else{
		leftData = 0;
 3fe:	10 92 0a 01 	sts	0x010A, r1
	}
 402:	df 91       	pop	r29
 404:	cf 91       	pop	r28
 406:	8f 91       	pop	r24
 408:	0f 90       	pop	r0
 40a:	0f be       	out	0x3f, r0	; 63
 40c:	0f 90       	pop	r0
 40e:	1f 90       	pop	r1
 410:	18 95       	reti

00000412 <_exit>:
 412:	f8 94       	cli

00000414 <__stop_program>:
 414:	ff cf       	rjmp	.-2      	; 0x414 <__stop_program>
