

================================================================
== Vivado HLS Report for 'feistel'
================================================================
* Date:           Tue Nov 19 20:25:54 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Blowfish_feistel.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.806 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2| 20.000 ns | 20.000 ns |    2|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    110|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     51|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      51|    161|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln108_fu_133_p2  |     +    |      0|  0|  39|          32|          32|
    |ap_return            |     +    |      0|  0|  39|          32|          32|
    |xor_ln108_fu_155_p2  |    xor   |      0|  0|  32|          32|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 110|          96|          96|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |S_address0  |  15|          3|   10|         30|
    |S_address1  |  15|          3|   10|         30|
    |ap_NS_fsm   |  21|          4|    1|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  51|         10|   21|         64|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln108_reg_186  |  32|   0|   32|          0|
    |ap_CS_fsm          |   3|   0|    3|          0|
    |c_reg_166          |   8|   0|    8|          0|
    |d_reg_171          |   8|   0|    8|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  51|   0|   51|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |    feistel   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    feistel   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    feistel   | return value |
|ap_done     | out |    1| ap_ctrl_hs |    feistel   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    feistel   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    feistel   | return value |
|ap_return   | out |   32| ap_ctrl_hs |    feistel   | return value |
|x           |  in |   32|   ap_none  |       x      |    scalar    |
|S_address0  | out |   10|  ap_memory |       S      |     array    |
|S_ce0       | out |    1|  ap_memory |       S      |     array    |
|S_q0        |  in |   32|  ap_memory |       S      |     array    |
|S_address1  | out |   10|  ap_memory |       S      |     array    |
|S_ce1       | out |    1|  ap_memory |       S      |     array    |
|S_q1        |  in |   32|  ap_memory |       S      |     array    |
+------------+-----+-----+------------+--------------+--------------+

