$date
	Fri May 27 02:43:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module streamReg $end
$var wire 1 ! clk $end
$var wire 32 " io_m_out_payload [31:0] $end
$var wire 1 # io_m_out_ready $end
$var wire 1 $ io_m_out_valid $end
$var wire 32 % io_s_in_payload [31:0] $end
$var wire 1 & io_s_in_s2mPipe_m2sPipe_ready $end
$var wire 1 ' io_s_in_s2mPipe_valid $end
$var wire 1 ( io_s_in_valid $end
$var wire 1 ) reset $end
$var wire 1 * when_Stream_l368 $end
$var wire 32 + io_s_in_s2mPipe_payload [31:0] $end
$var wire 1 , io_s_in_s2mPipe_m2sPipe_valid $end
$var wire 32 - io_s_in_s2mPipe_m2sPipe_payload [31:0] $end
$var wire 1 . io_s_in_ready $end
$var reg 32 / io_s_in_rData [31:0] $end
$var reg 1 0 io_s_in_rValid $end
$var reg 32 1 io_s_in_s2mPipe_rData [31:0] $end
$var reg 1 , io_s_in_s2mPipe_rValid $end
$var reg 1 2 io_s_in_s2mPipe_ready $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
12
bx 1
00
bx /
1.
bx -
0,
bz +
1*
1)
z(
x'
z&
bz %
0$
z#
bx "
0!
$end
#1000
0'
b0 +
12
0(
b0 %
0&
0#
0)
#1500
b0 "
b0 -
b0 1
b0 /
1!
#2000
0!
#2500
1!
#3000
0!
#3500
1'
1(
1&
1#
1!
#4000
0!
#4500
0*
1$
1,
1.
00
1!
#5000
0!
#5500
0'
02
0(
0&
0#
1.
00
1!
#6000
0!
#6500
12
1&
1#
1!
#7000
0!
#7500
12
0&
0#
1*
0$
0,
1!
#8000
0!
#8500
1&
1#
1!
#9000
0!
#9500
1!
#10000
0!
#10500
1!
#11000
0!
#11500
1!
#12000
0!
#12500
1!
#13000
0!
#13500
1!
#14000
0!
#14500
1'
b1111111100011010100001111110110 +
1(
b1111111100011010100001111110110 %
1!
#15000
0!
#15500
b1111111100011010100001111110110 "
b1111111100011010100001111110110 -
b1111111100011010100001111110110 1
b1111111100011010100001111110110 /
0*
1$
1,
1.
00
1!
#15501
