vendor_name = ModelSim
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part2/part2.vhd
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part1/output_files/Waveform.vwf
source_file = 1, C:/Users/HRHLALALA/Documents/GitHub/comp3222/lab04/part2/db/part2.cbx.xml
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = part2
instance = comp, \stage0|R_g , stage0|R_g, part2, 1
instance = comp, \SW[1]~I , SW[1], part2, 1
instance = comp, \SW[0]~I , SW[0], part2, 1
instance = comp, \stage0|Qb , stage0|Qb, part2, 1
instance = comp, \stage0|S_g , stage0|S_g, part2, 1
instance = comp, \stage0|Qa , stage0|Qa, part2, 1
instance = comp, \LEDR[1]~I , LEDR[1], part2, 1
instance = comp, \LEDR[0]~I , LEDR[0], part2, 1
instance = comp, \LEDG[1]~I , LEDG[1], part2, 1
instance = comp, \LEDG[0]~I , LEDG[0], part2, 1
