# ğŸ”‹ Low Power VLSI Design of Manchester Carry Chain Adder

This repository contains Verilog-based implementations and analysis of the **Manchester Carry Chain (MCC) Adder** using various CMOS logic styles. The designs are evaluated for power, delay, and Power-Delay Product (PDP) using industry-standard EDA tools.

---

## ğŸ¯ Objective

- Implement the MCC Adder using:
  - Static CMOS Logic
  - Static CMOS with Transmission Gate
  - Dynamic CMOS Logic
  - Domino Logic
- Compare the designs on:
  - **Average Power**
  - **Delay**
  - **Power-Delay Product (PDP)**

---

## ğŸ” Manchester Carry Chain: Quick Overview

The MCC enhances addition speed by using three key logic signals:
- **Generate (G):** `Gi = A Â· B`
- **Propagate (P):** `Pi = A âŠ• B`
- **Kill (K):** `Ki = A' Â· B'`

Recursive logic:
- `Cout = Gi + (Ci Â· Pi)`
- `Si = Pi âŠ• Ci`

---

## ğŸ§© Fundamental Circuits

### ğŸŸ© Generate Circuit (AND - Static CMOS)
![Generate Circuit](images/gi_ckt.png)

### ğŸŸ¦ Propagate Circuit (XOR - Static CMOS)
![Propagate Circuit](images/pi_ckt.png)

### ğŸŸ¨ Sum Circuit (XOR - Static CMOS)
![Sum Circuit](images/sum_ckt.png)

### ğŸŸ¥ Kill Circuit (NOR - Static CMOS)
![Kill Circuit](images/ki_ckt.png)

---

## âš™ï¸ Implementations & Comparisons

### 1. Static CMOS Logic with Pass Transistor

> **ğŸ” Insight:** Robust, but higher delay due to full-swing static design. Pass transistor reduces transistor count but can degrade logic level.

- **Schematic:**
  ![Static CMOS with Pass Transistor](images/static_ckt.png)

- **Waveform:**
  ![Waveform - Static CMOS](images/static_output.png)

- **Results:**
  - Static Power: 2.2 ÂµW
  - Dynamic Power: 925 ÂµW
  - Average Power: 41 ÂµW
  - Delay: 122 ps
  - **PDP:** 0.0055 pJ

---

### 2. Static CMOS Logic with Transmission Gate

> **ğŸ” Insight:** Uses bidirectional switching; improves signal integrity and slightly reduces delay.

- **Transmission Gate:**
  ![Transmission Gate](images/transmission_ckt1.png)

- **MCC with Transmission Gate:**
  ![MCC with Transmission Gate](images/transmission_ckt2.png)

- **Waveform:**
  ![Waveform - Transmission Gate](images/transmission_output.png)

- **Results:**
  - Static Power: 2.2 ÂµW
  - Dynamic Power: 700 ÂµW
  - Average Power: 40 ÂµW
  - Delay: 110 ps
  - **PDP:** 0.0044 pJ

---

### 3. Dynamic CMOS Logic

> **ğŸ” Insight:** Fast due to fewer transistors and lower parasitic capacitance. Power-hungry due to clocked precharge-evaluate phases.

- **Dynamic Logic Circuit:**
  ![Dynamic Logic](images/dynamic_ckt1.png)

- **MCC in Dynamic Logic:**
  ![MCC with Dynamic Logic](images/dynamic_ckt2.png)

- **Waveform:**
  ![Waveform - Dynamic Logic](images/dynamic_output.png)

- **Results:**
  - Static Power: 2.2 ÂµW
  - Dynamic Power: 924 ÂµW
  - Average Power: 93 ÂµW
  - Delay: 41 ps
  - **PDP:** 0.0038 pJ

---

### 4. Domino Logic

> **ğŸ” Insight:** Best performance due to keeper transistor, full swing output, and efficient cascading.

- **Domino Logic Circuit:**
  ![Domino Logic](images/domino_ckt1.png)

- **MCC with Domino Logic:**
  ![MCC with Domino Logic](images/domino_ckt2.png)

- **Waveform:**
  ![Waveform - Domino Logic](images/domino_output.png)

- **Results:**
  - Static Power: 2.2 ÂµW
  - Dynamic Power: 922 ÂµW
  - Average Power: 90 ÂµW
  - Delay: 37 ps
  - **PDP:** 0.0033 pJ

---

## ğŸ“Š Comparative Table

| Logic Type                   | Avg Power (ÂµW) | Delay (ps) | PDP (pJ)   |
|-----------------------------|----------------|------------|------------|
| Static CMOS                 | 41             | 122        | 0.0055     |
| Static + Transmission Gate  | 40             | 110        | 0.0044     |
| Dynamic CMOS                | 93             | 41         | 0.0038     |
| Domino Logic                | 90             | 37         | 0.0033     |

---
