#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002aa5e722ce0 .scope module, "test" "test" 2 3;
 .timescale -9 -12;
v000002aa5e77f490_0 .var "clk", 0 0;
S_000002aa5e7059c0 .scope module, "test_now" "top_file" 2 11, 3 9 0, S_000002aa5e722ce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v000002aa5e77cd30_0 .net "PC", 9 0, v000002aa5e77cb50_0;  1 drivers
v000002aa5e77ce70_0 .var "PCNext", 9 0;
v000002aa5e77cf10_0 .net "PC_ctrl", 1 0, L_000002aa5e77fc10;  1 drivers
v000002aa5e77b070_0 .net *"_ivl_5", 9 0, L_000002aa5e77e590;  1 drivers
v000002aa5e77b1b0_0 .net *"_ivl_7", 9 0, L_000002aa5e77f990;  1 drivers
v000002aa5e77b250_0 .net "acc_control", 0 0, L_000002aa5e77f710;  1 drivers
v000002aa5e77b930_0 .net "acc_in", 15 0, L_000002aa5e77f2b0;  1 drivers
v000002aa5e77ba70_0 .net "acc_out", 15 0, v000002aa5e7196d0_0;  1 drivers
v000002aa5e77b2f0_0 .net "addressing_mode", 0 0, L_000002aa5e77f530;  1 drivers
v000002aa5e77bb10_0 .net "clk", 0 0, v000002aa5e77f490_0;  1 drivers
v000002aa5e77bc50_0 .net "data_mem_mux_out", 15 0, L_000002aa5e77f030;  1 drivers
v000002aa5e77bcf0_0 .net "data_mem_out1", 15 0, L_000002aa5e712cf0;  1 drivers
v000002aa5e77be30_0 .net "data_mem_out2", 15 0, L_000002aa5e7127b0;  1 drivers
v000002aa5e77f350_0 .net "f", 0 0, v000002aa5e77c650_0;  1 drivers
v000002aa5e77e450_0 .net "instr_from_mem", 15 0, L_000002aa5e7122e0;  1 drivers
v000002aa5e77ef90_0 .net "instr_from_reg", 15 0, v000002aa5e77b750_0;  1 drivers
v000002aa5e77e810_0 .net "is_result_neg", 0 0, L_000002aa5e77fd50;  1 drivers
o000002aa5e7231d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002aa5e77e4f0_0 .net "is_result_zero", 0 0, o000002aa5e7231d8;  0 drivers
v000002aa5e77e130_0 .net "load", 0 0, L_000002aa5e77e8b0;  1 drivers
v000002aa5e77f7b0_0 .net "no", 0 0, v000002aa5e77b610_0;  1 drivers
v000002aa5e77eef0_0 .net "nx", 0 0, v000002aa5e77b110_0;  1 drivers
v000002aa5e77ec70_0 .net "ny", 0 0, v000002aa5e77c790_0;  1 drivers
v000002aa5e77fa30_0 .net "result", 15 0, v000002aa5e719130_0;  1 drivers
v000002aa5e77e3b0_0 .net "we", 0 0, L_000002aa5e77f670;  1 drivers
v000002aa5e77f3f0_0 .net "zx", 0 0, v000002aa5e77b6b0_0;  1 drivers
v000002aa5e77e1d0_0 .net "zy", 0 0, v000002aa5e77b430_0;  1 drivers
E_000002aa5e714230/0 .event anyedge, v000002aa5e71a5d0_0, v000002aa5e77c510_0, v000002aa5e77c6f0_0, v000002aa5e719810_0;
E_000002aa5e714230/1 .event anyedge, v000002aa5e7196d0_0, v000002aa5e7199f0_0;
E_000002aa5e714230 .event/or E_000002aa5e714230/0, E_000002aa5e714230/1;
L_000002aa5e77ee50 .part v000002aa5e77b750_0, 0, 10;
L_000002aa5e77fe90 .part L_000002aa5e712cf0, 0, 10;
L_000002aa5e77e590 .part L_000002aa5e712cf0, 0, 10;
L_000002aa5e77f990 .part v000002aa5e77b750_0, 0, 10;
L_000002aa5e77e630 .functor MUXZ 10, L_000002aa5e77f990, L_000002aa5e77e590, L_000002aa5e77f530, C4<>;
L_000002aa5e77f530 .part v000002aa5e77b750_0, 15, 1;
L_000002aa5e77f030 .functor MUXZ 16, L_000002aa5e712cf0, L_000002aa5e7127b0, L_000002aa5e77f530, C4<>;
L_000002aa5e77f2b0 .functor MUXZ 16, L_000002aa5e77f030, v000002aa5e719130_0, L_000002aa5e77f710, C4<>;
S_000002aa5e705b50 .scope module, "acc" "accumulator" 3 56, 4 2 0, S_000002aa5e7059c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 16 "write_data";
    .port_info 3 /OUTPUT 16 "data";
v000002aa5e719d10_0 .net "clk", 0 0, v000002aa5e77f490_0;  alias, 1 drivers
v000002aa5e7196d0_0 .var "data", 15 0;
v000002aa5e71a990_0 .net "load", 0 0, L_000002aa5e77e8b0;  alias, 1 drivers
v000002aa5e719a90_0 .var "next_data", 15 0;
v000002aa5e719770_0 .net "write_data", 15 0, L_000002aa5e77f2b0;  alias, 1 drivers
E_000002aa5e7142f0 .event anyedge, v000002aa5e71a990_0, v000002aa5e719770_0, v000002aa5e7196d0_0;
E_000002aa5e714cf0 .event posedge, v000002aa5e719d10_0;
S_000002aa5e705ce0 .scope module, "alu_16" "alu" 3 63, 5 2 0, S_000002aa5e7059c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 16 "y";
    .port_info 2 /INPUT 1 "zx";
    .port_info 3 /INPUT 1 "nx";
    .port_info 4 /INPUT 1 "zy";
    .port_info 5 /INPUT 1 "ny";
    .port_info 6 /INPUT 1 "f";
    .port_info 7 /INPUT 1 "no";
    .port_info 8 /OUTPUT 1 "zr";
    .port_info 9 /OUTPUT 1 "ng";
    .port_info 10 /OUTPUT 16 "o";
v000002aa5e719950_0 .net "ctrl_sig", 5 0, L_000002aa5e77e6d0;  1 drivers
v000002aa5e71ab70_0 .net "f", 0 0, v000002aa5e77c650_0;  alias, 1 drivers
v000002aa5e7199f0_0 .net "ng", 0 0, L_000002aa5e77fd50;  alias, 1 drivers
v000002aa5e71a670_0 .net "no", 0 0, v000002aa5e77b610_0;  alias, 1 drivers
v000002aa5e71aa30_0 .net "nx", 0 0, v000002aa5e77b110_0;  alias, 1 drivers
v000002aa5e719db0_0 .net "ny", 0 0, v000002aa5e77c790_0;  alias, 1 drivers
v000002aa5e719130_0 .var "o", 15 0;
v000002aa5e719e50_0 .net "x", 15 0, v000002aa5e7196d0_0;  alias, 1 drivers
v000002aa5e7194f0_0 .net "y", 15 0, L_000002aa5e77f030;  alias, 1 drivers
v000002aa5e719310_0 .net "zer", 0 0, L_000002aa5e77f5d0;  1 drivers
v000002aa5e719810_0 .net "zr", 0 0, o000002aa5e7231d8;  alias, 0 drivers
v000002aa5e719f90_0 .net "zx", 0 0, v000002aa5e77b6b0_0;  alias, 1 drivers
v000002aa5e7198b0_0 .net "zy", 0 0, v000002aa5e77b430_0;  alias, 1 drivers
E_000002aa5e7148b0 .event anyedge, v000002aa5e719950_0, v000002aa5e7196d0_0, v000002aa5e7194f0_0;
LS_000002aa5e77e6d0_0_0 .concat [ 1 1 1 1], v000002aa5e77b610_0, v000002aa5e77c650_0, v000002aa5e77c790_0, v000002aa5e77b430_0;
LS_000002aa5e77e6d0_0_4 .concat [ 1 1 0 0], v000002aa5e77b110_0, v000002aa5e77b6b0_0;
L_000002aa5e77e6d0 .concat [ 4 2 0 0], LS_000002aa5e77e6d0_0_0, LS_000002aa5e77e6d0_0_4;
L_000002aa5e77f5d0 .reduce/nor v000002aa5e719130_0;
L_000002aa5e77fd50 .part v000002aa5e719130_0, 15, 1;
S_000002aa5e702c50 .scope module, "both_mem" "memory" 3 30, 6 1 0, S_000002aa5e7059c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "instr_address";
    .port_info 1 /OUTPUT 16 "instr_out";
    .port_info 2 /INPUT 10 "data_address1";
    .port_info 3 /INPUT 10 "data_address2";
    .port_info 4 /OUTPUT 16 "data_out1";
    .port_info 5 /OUTPUT 16 "data_out2";
    .port_info 6 /INPUT 10 "write_data_address";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /INPUT 1 "we";
    .port_info 9 /INPUT 1 "clk";
L_000002aa5e7122e0 .functor BUFZ 16, L_000002aa5e77edb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002aa5e712cf0 .functor BUFZ 16, L_000002aa5e77f210, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002aa5e7127b0 .functor BUFZ 16, L_000002aa5e77fdf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000002aa5e719b30_0 .net *"_ivl_0", 15 0, L_000002aa5e77edb0;  1 drivers
v000002aa5e71a7b0_0 .net *"_ivl_10", 11 0, L_000002aa5e77ff30;  1 drivers
L_000002aa5e7a00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002aa5e719ef0_0 .net *"_ivl_13", 1 0, L_000002aa5e7a00d0;  1 drivers
v000002aa5e719090_0 .net *"_ivl_16", 15 0, L_000002aa5e77fdf0;  1 drivers
v000002aa5e71a030_0 .net *"_ivl_18", 11 0, L_000002aa5e77f170;  1 drivers
v000002aa5e71ae90_0 .net *"_ivl_2", 11 0, L_000002aa5e77f850;  1 drivers
L_000002aa5e7a0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002aa5e71a170_0 .net *"_ivl_21", 1 0, L_000002aa5e7a0118;  1 drivers
L_000002aa5e7a0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002aa5e71af30_0 .net *"_ivl_5", 1 0, L_000002aa5e7a0088;  1 drivers
v000002aa5e71a8f0_0 .net *"_ivl_8", 15 0, L_000002aa5e77f210;  1 drivers
v000002aa5e71a210_0 .net "clk", 0 0, v000002aa5e77f490_0;  alias, 1 drivers
v000002aa5e71a2b0_0 .net "data_address1", 9 0, L_000002aa5e77ee50;  1 drivers
v000002aa5e71a530_0 .net "data_address2", 9 0, L_000002aa5e77fe90;  1 drivers
v000002aa5e71acb0_0 .net "data_out1", 15 0, L_000002aa5e712cf0;  alias, 1 drivers
v000002aa5e71a350_0 .net "data_out2", 15 0, L_000002aa5e7127b0;  alias, 1 drivers
v000002aa5e71a5d0_0 .net "instr_address", 9 0, v000002aa5e77cb50_0;  alias, 1 drivers
v000002aa5e71a3f0_0 .net "instr_out", 15 0, L_000002aa5e7122e0;  alias, 1 drivers
v000002aa5e71a490 .array "mem", 1023 0, 15 0;
v000002aa5e7191d0_0 .net "we", 0 0, L_000002aa5e77f670;  alias, 1 drivers
v000002aa5e6e03b0_0 .net "write_data", 15 0, v000002aa5e7196d0_0;  alias, 1 drivers
v000002aa5e6e0270_0 .net "write_data_address", 9 0, L_000002aa5e77e630;  1 drivers
L_000002aa5e77edb0 .array/port v000002aa5e71a490, L_000002aa5e77f850;
L_000002aa5e77f850 .concat [ 10 2 0 0], v000002aa5e77cb50_0, L_000002aa5e7a0088;
L_000002aa5e77f210 .array/port v000002aa5e71a490, L_000002aa5e77ff30;
L_000002aa5e77ff30 .concat [ 10 2 0 0], L_000002aa5e77ee50, L_000002aa5e7a00d0;
L_000002aa5e77fdf0 .array/port v000002aa5e71a490, L_000002aa5e77f170;
L_000002aa5e77f170 .concat [ 10 2 0 0], L_000002aa5e77fe90, L_000002aa5e7a0118;
S_000002aa5e6f8a70 .scope module, "controller" "control_unit" 3 79, 7 2 0, S_000002aa5e7059c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instr";
    .port_info 1 /OUTPUT 1 "we";
    .port_info 2 /OUTPUT 1 "acc_control";
    .port_info 3 /OUTPUT 1 "load";
    .port_info 4 /OUTPUT 1 "zx";
    .port_info 5 /OUTPUT 1 "nx";
    .port_info 6 /OUTPUT 1 "zy";
    .port_info 7 /OUTPUT 1 "ny";
    .port_info 8 /OUTPUT 1 "f";
    .port_info 9 /OUTPUT 1 "no";
    .port_info 10 /OUTPUT 2 "PC_ctrl";
v000002aa5e77c510_0 .net "PC_ctrl", 1 0, L_000002aa5e77fc10;  alias, 1 drivers
L_000002aa5e7a01f0 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v000002aa5e77c830_0 .net/2u *"_ivl_10", 4 0, L_000002aa5e7a01f0;  1 drivers
L_000002aa5e7a0238 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v000002aa5e77b4d0_0 .net/2u *"_ivl_14", 4 0, L_000002aa5e7a0238;  1 drivers
v000002aa5e77b7f0_0 .net *"_ivl_16", 0 0, L_000002aa5e77f8f0;  1 drivers
L_000002aa5e7a0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002aa5e77ca10_0 .net/2u *"_ivl_18", 1 0, L_000002aa5e7a0280;  1 drivers
L_000002aa5e7a0160 .functor BUFT 1, C4<10011>, C4<0>, C4<0>, C4<0>;
v000002aa5e77c3d0_0 .net/2u *"_ivl_2", 4 0, L_000002aa5e7a0160;  1 drivers
L_000002aa5e7a02c8 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v000002aa5e77bed0_0 .net/2u *"_ivl_20", 4 0, L_000002aa5e7a02c8;  1 drivers
v000002aa5e77bf70_0 .net *"_ivl_22", 0 0, L_000002aa5e77e090;  1 drivers
L_000002aa5e7a0310 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002aa5e77c010_0 .net/2u *"_ivl_24", 1 0, L_000002aa5e7a0310;  1 drivers
L_000002aa5e7a0358 .functor BUFT 1, C4<10101>, C4<0>, C4<0>, C4<0>;
v000002aa5e77bd90_0 .net/2u *"_ivl_26", 4 0, L_000002aa5e7a0358;  1 drivers
v000002aa5e77cbf0_0 .net *"_ivl_28", 0 0, L_000002aa5e77e9f0;  1 drivers
L_000002aa5e7a03a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002aa5e77bbb0_0 .net/2u *"_ivl_30", 1 0, L_000002aa5e7a03a0;  1 drivers
L_000002aa5e7a03e8 .functor BUFT 1, C4<10110>, C4<0>, C4<0>, C4<0>;
v000002aa5e77b570_0 .net/2u *"_ivl_32", 4 0, L_000002aa5e7a03e8;  1 drivers
v000002aa5e77b390_0 .net *"_ivl_34", 0 0, L_000002aa5e77e770;  1 drivers
L_000002aa5e7a0430 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002aa5e77c290_0 .net/2u *"_ivl_36", 1 0, L_000002aa5e7a0430;  1 drivers
L_000002aa5e7a0478 .functor BUFT 1, C4<xx>, C4<0>, C4<0>, C4<0>;
v000002aa5e77c0b0_0 .net *"_ivl_38", 1 0, L_000002aa5e7a0478;  1 drivers
v000002aa5e77c150_0 .net *"_ivl_40", 1 0, L_000002aa5e77fad0;  1 drivers
v000002aa5e77c5b0_0 .net *"_ivl_42", 1 0, L_000002aa5e77fb70;  1 drivers
v000002aa5e77b9d0_0 .net *"_ivl_44", 1 0, L_000002aa5e77e270;  1 drivers
L_000002aa5e7a01a8 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v000002aa5e77c1f0_0 .net/2u *"_ivl_6", 4 0, L_000002aa5e7a01a8;  1 drivers
v000002aa5e77c330_0 .net "acc_control", 0 0, L_000002aa5e77f710;  alias, 1 drivers
v000002aa5e77c650_0 .var "f", 0 0;
v000002aa5e77c6f0_0 .net "instr", 15 0, v000002aa5e77b750_0;  alias, 1 drivers
v000002aa5e77b890_0 .net "load", 0 0, L_000002aa5e77e8b0;  alias, 1 drivers
v000002aa5e77b610_0 .var "no", 0 0;
v000002aa5e77b110_0 .var "nx", 0 0;
v000002aa5e77c790_0 .var "ny", 0 0;
v000002aa5e77c470_0 .net "opcode", 4 0, L_000002aa5e77f0d0;  1 drivers
v000002aa5e77c8d0_0 .net "we", 0 0, L_000002aa5e77f670;  alias, 1 drivers
v000002aa5e77b6b0_0 .var "zx", 0 0;
v000002aa5e77b430_0 .var "zy", 0 0;
E_000002aa5e715670 .event anyedge, v000002aa5e77c470_0;
L_000002aa5e77f0d0 .part v000002aa5e77b750_0, 10, 5;
L_000002aa5e77f670 .cmp/eq 5, L_000002aa5e77f0d0, L_000002aa5e7a0160;
L_000002aa5e77f710 .cmp/ge 5, L_000002aa5e7a01a8, L_000002aa5e77f0d0;
L_000002aa5e77e8b0 .cmp/ge 5, L_000002aa5e7a01f0, L_000002aa5e77f0d0;
L_000002aa5e77f8f0 .cmp/ge 5, L_000002aa5e7a0238, L_000002aa5e77f0d0;
L_000002aa5e77e090 .cmp/eq 5, L_000002aa5e77f0d0, L_000002aa5e7a02c8;
L_000002aa5e77e9f0 .cmp/eq 5, L_000002aa5e77f0d0, L_000002aa5e7a0358;
L_000002aa5e77e770 .cmp/eq 5, L_000002aa5e77f0d0, L_000002aa5e7a03e8;
L_000002aa5e77fad0 .functor MUXZ 2, L_000002aa5e7a0478, L_000002aa5e7a0430, L_000002aa5e77e770, C4<>;
L_000002aa5e77fb70 .functor MUXZ 2, L_000002aa5e77fad0, L_000002aa5e7a03a0, L_000002aa5e77e9f0, C4<>;
L_000002aa5e77e270 .functor MUXZ 2, L_000002aa5e77fb70, L_000002aa5e7a0310, L_000002aa5e77e090, C4<>;
L_000002aa5e77fc10 .functor MUXZ 2, L_000002aa5e77e270, L_000002aa5e7a0280, L_000002aa5e77f8f0, C4<>;
S_000002aa5e6f8d10 .scope module, "ins_reg" "instruction_register" 3 43, 8 1 0, S_000002aa5e7059c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "write_instr";
    .port_info 2 /OUTPUT 16 "instr";
v000002aa5e77c970_0 .net "clk", 0 0, v000002aa5e77f490_0;  alias, 1 drivers
v000002aa5e77b750_0 .var "instr", 15 0;
v000002aa5e77cab0_0 .net "write_instr", 15 0, L_000002aa5e7122e0;  alias, 1 drivers
S_000002aa5e701bd0 .scope module, "pc" "program_counter" 3 23, 9 1 0, S_000002aa5e7059c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "PCNext";
    .port_info 2 /OUTPUT 10 "PC";
v000002aa5e77cb50_0 .var "PC", 9 0;
v000002aa5e77cdd0_0 .net "PCNext", 9 0, v000002aa5e77ce70_0;  1 drivers
v000002aa5e77cc90_0 .net "clk", 0 0, v000002aa5e77f490_0;  alias, 1 drivers
    .scope S_000002aa5e701bd0;
T_0 ;
    %wait E_000002aa5e714cf0;
    %load/vec4 v000002aa5e77cdd0_0;
    %assign/vec4 v000002aa5e77cb50_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002aa5e701bd0;
T_1 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002aa5e77cb50_0, 0, 10;
    %end;
    .thread T_1;
    .scope S_000002aa5e702c50;
T_2 ;
    %wait E_000002aa5e714cf0;
    %load/vec4 v000002aa5e7191d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002aa5e6e03b0_0;
    %load/vec4 v000002aa5e6e0270_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v000002aa5e71a490, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002aa5e702c50;
T_3 ;
    %pushi/vec4 18833, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002aa5e71a490, 4, 0;
    %pushi/vec4 13714, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002aa5e71a490, 4, 0;
    %pushi/vec4 19857, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002aa5e71a490, 4, 0;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 401, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002aa5e71a490, 4, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 402, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002aa5e71a490, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002aa5e6f8d10;
T_4 ;
    %wait E_000002aa5e714cf0;
    %load/vec4 v000002aa5e77cab0_0;
    %assign/vec4 v000002aa5e77b750_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000002aa5e705b50;
T_5 ;
    %wait E_000002aa5e714cf0;
    %load/vec4 v000002aa5e719a90_0;
    %assign/vec4 v000002aa5e7196d0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000002aa5e705b50;
T_6 ;
    %wait E_000002aa5e7142f0;
    %load/vec4 v000002aa5e71a990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002aa5e719770_0;
    %store/vec4 v000002aa5e719a90_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002aa5e7196d0_0;
    %store/vec4 v000002aa5e719a90_0, 0, 16;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002aa5e705b50;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002aa5e7196d0_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_000002aa5e705ce0;
T_8 ;
    %wait E_000002aa5e7148b0;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %load/vec4 v000002aa5e719950_0;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 6;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %jmp T_8.18;
T_8.0 ;
    %load/vec4 v000002aa5e719e50_0;
    %load/vec4 v000002aa5e7194f0_0;
    %or;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.1 ;
    %load/vec4 v000002aa5e719e50_0;
    %load/vec4 v000002aa5e7194f0_0;
    %and;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.2 ;
    %load/vec4 v000002aa5e7194f0_0;
    %load/vec4 v000002aa5e719e50_0;
    %sub;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.3 ;
    %load/vec4 v000002aa5e719e50_0;
    %load/vec4 v000002aa5e7194f0_0;
    %sub;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.4 ;
    %load/vec4 v000002aa5e719e50_0;
    %load/vec4 v000002aa5e7194f0_0;
    %add;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.5 ;
    %load/vec4 v000002aa5e7194f0_0;
    %subi 1, 0, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.6 ;
    %load/vec4 v000002aa5e719e50_0;
    %subi 1, 0, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.7 ;
    %load/vec4 v000002aa5e7194f0_0;
    %addi 1, 0, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.8 ;
    %load/vec4 v000002aa5e719e50_0;
    %addi 1, 0, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.9 ;
    %load/vec4 v000002aa5e7194f0_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.10 ;
    %load/vec4 v000002aa5e719e50_0;
    %inv;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.11 ;
    %load/vec4 v000002aa5e7194f0_0;
    %inv;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.12 ;
    %load/vec4 v000002aa5e719e50_0;
    %inv;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.13 ;
    %load/vec4 v000002aa5e7194f0_0;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.14 ;
    %load/vec4 v000002aa5e719e50_0;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.15 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.16 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002aa5e719130_0, 0, 16;
    %jmp T_8.18;
T_8.18 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002aa5e6f8a70;
T_9 ;
    %wait E_000002aa5e715670;
    %load/vec4 v000002aa5e77c470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %pushi/vec4 63, 63, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.0 ;
    %pushi/vec4 40, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.1 ;
    %pushi/vec4 63, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.2 ;
    %pushi/vec4 46, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.3 ;
    %pushi/vec4 10, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.4 ;
    %pushi/vec4 34, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.5 ;
    %pushi/vec4 26, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.6 ;
    %pushi/vec4 35, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.7 ;
    %pushi/vec4 15, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.8 ;
    %pushi/vec4 51, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.9 ;
    %pushi/vec4 31, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 55, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 14, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 50, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 2, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 19, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 7, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 21, 0, 6;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77c790_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002aa5e77b110_0, 0, 1;
    %store/vec4 v000002aa5e77b6b0_0, 0, 1;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002aa5e7059c0;
T_10 ;
    %wait E_000002aa5e714230;
    %load/vec4 v000002aa5e77cd30_0;
    %addi 1, 0, 10;
    %store/vec4 v000002aa5e77ce70_0, 0, 10;
    %load/vec4 v000002aa5e77cf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v000002aa5e77cd30_0;
    %addi 1, 0, 10;
    %store/vec4 v000002aa5e77ce70_0, 0, 10;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v000002aa5e77ef90_0;
    %parti/s 10, 0, 2;
    %store/vec4 v000002aa5e77ce70_0, 0, 10;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v000002aa5e77e4f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.5, 8;
    %load/vec4 v000002aa5e77ba70_0;
    %parti/s 10, 0, 2;
    %jmp/1 T_10.6, 8;
T_10.5 ; End of true expr.
    %load/vec4 v000002aa5e77cd30_0;
    %addi 1, 0, 10;
    %jmp/0 T_10.6, 8;
 ; End of false expr.
    %blend;
T_10.6;
    %store/vec4 v000002aa5e77ce70_0, 0, 10;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v000002aa5e77e810_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.7, 8;
    %load/vec4 v000002aa5e77ba70_0;
    %parti/s 10, 0, 2;
    %jmp/1 T_10.8, 8;
T_10.7 ; End of true expr.
    %load/vec4 v000002aa5e77cd30_0;
    %addi 1, 0, 10;
    %jmp/0 T_10.8, 8;
 ; End of false expr.
    %blend;
T_10.8;
    %store/vec4 v000002aa5e77ce70_0, 0, 10;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002aa5e722ce0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aa5e77f490_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002aa5e77f490_0, 0, 1;
    %delay 5000, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000002aa5e722ce0;
T_12 ;
    %vpi_call 2 24 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002aa5e722ce0 {0 0 0};
    %delay 40000, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test.v";
    "./top_file.v";
    "./accumulator.v";
    "./alu.v";
    "./memory.v";
    "./control_unit.v";
    "./instruction_register.v";
    "./program_counter.v";
