
Blue Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000395c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003aec  08003aec  00013aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b70  08003b70  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003b70  08003b70  00013b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b78  08003b78  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b78  08003b78  00013b78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b7c  08003b7c  00013b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003b80  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000070  08003bf0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  08003bf0  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b02  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016dd  00000000  00000000  00029ba2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000888  00000000  00000000  0002b280  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007c0  00000000  00000000  0002bb08  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025e93  00000000  00000000  0002c2c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000074ab  00000000  00000000  0005215b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e8f74  00000000  00000000  00059606  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014257a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024e4  00000000  00000000  001425f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ad4 	.word	0x08003ad4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003ad4 	.word	0x08003ad4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b972 	b.w	800057c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	4688      	mov	r8, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14b      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4615      	mov	r5, r2
 80002c2:	d967      	bls.n	8000394 <__udivmoddi4+0xe4>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0720 	rsb	r7, r2, #32
 80002ce:	fa01 f302 	lsl.w	r3, r1, r2
 80002d2:	fa20 f707 	lsr.w	r7, r0, r7
 80002d6:	4095      	lsls	r5, r2
 80002d8:	ea47 0803 	orr.w	r8, r7, r3
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002e8:	fa1f fc85 	uxth.w	ip, r5
 80002ec:	fb0e 8817 	mls	r8, lr, r7, r8
 80002f0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f4:	fb07 f10c 	mul.w	r1, r7, ip
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18eb      	adds	r3, r5, r3
 80002fe:	f107 30ff 	add.w	r0, r7, #4294967295
 8000302:	f080 811b 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8118 	bls.w	800053c <__udivmoddi4+0x28c>
 800030c:	3f02      	subs	r7, #2
 800030e:	442b      	add	r3, r5
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0fe 	udiv	r0, r3, lr
 8000318:	fb0e 3310 	mls	r3, lr, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fc0c 	mul.w	ip, r0, ip
 8000324:	45a4      	cmp	ip, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	192c      	adds	r4, r5, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8107 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000332:	45a4      	cmp	ip, r4
 8000334:	f240 8104 	bls.w	8000540 <__udivmoddi4+0x290>
 8000338:	3802      	subs	r0, #2
 800033a:	442c      	add	r4, r5
 800033c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000340:	eba4 040c 	sub.w	r4, r4, ip
 8000344:	2700      	movs	r7, #0
 8000346:	b11e      	cbz	r6, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c6 4300 	strd	r4, r3, [r6]
 8000350:	4639      	mov	r1, r7
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0xbe>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80eb 	beq.w	8000536 <__udivmoddi4+0x286>
 8000360:	2700      	movs	r7, #0
 8000362:	e9c6 0100 	strd	r0, r1, [r6]
 8000366:	4638      	mov	r0, r7
 8000368:	4639      	mov	r1, r7
 800036a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036e:	fab3 f783 	clz	r7, r3
 8000372:	2f00      	cmp	r7, #0
 8000374:	d147      	bne.n	8000406 <__udivmoddi4+0x156>
 8000376:	428b      	cmp	r3, r1
 8000378:	d302      	bcc.n	8000380 <__udivmoddi4+0xd0>
 800037a:	4282      	cmp	r2, r0
 800037c:	f200 80fa 	bhi.w	8000574 <__udivmoddi4+0x2c4>
 8000380:	1a84      	subs	r4, r0, r2
 8000382:	eb61 0303 	sbc.w	r3, r1, r3
 8000386:	2001      	movs	r0, #1
 8000388:	4698      	mov	r8, r3
 800038a:	2e00      	cmp	r6, #0
 800038c:	d0e0      	beq.n	8000350 <__udivmoddi4+0xa0>
 800038e:	e9c6 4800 	strd	r4, r8, [r6]
 8000392:	e7dd      	b.n	8000350 <__udivmoddi4+0xa0>
 8000394:	b902      	cbnz	r2, 8000398 <__udivmoddi4+0xe8>
 8000396:	deff      	udf	#255	; 0xff
 8000398:	fab2 f282 	clz	r2, r2
 800039c:	2a00      	cmp	r2, #0
 800039e:	f040 808f 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a2:	1b49      	subs	r1, r1, r5
 80003a4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003a8:	fa1f f885 	uxth.w	r8, r5
 80003ac:	2701      	movs	r7, #1
 80003ae:	fbb1 fcfe 	udiv	ip, r1, lr
 80003b2:	0c23      	lsrs	r3, r4, #16
 80003b4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003bc:	fb08 f10c 	mul.w	r1, r8, ip
 80003c0:	4299      	cmp	r1, r3
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c4:	18eb      	adds	r3, r5, r3
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4299      	cmp	r1, r3
 80003ce:	f200 80cd 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1a59      	subs	r1, r3, r1
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003e0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x14c>
 80003ec:	192c      	adds	r4, r5, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x14a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80b6 	bhi.w	8000566 <__udivmoddi4+0x2b6>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e79f      	b.n	8000346 <__udivmoddi4+0x96>
 8000406:	f1c7 0c20 	rsb	ip, r7, #32
 800040a:	40bb      	lsls	r3, r7
 800040c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000410:	ea4e 0e03 	orr.w	lr, lr, r3
 8000414:	fa01 f407 	lsl.w	r4, r1, r7
 8000418:	fa20 f50c 	lsr.w	r5, r0, ip
 800041c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000420:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000424:	4325      	orrs	r5, r4
 8000426:	fbb3 f9f8 	udiv	r9, r3, r8
 800042a:	0c2c      	lsrs	r4, r5, #16
 800042c:	fb08 3319 	mls	r3, r8, r9, r3
 8000430:	fa1f fa8e 	uxth.w	sl, lr
 8000434:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000438:	fb09 f40a 	mul.w	r4, r9, sl
 800043c:	429c      	cmp	r4, r3
 800043e:	fa02 f207 	lsl.w	r2, r2, r7
 8000442:	fa00 f107 	lsl.w	r1, r0, r7
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1e 0303 	adds.w	r3, lr, r3
 800044c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000450:	f080 8087 	bcs.w	8000562 <__udivmoddi4+0x2b2>
 8000454:	429c      	cmp	r4, r3
 8000456:	f240 8084 	bls.w	8000562 <__udivmoddi4+0x2b2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	4473      	add	r3, lr
 8000460:	1b1b      	subs	r3, r3, r4
 8000462:	b2ad      	uxth	r5, r5
 8000464:	fbb3 f0f8 	udiv	r0, r3, r8
 8000468:	fb08 3310 	mls	r3, r8, r0, r3
 800046c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000470:	fb00 fa0a 	mul.w	sl, r0, sl
 8000474:	45a2      	cmp	sl, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1e 0404 	adds.w	r4, lr, r4
 800047c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000480:	d26b      	bcs.n	800055a <__udivmoddi4+0x2aa>
 8000482:	45a2      	cmp	sl, r4
 8000484:	d969      	bls.n	800055a <__udivmoddi4+0x2aa>
 8000486:	3802      	subs	r0, #2
 8000488:	4474      	add	r4, lr
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	fba0 8902 	umull	r8, r9, r0, r2
 8000492:	eba4 040a 	sub.w	r4, r4, sl
 8000496:	454c      	cmp	r4, r9
 8000498:	46c2      	mov	sl, r8
 800049a:	464b      	mov	r3, r9
 800049c:	d354      	bcc.n	8000548 <__udivmoddi4+0x298>
 800049e:	d051      	beq.n	8000544 <__udivmoddi4+0x294>
 80004a0:	2e00      	cmp	r6, #0
 80004a2:	d069      	beq.n	8000578 <__udivmoddi4+0x2c8>
 80004a4:	ebb1 050a 	subs.w	r5, r1, sl
 80004a8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ac:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004b0:	40fd      	lsrs	r5, r7
 80004b2:	40fc      	lsrs	r4, r7
 80004b4:	ea4c 0505 	orr.w	r5, ip, r5
 80004b8:	e9c6 5400 	strd	r5, r4, [r6]
 80004bc:	2700      	movs	r7, #0
 80004be:	e747      	b.n	8000350 <__udivmoddi4+0xa0>
 80004c0:	f1c2 0320 	rsb	r3, r2, #32
 80004c4:	fa20 f703 	lsr.w	r7, r0, r3
 80004c8:	4095      	lsls	r5, r2
 80004ca:	fa01 f002 	lsl.w	r0, r1, r2
 80004ce:	fa21 f303 	lsr.w	r3, r1, r3
 80004d2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004d6:	4338      	orrs	r0, r7
 80004d8:	0c01      	lsrs	r1, r0, #16
 80004da:	fbb3 f7fe 	udiv	r7, r3, lr
 80004de:	fa1f f885 	uxth.w	r8, r5
 80004e2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004e6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ea:	fb07 f308 	mul.w	r3, r7, r8
 80004ee:	428b      	cmp	r3, r1
 80004f0:	fa04 f402 	lsl.w	r4, r4, r2
 80004f4:	d907      	bls.n	8000506 <__udivmoddi4+0x256>
 80004f6:	1869      	adds	r1, r5, r1
 80004f8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004fc:	d22f      	bcs.n	800055e <__udivmoddi4+0x2ae>
 80004fe:	428b      	cmp	r3, r1
 8000500:	d92d      	bls.n	800055e <__udivmoddi4+0x2ae>
 8000502:	3f02      	subs	r7, #2
 8000504:	4429      	add	r1, r5
 8000506:	1acb      	subs	r3, r1, r3
 8000508:	b281      	uxth	r1, r0
 800050a:	fbb3 f0fe 	udiv	r0, r3, lr
 800050e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000512:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000516:	fb00 f308 	mul.w	r3, r0, r8
 800051a:	428b      	cmp	r3, r1
 800051c:	d907      	bls.n	800052e <__udivmoddi4+0x27e>
 800051e:	1869      	adds	r1, r5, r1
 8000520:	f100 3cff 	add.w	ip, r0, #4294967295
 8000524:	d217      	bcs.n	8000556 <__udivmoddi4+0x2a6>
 8000526:	428b      	cmp	r3, r1
 8000528:	d915      	bls.n	8000556 <__udivmoddi4+0x2a6>
 800052a:	3802      	subs	r0, #2
 800052c:	4429      	add	r1, r5
 800052e:	1ac9      	subs	r1, r1, r3
 8000530:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000534:	e73b      	b.n	80003ae <__udivmoddi4+0xfe>
 8000536:	4637      	mov	r7, r6
 8000538:	4630      	mov	r0, r6
 800053a:	e709      	b.n	8000350 <__udivmoddi4+0xa0>
 800053c:	4607      	mov	r7, r0
 800053e:	e6e7      	b.n	8000310 <__udivmoddi4+0x60>
 8000540:	4618      	mov	r0, r3
 8000542:	e6fb      	b.n	800033c <__udivmoddi4+0x8c>
 8000544:	4541      	cmp	r1, r8
 8000546:	d2ab      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 8000548:	ebb8 0a02 	subs.w	sl, r8, r2
 800054c:	eb69 020e 	sbc.w	r2, r9, lr
 8000550:	3801      	subs	r0, #1
 8000552:	4613      	mov	r3, r2
 8000554:	e7a4      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000556:	4660      	mov	r0, ip
 8000558:	e7e9      	b.n	800052e <__udivmoddi4+0x27e>
 800055a:	4618      	mov	r0, r3
 800055c:	e795      	b.n	800048a <__udivmoddi4+0x1da>
 800055e:	4667      	mov	r7, ip
 8000560:	e7d1      	b.n	8000506 <__udivmoddi4+0x256>
 8000562:	4681      	mov	r9, r0
 8000564:	e77c      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000566:	3802      	subs	r0, #2
 8000568:	442c      	add	r4, r5
 800056a:	e747      	b.n	80003fc <__udivmoddi4+0x14c>
 800056c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000570:	442b      	add	r3, r5
 8000572:	e72f      	b.n	80003d4 <__udivmoddi4+0x124>
 8000574:	4638      	mov	r0, r7
 8000576:	e708      	b.n	800038a <__udivmoddi4+0xda>
 8000578:	4637      	mov	r7, r6
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0xa0>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000586:	f000 fa83 	bl	8000a90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800058a:	f000 f83f 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058e:	f000 f8e3 	bl	8000758 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000592:	f000 f8b1 	bl	80006f8 <MX_USART2_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

	  //First reading the blue button input
	  button = HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13);
 8000596:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800059a:	4819      	ldr	r0, [pc, #100]	; (8000600 <main+0x80>)
 800059c:	f000 fd7e 	bl	800109c <HAL_GPIO_ReadPin>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	bf14      	ite	ne
 80005a6:	2301      	movne	r3, #1
 80005a8:	2300      	moveq	r3, #0
 80005aa:	73fb      	strb	r3, [r7, #15]

	  //Evaluate based on button read
	  if(button){
 80005ac:	7bfb      	ldrb	r3, [r7, #15]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d00c      	beq.n	80005cc <main+0x4c>
		  //Set LED2 high
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2120      	movs	r1, #32
 80005b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ba:	f000 fd87 	bl	80010cc <HAL_GPIO_WritePin>
		  //Create a message to send over UART stating the button is on
		  sprintf(msg,"%hu\r\n", 0000000001);
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	2201      	movs	r2, #1
 80005c2:	4910      	ldr	r1, [pc, #64]	; (8000604 <main+0x84>)
 80005c4:	4618      	mov	r0, r3
 80005c6:	f002 fe7f 	bl	80032c8 <siprintf>
 80005ca:	e00b      	b.n	80005e4 <main+0x64>
	  }
	  else{
		  //Set LED2 low
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	2120      	movs	r1, #32
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d4:	f000 fd7a 	bl	80010cc <HAL_GPIO_WritePin>
		  //Create a message to send over UART stating the button is off
		  sprintf(msg,"%hu\r\n", 0000000000);
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2200      	movs	r2, #0
 80005dc:	4909      	ldr	r1, [pc, #36]	; (8000604 <main+0x84>)
 80005de:	4618      	mov	r0, r3
 80005e0:	f002 fe72 	bl	80032c8 <siprintf>
	  }
	  //Trasmit using HAL library
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80005e4:	1d3b      	adds	r3, r7, #4
 80005e6:	4618      	mov	r0, r3
 80005e8:	f7ff fdf2 	bl	80001d0 <strlen>
 80005ec:	4603      	mov	r3, r0
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	1d39      	adds	r1, r7, #4
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	4804      	ldr	r0, [pc, #16]	; (8000608 <main+0x88>)
 80005f8:	f002 f8cc 	bl	8002794 <HAL_UART_Transmit>
	  button = HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13);
 80005fc:	e7cb      	b.n	8000596 <main+0x16>
 80005fe:	bf00      	nop
 8000600:	48000800 	.word	0x48000800
 8000604:	08003aec 	.word	0x08003aec
 8000608:	20000098 	.word	0x20000098

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b0b8      	sub	sp, #224	; 0xe0
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000616:	2244      	movs	r2, #68	; 0x44
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f002 fe4c 	bl	80032b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000630:	463b      	mov	r3, r7
 8000632:	2288      	movs	r2, #136	; 0x88
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f002 fe3e 	bl	80032b8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000642:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000646:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800064a:	2310      	movs	r3, #16
 800064c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000650:	2302      	movs	r3, #2
 8000652:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000656:	2302      	movs	r3, #2
 8000658:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800065c:	2301      	movs	r3, #1
 800065e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000662:	230a      	movs	r3, #10
 8000664:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000668:	2307      	movs	r3, #7
 800066a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800066e:	2302      	movs	r3, #2
 8000670:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800067e:	4618      	mov	r0, r3
 8000680:	f000 fda0 	bl	80011c4 <HAL_RCC_OscConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800068a:	f000 f8d9 	bl	8000840 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068e:	230f      	movs	r3, #15
 8000690:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000694:	2303      	movs	r3, #3
 8000696:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006a0:	2300      	movs	r3, #0
 80006a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a6:	2300      	movs	r3, #0
 80006a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006ac:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80006b0:	2104      	movs	r1, #4
 80006b2:	4618      	mov	r0, r3
 80006b4:	f001 f96c 	bl	8001990 <HAL_RCC_ClockConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80006be:	f000 f8bf 	bl	8000840 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006c2:	2302      	movs	r3, #2
 80006c4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006ca:	463b      	mov	r3, r7
 80006cc:	4618      	mov	r0, r3
 80006ce:	f001 fb63 	bl	8001d98 <HAL_RCCEx_PeriphCLKConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80006d8:	f000 f8b2 	bl	8000840 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006dc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006e0:	f000 fd1a 	bl	8001118 <HAL_PWREx_ControlVoltageScaling>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xe2>
  {
    Error_Handler();
 80006ea:	f000 f8a9 	bl	8000840 <Error_Handler>
  }
}
 80006ee:	bf00      	nop
 80006f0:	37e0      	adds	r7, #224	; 0xe0
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006fc:	4b14      	ldr	r3, [pc, #80]	; (8000750 <MX_USART2_UART_Init+0x58>)
 80006fe:	4a15      	ldr	r2, [pc, #84]	; (8000754 <MX_USART2_UART_Init+0x5c>)
 8000700:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000702:	4b13      	ldr	r3, [pc, #76]	; (8000750 <MX_USART2_UART_Init+0x58>)
 8000704:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000708:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800070a:	4b11      	ldr	r3, [pc, #68]	; (8000750 <MX_USART2_UART_Init+0x58>)
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000710:	4b0f      	ldr	r3, [pc, #60]	; (8000750 <MX_USART2_UART_Init+0x58>)
 8000712:	2200      	movs	r2, #0
 8000714:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000716:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <MX_USART2_UART_Init+0x58>)
 8000718:	2200      	movs	r2, #0
 800071a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800071c:	4b0c      	ldr	r3, [pc, #48]	; (8000750 <MX_USART2_UART_Init+0x58>)
 800071e:	220c      	movs	r2, #12
 8000720:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000722:	4b0b      	ldr	r3, [pc, #44]	; (8000750 <MX_USART2_UART_Init+0x58>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000728:	4b09      	ldr	r3, [pc, #36]	; (8000750 <MX_USART2_UART_Init+0x58>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800072e:	4b08      	ldr	r3, [pc, #32]	; (8000750 <MX_USART2_UART_Init+0x58>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000734:	4b06      	ldr	r3, [pc, #24]	; (8000750 <MX_USART2_UART_Init+0x58>)
 8000736:	2200      	movs	r2, #0
 8000738:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800073a:	4805      	ldr	r0, [pc, #20]	; (8000750 <MX_USART2_UART_Init+0x58>)
 800073c:	f001 ffdc 	bl	80026f8 <HAL_UART_Init>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000746:	f000 f87b 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800074a:	bf00      	nop
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	20000098 	.word	0x20000098
 8000754:	40004400 	.word	0x40004400

08000758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b08a      	sub	sp, #40	; 0x28
 800075c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
 8000766:	605a      	str	r2, [r3, #4]
 8000768:	609a      	str	r2, [r3, #8]
 800076a:	60da      	str	r2, [r3, #12]
 800076c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800076e:	4b32      	ldr	r3, [pc, #200]	; (8000838 <MX_GPIO_Init+0xe0>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	4a31      	ldr	r2, [pc, #196]	; (8000838 <MX_GPIO_Init+0xe0>)
 8000774:	f043 0304 	orr.w	r3, r3, #4
 8000778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800077a:	4b2f      	ldr	r3, [pc, #188]	; (8000838 <MX_GPIO_Init+0xe0>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077e:	f003 0304 	and.w	r3, r3, #4
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000786:	4b2c      	ldr	r3, [pc, #176]	; (8000838 <MX_GPIO_Init+0xe0>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078a:	4a2b      	ldr	r2, [pc, #172]	; (8000838 <MX_GPIO_Init+0xe0>)
 800078c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000792:	4b29      	ldr	r3, [pc, #164]	; (8000838 <MX_GPIO_Init+0xe0>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800079e:	4b26      	ldr	r3, [pc, #152]	; (8000838 <MX_GPIO_Init+0xe0>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	4a25      	ldr	r2, [pc, #148]	; (8000838 <MX_GPIO_Init+0xe0>)
 80007a4:	f043 0301 	orr.w	r3, r3, #1
 80007a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007aa:	4b23      	ldr	r3, [pc, #140]	; (8000838 <MX_GPIO_Init+0xe0>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	f003 0301 	and.w	r3, r3, #1
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	4b20      	ldr	r3, [pc, #128]	; (8000838 <MX_GPIO_Init+0xe0>)
 80007b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ba:	4a1f      	ldr	r2, [pc, #124]	; (8000838 <MX_GPIO_Init+0xe0>)
 80007bc:	f043 0302 	orr.w	r3, r3, #2
 80007c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007c2:	4b1d      	ldr	r3, [pc, #116]	; (8000838 <MX_GPIO_Init+0xe0>)
 80007c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007c6:	f003 0302 	and.w	r3, r3, #2
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	2120      	movs	r1, #32
 80007d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d6:	f000 fc79 	bl	80010cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80007da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e0:	2300      	movs	r3, #0
 80007e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e4:	2300      	movs	r3, #0
 80007e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	4619      	mov	r1, r3
 80007ee:	4813      	ldr	r0, [pc, #76]	; (800083c <MX_GPIO_Init+0xe4>)
 80007f0:	f000 faac 	bl	8000d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80007f4:	2320      	movs	r3, #32
 80007f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f8:	2301      	movs	r3, #1
 80007fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000800:	2300      	movs	r3, #0
 8000802:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4619      	mov	r1, r3
 800080a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800080e:	f000 fa9d 	bl	8000d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000812:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000816:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000818:	2300      	movs	r3, #0
 800081a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000820:	f107 0314 	add.w	r3, r7, #20
 8000824:	4619      	mov	r1, r3
 8000826:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800082a:	f000 fa8f 	bl	8000d4c <HAL_GPIO_Init>

}
 800082e:	bf00      	nop
 8000830:	3728      	adds	r7, #40	; 0x28
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40021000 	.word	0x40021000
 800083c:	48000800 	.word	0x48000800

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
	...

08000850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000856:	4b0f      	ldr	r3, [pc, #60]	; (8000894 <HAL_MspInit+0x44>)
 8000858:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800085a:	4a0e      	ldr	r2, [pc, #56]	; (8000894 <HAL_MspInit+0x44>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6613      	str	r3, [r2, #96]	; 0x60
 8000862:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <HAL_MspInit+0x44>)
 8000864:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086e:	4b09      	ldr	r3, [pc, #36]	; (8000894 <HAL_MspInit+0x44>)
 8000870:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000872:	4a08      	ldr	r2, [pc, #32]	; (8000894 <HAL_MspInit+0x44>)
 8000874:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000878:	6593      	str	r3, [r2, #88]	; 0x58
 800087a:	4b06      	ldr	r3, [pc, #24]	; (8000894 <HAL_MspInit+0x44>)
 800087c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800087e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000882:	603b      	str	r3, [r7, #0]
 8000884:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	40021000 	.word	0x40021000

08000898 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	2200      	movs	r2, #0
 80008a6:	601a      	str	r2, [r3, #0]
 80008a8:	605a      	str	r2, [r3, #4]
 80008aa:	609a      	str	r2, [r3, #8]
 80008ac:	60da      	str	r2, [r3, #12]
 80008ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a17      	ldr	r2, [pc, #92]	; (8000914 <HAL_UART_MspInit+0x7c>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d128      	bne.n	800090c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008ba:	4b17      	ldr	r3, [pc, #92]	; (8000918 <HAL_UART_MspInit+0x80>)
 80008bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008be:	4a16      	ldr	r2, [pc, #88]	; (8000918 <HAL_UART_MspInit+0x80>)
 80008c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008c4:	6593      	str	r3, [r2, #88]	; 0x58
 80008c6:	4b14      	ldr	r3, [pc, #80]	; (8000918 <HAL_UART_MspInit+0x80>)
 80008c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <HAL_UART_MspInit+0x80>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d6:	4a10      	ldr	r2, [pc, #64]	; (8000918 <HAL_UART_MspInit+0x80>)
 80008d8:	f043 0301 	orr.w	r3, r3, #1
 80008dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <HAL_UART_MspInit+0x80>)
 80008e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e2:	f003 0301 	and.w	r3, r3, #1
 80008e6:	60fb      	str	r3, [r7, #12]
 80008e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008ea:	230c      	movs	r3, #12
 80008ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f6:	2303      	movs	r3, #3
 80008f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008fa:	2307      	movs	r3, #7
 80008fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	4619      	mov	r1, r3
 8000904:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000908:	f000 fa20 	bl	8000d4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800090c:	bf00      	nop
 800090e:	3728      	adds	r7, #40	; 0x28
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40004400 	.word	0x40004400
 8000918:	40021000 	.word	0x40021000

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000920:	bf00      	nop
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr

0800092a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800092a:	b480      	push	{r7}
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800092e:	e7fe      	b.n	800092e <HardFault_Handler+0x4>

08000930 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000934:	e7fe      	b.n	8000934 <MemManage_Handler+0x4>

08000936 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000936:	b480      	push	{r7}
 8000938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093a:	e7fe      	b.n	800093a <BusFault_Handler+0x4>

0800093c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000940:	e7fe      	b.n	8000940 <UsageFault_Handler+0x4>

08000942 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000942:	b480      	push	{r7}
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000946:	bf00      	nop
 8000948:	46bd      	mov	sp, r7
 800094a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094e:	4770      	bx	lr

08000950 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000950:	b480      	push	{r7}
 8000952:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000954:	bf00      	nop
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr

0800095e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800095e:	b480      	push	{r7}
 8000960:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000962:	bf00      	nop
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000970:	f000 f8e8 	bl	8000b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	bd80      	pop	{r7, pc}

08000978 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000980:	4b11      	ldr	r3, [pc, #68]	; (80009c8 <_sbrk+0x50>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d102      	bne.n	800098e <_sbrk+0x16>
		heap_end = &end;
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <_sbrk+0x50>)
 800098a:	4a10      	ldr	r2, [pc, #64]	; (80009cc <_sbrk+0x54>)
 800098c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800098e:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <_sbrk+0x50>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000994:	4b0c      	ldr	r3, [pc, #48]	; (80009c8 <_sbrk+0x50>)
 8000996:	681a      	ldr	r2, [r3, #0]
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	4413      	add	r3, r2
 800099c:	466a      	mov	r2, sp
 800099e:	4293      	cmp	r3, r2
 80009a0:	d907      	bls.n	80009b2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80009a2:	f002 fc5f 	bl	8003264 <__errno>
 80009a6:	4602      	mov	r2, r0
 80009a8:	230c      	movs	r3, #12
 80009aa:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80009ac:	f04f 33ff 	mov.w	r3, #4294967295
 80009b0:	e006      	b.n	80009c0 <_sbrk+0x48>
	}

	heap_end += incr;
 80009b2:	4b05      	ldr	r3, [pc, #20]	; (80009c8 <_sbrk+0x50>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	4a03      	ldr	r2, [pc, #12]	; (80009c8 <_sbrk+0x50>)
 80009bc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80009be:	68fb      	ldr	r3, [r7, #12]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3710      	adds	r7, #16
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	2000008c 	.word	0x2000008c
 80009cc:	20000120 	.word	0x20000120

080009d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009d4:	4b17      	ldr	r3, [pc, #92]	; (8000a34 <SystemInit+0x64>)
 80009d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009da:	4a16      	ldr	r2, [pc, #88]	; (8000a34 <SystemInit+0x64>)
 80009dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80009e4:	4b14      	ldr	r3, [pc, #80]	; (8000a38 <SystemInit+0x68>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a13      	ldr	r2, [pc, #76]	; (8000a38 <SystemInit+0x68>)
 80009ea:	f043 0301 	orr.w	r3, r3, #1
 80009ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80009f0:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <SystemInit+0x68>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80009f6:	4b10      	ldr	r3, [pc, #64]	; (8000a38 <SystemInit+0x68>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4a0f      	ldr	r2, [pc, #60]	; (8000a38 <SystemInit+0x68>)
 80009fc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000a00:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000a04:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000a06:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <SystemInit+0x68>)
 8000a08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a0c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	; (8000a38 <SystemInit+0x68>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	4a09      	ldr	r2, [pc, #36]	; (8000a38 <SystemInit+0x68>)
 8000a14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000a18:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000a1a:	4b07      	ldr	r3, [pc, #28]	; (8000a38 <SystemInit+0x68>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a20:	4b04      	ldr	r3, [pc, #16]	; (8000a34 <SystemInit+0x64>)
 8000a22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a26:	609a      	str	r2, [r3, #8]
#endif
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	e000ed00 	.word	0xe000ed00
 8000a38:	40021000 	.word	0x40021000

08000a3c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a74 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000a40:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000a42:	e003      	b.n	8000a4c <LoopCopyDataInit>

08000a44 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000a44:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000a46:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000a48:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000a4a:	3104      	adds	r1, #4

08000a4c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000a4c:	480b      	ldr	r0, [pc, #44]	; (8000a7c <LoopForever+0xa>)
	ldr	r3, =_edata
 8000a4e:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000a50:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000a52:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000a54:	d3f6      	bcc.n	8000a44 <CopyDataInit>
	ldr	r2, =_sbss
 8000a56:	4a0b      	ldr	r2, [pc, #44]	; (8000a84 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000a58:	e002      	b.n	8000a60 <LoopFillZerobss>

08000a5a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000a5a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000a5c:	f842 3b04 	str.w	r3, [r2], #4

08000a60 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000a60:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <LoopForever+0x16>)
	cmp	r2, r3
 8000a62:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000a64:	d3f9      	bcc.n	8000a5a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a66:	f7ff ffb3 	bl	80009d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a6a:	f002 fc01 	bl	8003270 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a6e:	f7ff fd87 	bl	8000580 <main>

08000a72 <LoopForever>:

LoopForever:
    b LoopForever
 8000a72:	e7fe      	b.n	8000a72 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a74:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000a78:	08003b80 	.word	0x08003b80
	ldr	r0, =_sdata
 8000a7c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000a80:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 8000a84:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 8000a88:	20000120 	.word	0x20000120

08000a8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a8c:	e7fe      	b.n	8000a8c <ADC1_2_IRQHandler>
	...

08000a90 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <HAL_Init+0x3c>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4a0b      	ldr	r2, [pc, #44]	; (8000acc <HAL_Init+0x3c>)
 8000aa0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aa6:	2003      	movs	r0, #3
 8000aa8:	f000 f91c 	bl	8000ce4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aac:	2000      	movs	r0, #0
 8000aae:	f000 f80f 	bl	8000ad0 <HAL_InitTick>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d002      	beq.n	8000abe <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	71fb      	strb	r3, [r7, #7]
 8000abc:	e001      	b.n	8000ac2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000abe:	f7ff fec7 	bl	8000850 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3708      	adds	r7, #8
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40022000 	.word	0x40022000

08000ad0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000adc:	4b16      	ldr	r3, [pc, #88]	; (8000b38 <HAL_InitTick+0x68>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d022      	beq.n	8000b2a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ae4:	4b15      	ldr	r3, [pc, #84]	; (8000b3c <HAL_InitTick+0x6c>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	4b13      	ldr	r3, [pc, #76]	; (8000b38 <HAL_InitTick+0x68>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000af0:	fbb1 f3f3 	udiv	r3, r1, r3
 8000af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000af8:	4618      	mov	r0, r3
 8000afa:	f000 f91a 	bl	8000d32 <HAL_SYSTICK_Config>
 8000afe:	4603      	mov	r3, r0
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d10f      	bne.n	8000b24 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	2b0f      	cmp	r3, #15
 8000b08:	d809      	bhi.n	8000b1e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	6879      	ldr	r1, [r7, #4]
 8000b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b12:	f000 f8f2 	bl	8000cfa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b16:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <HAL_InitTick+0x70>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6013      	str	r3, [r2, #0]
 8000b1c:	e007      	b.n	8000b2e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	73fb      	strb	r3, [r7, #15]
 8000b22:	e004      	b.n	8000b2e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b24:	2301      	movs	r3, #1
 8000b26:	73fb      	strb	r3, [r7, #15]
 8000b28:	e001      	b.n	8000b2e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	3710      	adds	r7, #16
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	20000008 	.word	0x20000008
 8000b3c:	20000000 	.word	0x20000000
 8000b40:	20000004 	.word	0x20000004

08000b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b48:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <HAL_IncTick+0x1c>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <HAL_IncTick+0x20>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4413      	add	r3, r2
 8000b52:	4a03      	ldr	r2, [pc, #12]	; (8000b60 <HAL_IncTick+0x1c>)
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	20000118 	.word	0x20000118
 8000b64:	20000008 	.word	0x20000008

08000b68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b6c:	4b03      	ldr	r3, [pc, #12]	; (8000b7c <HAL_GetTick+0x14>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	20000118 	.word	0x20000118

08000b80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b085      	sub	sp, #20
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	f003 0307 	and.w	r3, r3, #7
 8000b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b90:	4b0c      	ldr	r3, [pc, #48]	; (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000b92:	68db      	ldr	r3, [r3, #12]
 8000b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b96:	68ba      	ldr	r2, [r7, #8]
 8000b98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bb2:	4a04      	ldr	r2, [pc, #16]	; (8000bc4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	60d3      	str	r3, [r2, #12]
}
 8000bb8:	bf00      	nop
 8000bba:	3714      	adds	r7, #20
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	e000ed00 	.word	0xe000ed00

08000bc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <__NVIC_GetPriorityGrouping+0x18>)
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	0a1b      	lsrs	r3, r3, #8
 8000bd2:	f003 0307 	and.w	r3, r3, #7
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	e000ed00 	.word	0xe000ed00

08000be4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	6039      	str	r1, [r7, #0]
 8000bee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	db0a      	blt.n	8000c0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	b2da      	uxtb	r2, r3
 8000bfc:	490c      	ldr	r1, [pc, #48]	; (8000c30 <__NVIC_SetPriority+0x4c>)
 8000bfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c02:	0112      	lsls	r2, r2, #4
 8000c04:	b2d2      	uxtb	r2, r2
 8000c06:	440b      	add	r3, r1
 8000c08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c0c:	e00a      	b.n	8000c24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	b2da      	uxtb	r2, r3
 8000c12:	4908      	ldr	r1, [pc, #32]	; (8000c34 <__NVIC_SetPriority+0x50>)
 8000c14:	79fb      	ldrb	r3, [r7, #7]
 8000c16:	f003 030f 	and.w	r3, r3, #15
 8000c1a:	3b04      	subs	r3, #4
 8000c1c:	0112      	lsls	r2, r2, #4
 8000c1e:	b2d2      	uxtb	r2, r2
 8000c20:	440b      	add	r3, r1
 8000c22:	761a      	strb	r2, [r3, #24]
}
 8000c24:	bf00      	nop
 8000c26:	370c      	adds	r7, #12
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000e100 	.word	0xe000e100
 8000c34:	e000ed00 	.word	0xe000ed00

08000c38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b089      	sub	sp, #36	; 0x24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	60f8      	str	r0, [r7, #12]
 8000c40:	60b9      	str	r1, [r7, #8]
 8000c42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	f003 0307 	and.w	r3, r3, #7
 8000c4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	f1c3 0307 	rsb	r3, r3, #7
 8000c52:	2b04      	cmp	r3, #4
 8000c54:	bf28      	it	cs
 8000c56:	2304      	movcs	r3, #4
 8000c58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	3304      	adds	r3, #4
 8000c5e:	2b06      	cmp	r3, #6
 8000c60:	d902      	bls.n	8000c68 <NVIC_EncodePriority+0x30>
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	3b03      	subs	r3, #3
 8000c66:	e000      	b.n	8000c6a <NVIC_EncodePriority+0x32>
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	fa02 f303 	lsl.w	r3, r2, r3
 8000c76:	43da      	mvns	r2, r3
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c80:	f04f 31ff 	mov.w	r1, #4294967295
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	fa01 f303 	lsl.w	r3, r1, r3
 8000c8a:	43d9      	mvns	r1, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c90:	4313      	orrs	r3, r2
         );
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3724      	adds	r7, #36	; 0x24
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
	...

08000ca0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cb0:	d301      	bcc.n	8000cb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e00f      	b.n	8000cd6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <SysTick_Config+0x40>)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3b01      	subs	r3, #1
 8000cbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cbe:	210f      	movs	r1, #15
 8000cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc4:	f7ff ff8e 	bl	8000be4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cc8:	4b05      	ldr	r3, [pc, #20]	; (8000ce0 <SysTick_Config+0x40>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cce:	4b04      	ldr	r3, [pc, #16]	; (8000ce0 <SysTick_Config+0x40>)
 8000cd0:	2207      	movs	r2, #7
 8000cd2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	e000e010 	.word	0xe000e010

08000ce4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cec:	6878      	ldr	r0, [r7, #4]
 8000cee:	f7ff ff47 	bl	8000b80 <__NVIC_SetPriorityGrouping>
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}

08000cfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cfa:	b580      	push	{r7, lr}
 8000cfc:	b086      	sub	sp, #24
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	4603      	mov	r3, r0
 8000d02:	60b9      	str	r1, [r7, #8]
 8000d04:	607a      	str	r2, [r7, #4]
 8000d06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d0c:	f7ff ff5c 	bl	8000bc8 <__NVIC_GetPriorityGrouping>
 8000d10:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	68b9      	ldr	r1, [r7, #8]
 8000d16:	6978      	ldr	r0, [r7, #20]
 8000d18:	f7ff ff8e 	bl	8000c38 <NVIC_EncodePriority>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d22:	4611      	mov	r1, r2
 8000d24:	4618      	mov	r0, r3
 8000d26:	f7ff ff5d 	bl	8000be4 <__NVIC_SetPriority>
}
 8000d2a:	bf00      	nop
 8000d2c:	3718      	adds	r7, #24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b082      	sub	sp, #8
 8000d36:	af00      	add	r7, sp, #0
 8000d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f7ff ffb0 	bl	8000ca0 <SysTick_Config>
 8000d40:	4603      	mov	r3, r0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
	...

08000d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b087      	sub	sp, #28
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
 8000d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d56:	2300      	movs	r3, #0
 8000d58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d5a:	e17f      	b.n	800105c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	2101      	movs	r1, #1
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	fa01 f303 	lsl.w	r3, r1, r3
 8000d68:	4013      	ands	r3, r2
 8000d6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f000 8171 	beq.w	8001056 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d00b      	beq.n	8000d94 <HAL_GPIO_Init+0x48>
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d007      	beq.n	8000d94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d88:	2b11      	cmp	r3, #17
 8000d8a:	d003      	beq.n	8000d94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2b12      	cmp	r3, #18
 8000d92:	d130      	bne.n	8000df6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	689b      	ldr	r3, [r3, #8]
 8000d98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	005b      	lsls	r3, r3, #1
 8000d9e:	2203      	movs	r2, #3
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	43db      	mvns	r3, r3
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	4013      	ands	r3, r2
 8000daa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	68da      	ldr	r2, [r3, #12]
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	693a      	ldr	r2, [r7, #16]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dca:	2201      	movs	r2, #1
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd2:	43db      	mvns	r3, r3
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	091b      	lsrs	r3, r3, #4
 8000de0:	f003 0201 	and.w	r2, r3, #1
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4313      	orrs	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	693a      	ldr	r2, [r7, #16]
 8000df4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f003 0303 	and.w	r3, r3, #3
 8000dfe:	2b03      	cmp	r3, #3
 8000e00:	d118      	bne.n	8000e34 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e06:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000e08:	2201      	movs	r2, #1
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e10:	43db      	mvns	r3, r3
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	08db      	lsrs	r3, r3, #3
 8000e1e:	f003 0201 	and.w	r2, r3, #1
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	2203      	movs	r2, #3
 8000e40:	fa02 f303 	lsl.w	r3, r2, r3
 8000e44:	43db      	mvns	r3, r3
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	4013      	ands	r3, r2
 8000e4a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	689a      	ldr	r2, [r3, #8]
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	fa02 f303 	lsl.w	r3, r2, r3
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	4313      	orrs	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	693a      	ldr	r2, [r7, #16]
 8000e62:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	2b02      	cmp	r3, #2
 8000e6a:	d003      	beq.n	8000e74 <HAL_GPIO_Init+0x128>
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b12      	cmp	r3, #18
 8000e72:	d123      	bne.n	8000ebc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	08da      	lsrs	r2, r3, #3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3208      	adds	r2, #8
 8000e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e80:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	f003 0307 	and.w	r3, r3, #7
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	220f      	movs	r2, #15
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	43db      	mvns	r3, r3
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4013      	ands	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	691a      	ldr	r2, [r3, #16]
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	f003 0307 	and.w	r3, r3, #7
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	08da      	lsrs	r2, r3, #3
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	3208      	adds	r2, #8
 8000eb6:	6939      	ldr	r1, [r7, #16]
 8000eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	2203      	movs	r2, #3
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f003 0203 	and.w	r2, r3, #3
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	f000 80ac 	beq.w	8001056 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efe:	4b5e      	ldr	r3, [pc, #376]	; (8001078 <HAL_GPIO_Init+0x32c>)
 8000f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f02:	4a5d      	ldr	r2, [pc, #372]	; (8001078 <HAL_GPIO_Init+0x32c>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6613      	str	r3, [r2, #96]	; 0x60
 8000f0a:	4b5b      	ldr	r3, [pc, #364]	; (8001078 <HAL_GPIO_Init+0x32c>)
 8000f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f16:	4a59      	ldr	r2, [pc, #356]	; (800107c <HAL_GPIO_Init+0x330>)
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	089b      	lsrs	r3, r3, #2
 8000f1c:	3302      	adds	r3, #2
 8000f1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f22:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	f003 0303 	and.w	r3, r3, #3
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	220f      	movs	r2, #15
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	43db      	mvns	r3, r3
 8000f34:	693a      	ldr	r2, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f40:	d025      	beq.n	8000f8e <HAL_GPIO_Init+0x242>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a4e      	ldr	r2, [pc, #312]	; (8001080 <HAL_GPIO_Init+0x334>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d01f      	beq.n	8000f8a <HAL_GPIO_Init+0x23e>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a4d      	ldr	r2, [pc, #308]	; (8001084 <HAL_GPIO_Init+0x338>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d019      	beq.n	8000f86 <HAL_GPIO_Init+0x23a>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a4c      	ldr	r2, [pc, #304]	; (8001088 <HAL_GPIO_Init+0x33c>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d013      	beq.n	8000f82 <HAL_GPIO_Init+0x236>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a4b      	ldr	r2, [pc, #300]	; (800108c <HAL_GPIO_Init+0x340>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d00d      	beq.n	8000f7e <HAL_GPIO_Init+0x232>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a4a      	ldr	r2, [pc, #296]	; (8001090 <HAL_GPIO_Init+0x344>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d007      	beq.n	8000f7a <HAL_GPIO_Init+0x22e>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a49      	ldr	r2, [pc, #292]	; (8001094 <HAL_GPIO_Init+0x348>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d101      	bne.n	8000f76 <HAL_GPIO_Init+0x22a>
 8000f72:	2306      	movs	r3, #6
 8000f74:	e00c      	b.n	8000f90 <HAL_GPIO_Init+0x244>
 8000f76:	2307      	movs	r3, #7
 8000f78:	e00a      	b.n	8000f90 <HAL_GPIO_Init+0x244>
 8000f7a:	2305      	movs	r3, #5
 8000f7c:	e008      	b.n	8000f90 <HAL_GPIO_Init+0x244>
 8000f7e:	2304      	movs	r3, #4
 8000f80:	e006      	b.n	8000f90 <HAL_GPIO_Init+0x244>
 8000f82:	2303      	movs	r3, #3
 8000f84:	e004      	b.n	8000f90 <HAL_GPIO_Init+0x244>
 8000f86:	2302      	movs	r3, #2
 8000f88:	e002      	b.n	8000f90 <HAL_GPIO_Init+0x244>
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e000      	b.n	8000f90 <HAL_GPIO_Init+0x244>
 8000f8e:	2300      	movs	r3, #0
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	f002 0203 	and.w	r2, r2, #3
 8000f96:	0092      	lsls	r2, r2, #2
 8000f98:	4093      	lsls	r3, r2
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fa0:	4936      	ldr	r1, [pc, #216]	; (800107c <HAL_GPIO_Init+0x330>)
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	089b      	lsrs	r3, r3, #2
 8000fa6:	3302      	adds	r3, #2
 8000fa8:	693a      	ldr	r2, [r7, #16]
 8000faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000fae:	4b3a      	ldr	r3, [pc, #232]	; (8001098 <HAL_GPIO_Init+0x34c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	43db      	mvns	r3, r3
 8000fb8:	693a      	ldr	r2, [r7, #16]
 8000fba:	4013      	ands	r3, r2
 8000fbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d003      	beq.n	8000fd2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000fd2:	4a31      	ldr	r2, [pc, #196]	; (8001098 <HAL_GPIO_Init+0x34c>)
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000fd8:	4b2f      	ldr	r3, [pc, #188]	; (8001098 <HAL_GPIO_Init+0x34c>)
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d003      	beq.n	8000ffc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	4313      	orrs	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ffc:	4a26      	ldr	r2, [pc, #152]	; (8001098 <HAL_GPIO_Init+0x34c>)
 8000ffe:	693b      	ldr	r3, [r7, #16]
 8001000:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001002:	4b25      	ldr	r3, [pc, #148]	; (8001098 <HAL_GPIO_Init+0x34c>)
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	43db      	mvns	r3, r3
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	4013      	ands	r3, r2
 8001010:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	4313      	orrs	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001026:	4a1c      	ldr	r2, [pc, #112]	; (8001098 <HAL_GPIO_Init+0x34c>)
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800102c:	4b1a      	ldr	r3, [pc, #104]	; (8001098 <HAL_GPIO_Init+0x34c>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	43db      	mvns	r3, r3
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	4013      	ands	r3, r2
 800103a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d003      	beq.n	8001050 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001048:	693a      	ldr	r2, [r7, #16]
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	4313      	orrs	r3, r2
 800104e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001050:	4a11      	ldr	r2, [pc, #68]	; (8001098 <HAL_GPIO_Init+0x34c>)
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	3301      	adds	r3, #1
 800105a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	fa22 f303 	lsr.w	r3, r2, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	f47f ae78 	bne.w	8000d5c <HAL_GPIO_Init+0x10>
  }
}
 800106c:	bf00      	nop
 800106e:	371c      	adds	r7, #28
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr
 8001078:	40021000 	.word	0x40021000
 800107c:	40010000 	.word	0x40010000
 8001080:	48000400 	.word	0x48000400
 8001084:	48000800 	.word	0x48000800
 8001088:	48000c00 	.word	0x48000c00
 800108c:	48001000 	.word	0x48001000
 8001090:	48001400 	.word	0x48001400
 8001094:	48001800 	.word	0x48001800
 8001098:	40010400 	.word	0x40010400

0800109c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	460b      	mov	r3, r1
 80010a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	691a      	ldr	r2, [r3, #16]
 80010ac:	887b      	ldrh	r3, [r7, #2]
 80010ae:	4013      	ands	r3, r2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d002      	beq.n	80010ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010b4:	2301      	movs	r3, #1
 80010b6:	73fb      	strb	r3, [r7, #15]
 80010b8:	e001      	b.n	80010be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010ba:	2300      	movs	r3, #0
 80010bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010be:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	807b      	strh	r3, [r7, #2]
 80010d8:	4613      	mov	r3, r2
 80010da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010dc:	787b      	ldrb	r3, [r7, #1]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010e2:	887a      	ldrh	r2, [r7, #2]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010e8:	e002      	b.n	80010f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010ea:	887a      	ldrh	r2, [r7, #2]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010f0:	bf00      	nop
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001100:	4b04      	ldr	r3, [pc, #16]	; (8001114 <HAL_PWREx_GetVoltageRange+0x18>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001108:	4618      	mov	r0, r3
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	40007000 	.word	0x40007000

08001118 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001118:	b480      	push	{r7}
 800111a:	b085      	sub	sp, #20
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001126:	d130      	bne.n	800118a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001128:	4b23      	ldr	r3, [pc, #140]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001134:	d038      	beq.n	80011a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001136:	4b20      	ldr	r3, [pc, #128]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800113e:	4a1e      	ldr	r2, [pc, #120]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001140:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001144:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001146:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2232      	movs	r2, #50	; 0x32
 800114c:	fb02 f303 	mul.w	r3, r2, r3
 8001150:	4a1b      	ldr	r2, [pc, #108]	; (80011c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001152:	fba2 2303 	umull	r2, r3, r2, r3
 8001156:	0c9b      	lsrs	r3, r3, #18
 8001158:	3301      	adds	r3, #1
 800115a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800115c:	e002      	b.n	8001164 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	3b01      	subs	r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001164:	4b14      	ldr	r3, [pc, #80]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001166:	695b      	ldr	r3, [r3, #20]
 8001168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800116c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001170:	d102      	bne.n	8001178 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d1f2      	bne.n	800115e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001178:	4b0f      	ldr	r3, [pc, #60]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800117a:	695b      	ldr	r3, [r3, #20]
 800117c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001180:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001184:	d110      	bne.n	80011a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e00f      	b.n	80011aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800118a:	4b0b      	ldr	r3, [pc, #44]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001196:	d007      	beq.n	80011a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011a0:	4a05      	ldr	r2, [pc, #20]	; (80011b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80011a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	40007000 	.word	0x40007000
 80011bc:	20000000 	.word	0x20000000
 80011c0:	431bde83 	.word	0x431bde83

080011c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b088      	sub	sp, #32
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d101      	bne.n	80011d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80011d2:	2301      	movs	r3, #1
 80011d4:	e3d4      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011d6:	4ba1      	ldr	r3, [pc, #644]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	f003 030c 	and.w	r3, r3, #12
 80011de:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011e0:	4b9e      	ldr	r3, [pc, #632]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f003 0303 	and.w	r3, r3, #3
 80011e8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0310 	and.w	r3, r3, #16
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	f000 80e4 	beq.w	80013c0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d007      	beq.n	800120e <HAL_RCC_OscConfig+0x4a>
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	2b0c      	cmp	r3, #12
 8001202:	f040 808b 	bne.w	800131c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	2b01      	cmp	r3, #1
 800120a:	f040 8087 	bne.w	800131c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800120e:	4b93      	ldr	r3, [pc, #588]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b00      	cmp	r3, #0
 8001218:	d005      	beq.n	8001226 <HAL_RCC_OscConfig+0x62>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d101      	bne.n	8001226 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e3ac      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6a1a      	ldr	r2, [r3, #32]
 800122a:	4b8c      	ldr	r3, [pc, #560]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0308 	and.w	r3, r3, #8
 8001232:	2b00      	cmp	r3, #0
 8001234:	d004      	beq.n	8001240 <HAL_RCC_OscConfig+0x7c>
 8001236:	4b89      	ldr	r3, [pc, #548]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800123e:	e005      	b.n	800124c <HAL_RCC_OscConfig+0x88>
 8001240:	4b86      	ldr	r3, [pc, #536]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001246:	091b      	lsrs	r3, r3, #4
 8001248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800124c:	4293      	cmp	r3, r2
 800124e:	d223      	bcs.n	8001298 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6a1b      	ldr	r3, [r3, #32]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 fd3f 	bl	8001cd8 <RCC_SetFlashLatencyFromMSIRange>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e38d      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001264:	4b7d      	ldr	r3, [pc, #500]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a7c      	ldr	r2, [pc, #496]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800126a:	f043 0308 	orr.w	r3, r3, #8
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4b7a      	ldr	r3, [pc, #488]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6a1b      	ldr	r3, [r3, #32]
 800127c:	4977      	ldr	r1, [pc, #476]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800127e:	4313      	orrs	r3, r2
 8001280:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001282:	4b76      	ldr	r3, [pc, #472]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001284:	685b      	ldr	r3, [r3, #4]
 8001286:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	021b      	lsls	r3, r3, #8
 8001290:	4972      	ldr	r1, [pc, #456]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001292:	4313      	orrs	r3, r2
 8001294:	604b      	str	r3, [r1, #4]
 8001296:	e025      	b.n	80012e4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001298:	4b70      	ldr	r3, [pc, #448]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a6f      	ldr	r2, [pc, #444]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800129e:	f043 0308 	orr.w	r3, r3, #8
 80012a2:	6013      	str	r3, [r2, #0]
 80012a4:	4b6d      	ldr	r3, [pc, #436]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6a1b      	ldr	r3, [r3, #32]
 80012b0:	496a      	ldr	r1, [pc, #424]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012b6:	4b69      	ldr	r3, [pc, #420]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	69db      	ldr	r3, [r3, #28]
 80012c2:	021b      	lsls	r3, r3, #8
 80012c4:	4965      	ldr	r1, [pc, #404]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80012c6:	4313      	orrs	r3, r2
 80012c8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012ca:	69bb      	ldr	r3, [r7, #24]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d109      	bne.n	80012e4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6a1b      	ldr	r3, [r3, #32]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 fcff 	bl	8001cd8 <RCC_SetFlashLatencyFromMSIRange>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80012e0:	2301      	movs	r3, #1
 80012e2:	e34d      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80012e4:	f000 fc36 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 80012e8:	4601      	mov	r1, r0
 80012ea:	4b5c      	ldr	r3, [pc, #368]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	091b      	lsrs	r3, r3, #4
 80012f0:	f003 030f 	and.w	r3, r3, #15
 80012f4:	4a5a      	ldr	r2, [pc, #360]	; (8001460 <HAL_RCC_OscConfig+0x29c>)
 80012f6:	5cd3      	ldrb	r3, [r2, r3]
 80012f8:	f003 031f 	and.w	r3, r3, #31
 80012fc:	fa21 f303 	lsr.w	r3, r1, r3
 8001300:	4a58      	ldr	r2, [pc, #352]	; (8001464 <HAL_RCC_OscConfig+0x2a0>)
 8001302:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001304:	4b58      	ldr	r3, [pc, #352]	; (8001468 <HAL_RCC_OscConfig+0x2a4>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fbe1 	bl	8000ad0 <HAL_InitTick>
 800130e:	4603      	mov	r3, r0
 8001310:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d052      	beq.n	80013be <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	e331      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d032      	beq.n	800138a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001324:	4b4d      	ldr	r3, [pc, #308]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a4c      	ldr	r2, [pc, #304]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800132a:	f043 0301 	orr.w	r3, r3, #1
 800132e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001330:	f7ff fc1a 	bl	8000b68 <HAL_GetTick>
 8001334:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001336:	e008      	b.n	800134a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001338:	f7ff fc16 	bl	8000b68 <HAL_GetTick>
 800133c:	4602      	mov	r2, r0
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	2b02      	cmp	r3, #2
 8001344:	d901      	bls.n	800134a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8001346:	2303      	movs	r3, #3
 8001348:	e31a      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800134a:	4b44      	ldr	r3, [pc, #272]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 0302 	and.w	r3, r3, #2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d0f0      	beq.n	8001338 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001356:	4b41      	ldr	r3, [pc, #260]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a40      	ldr	r2, [pc, #256]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800135c:	f043 0308 	orr.w	r3, r3, #8
 8001360:	6013      	str	r3, [r2, #0]
 8001362:	4b3e      	ldr	r3, [pc, #248]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6a1b      	ldr	r3, [r3, #32]
 800136e:	493b      	ldr	r1, [pc, #236]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001370:	4313      	orrs	r3, r2
 8001372:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001374:	4b39      	ldr	r3, [pc, #228]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	69db      	ldr	r3, [r3, #28]
 8001380:	021b      	lsls	r3, r3, #8
 8001382:	4936      	ldr	r1, [pc, #216]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001384:	4313      	orrs	r3, r2
 8001386:	604b      	str	r3, [r1, #4]
 8001388:	e01a      	b.n	80013c0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800138a:	4b34      	ldr	r3, [pc, #208]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a33      	ldr	r2, [pc, #204]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001390:	f023 0301 	bic.w	r3, r3, #1
 8001394:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001396:	f7ff fbe7 	bl	8000b68 <HAL_GetTick>
 800139a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800139e:	f7ff fbe3 	bl	8000b68 <HAL_GetTick>
 80013a2:	4602      	mov	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e2e7      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80013b0:	4b2a      	ldr	r3, [pc, #168]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d1f0      	bne.n	800139e <HAL_RCC_OscConfig+0x1da>
 80013bc:	e000      	b.n	80013c0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013be:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0301 	and.w	r3, r3, #1
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d074      	beq.n	80014b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80013cc:	69bb      	ldr	r3, [r7, #24]
 80013ce:	2b08      	cmp	r3, #8
 80013d0:	d005      	beq.n	80013de <HAL_RCC_OscConfig+0x21a>
 80013d2:	69bb      	ldr	r3, [r7, #24]
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	d10e      	bne.n	80013f6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	2b03      	cmp	r3, #3
 80013dc:	d10b      	bne.n	80013f6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013de:	4b1f      	ldr	r3, [pc, #124]	; (800145c <HAL_RCC_OscConfig+0x298>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d064      	beq.n	80014b4 <HAL_RCC_OscConfig+0x2f0>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d160      	bne.n	80014b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e2c4      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013fe:	d106      	bne.n	800140e <HAL_RCC_OscConfig+0x24a>
 8001400:	4b16      	ldr	r3, [pc, #88]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a15      	ldr	r2, [pc, #84]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001406:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800140a:	6013      	str	r3, [r2, #0]
 800140c:	e01d      	b.n	800144a <HAL_RCC_OscConfig+0x286>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001416:	d10c      	bne.n	8001432 <HAL_RCC_OscConfig+0x26e>
 8001418:	4b10      	ldr	r3, [pc, #64]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a0f      	ldr	r2, [pc, #60]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800141e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001422:	6013      	str	r3, [r2, #0]
 8001424:	4b0d      	ldr	r3, [pc, #52]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0c      	ldr	r2, [pc, #48]	; (800145c <HAL_RCC_OscConfig+0x298>)
 800142a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	e00b      	b.n	800144a <HAL_RCC_OscConfig+0x286>
 8001432:	4b0a      	ldr	r3, [pc, #40]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a09      	ldr	r2, [pc, #36]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001438:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a06      	ldr	r2, [pc, #24]	; (800145c <HAL_RCC_OscConfig+0x298>)
 8001444:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001448:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d01c      	beq.n	800148c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001452:	f7ff fb89 	bl	8000b68 <HAL_GetTick>
 8001456:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001458:	e011      	b.n	800147e <HAL_RCC_OscConfig+0x2ba>
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000
 8001460:	08003af4 	.word	0x08003af4
 8001464:	20000000 	.word	0x20000000
 8001468:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800146c:	f7ff fb7c 	bl	8000b68 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b64      	cmp	r3, #100	; 0x64
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e280      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800147e:	4baf      	ldr	r3, [pc, #700]	; (800173c <HAL_RCC_OscConfig+0x578>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0x2a8>
 800148a:	e014      	b.n	80014b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148c:	f7ff fb6c 	bl	8000b68 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001494:	f7ff fb68 	bl	8000b68 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b64      	cmp	r3, #100	; 0x64
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e26c      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80014a6:	4ba5      	ldr	r3, [pc, #660]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0x2d0>
 80014b2:	e000      	b.n	80014b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d060      	beq.n	8001584 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	2b04      	cmp	r3, #4
 80014c6:	d005      	beq.n	80014d4 <HAL_RCC_OscConfig+0x310>
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	2b0c      	cmp	r3, #12
 80014cc:	d119      	bne.n	8001502 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	2b02      	cmp	r3, #2
 80014d2:	d116      	bne.n	8001502 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014d4:	4b99      	ldr	r3, [pc, #612]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d005      	beq.n	80014ec <HAL_RCC_OscConfig+0x328>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	68db      	ldr	r3, [r3, #12]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d101      	bne.n	80014ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e249      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ec:	4b93      	ldr	r3, [pc, #588]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	691b      	ldr	r3, [r3, #16]
 80014f8:	061b      	lsls	r3, r3, #24
 80014fa:	4990      	ldr	r1, [pc, #576]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80014fc:	4313      	orrs	r3, r2
 80014fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001500:	e040      	b.n	8001584 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	68db      	ldr	r3, [r3, #12]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d023      	beq.n	8001552 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800150a:	4b8c      	ldr	r3, [pc, #560]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	4a8b      	ldr	r2, [pc, #556]	; (800173c <HAL_RCC_OscConfig+0x578>)
 8001510:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001514:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001516:	f7ff fb27 	bl	8000b68 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800151e:	f7ff fb23 	bl	8000b68 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e227      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001530:	4b82      	ldr	r3, [pc, #520]	; (800173c <HAL_RCC_OscConfig+0x578>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001538:	2b00      	cmp	r3, #0
 800153a:	d0f0      	beq.n	800151e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800153c:	4b7f      	ldr	r3, [pc, #508]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	691b      	ldr	r3, [r3, #16]
 8001548:	061b      	lsls	r3, r3, #24
 800154a:	497c      	ldr	r1, [pc, #496]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800154c:	4313      	orrs	r3, r2
 800154e:	604b      	str	r3, [r1, #4]
 8001550:	e018      	b.n	8001584 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001552:	4b7a      	ldr	r3, [pc, #488]	; (800173c <HAL_RCC_OscConfig+0x578>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4a79      	ldr	r2, [pc, #484]	; (800173c <HAL_RCC_OscConfig+0x578>)
 8001558:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800155c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800155e:	f7ff fb03 	bl	8000b68 <HAL_GetTick>
 8001562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001564:	e008      	b.n	8001578 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001566:	f7ff faff 	bl	8000b68 <HAL_GetTick>
 800156a:	4602      	mov	r2, r0
 800156c:	693b      	ldr	r3, [r7, #16]
 800156e:	1ad3      	subs	r3, r2, r3
 8001570:	2b02      	cmp	r3, #2
 8001572:	d901      	bls.n	8001578 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001574:	2303      	movs	r3, #3
 8001576:	e203      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001578:	4b70      	ldr	r3, [pc, #448]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001580:	2b00      	cmp	r3, #0
 8001582:	d1f0      	bne.n	8001566 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 0308 	and.w	r3, r3, #8
 800158c:	2b00      	cmp	r3, #0
 800158e:	d03c      	beq.n	800160a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d01c      	beq.n	80015d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001598:	4b68      	ldr	r3, [pc, #416]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800159a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800159e:	4a67      	ldr	r2, [pc, #412]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80015a0:	f043 0301 	orr.w	r3, r3, #1
 80015a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a8:	f7ff fade 	bl	8000b68 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b0:	f7ff fada 	bl	8000b68 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e1de      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80015c2:	4b5e      	ldr	r3, [pc, #376]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80015c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015c8:	f003 0302 	and.w	r3, r3, #2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d0ef      	beq.n	80015b0 <HAL_RCC_OscConfig+0x3ec>
 80015d0:	e01b      	b.n	800160a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015d2:	4b5a      	ldr	r3, [pc, #360]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80015d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015d8:	4a58      	ldr	r2, [pc, #352]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80015da:	f023 0301 	bic.w	r3, r3, #1
 80015de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015e2:	f7ff fac1 	bl	8000b68 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015ea:	f7ff fabd 	bl	8000b68 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e1c1      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015fc:	4b4f      	ldr	r3, [pc, #316]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80015fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1ef      	bne.n	80015ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f003 0304 	and.w	r3, r3, #4
 8001612:	2b00      	cmp	r3, #0
 8001614:	f000 80a6 	beq.w	8001764 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001618:	2300      	movs	r3, #0
 800161a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800161c:	4b47      	ldr	r3, [pc, #284]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800161e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001624:	2b00      	cmp	r3, #0
 8001626:	d10d      	bne.n	8001644 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001628:	4b44      	ldr	r3, [pc, #272]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800162a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800162c:	4a43      	ldr	r2, [pc, #268]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800162e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001632:	6593      	str	r3, [r2, #88]	; 0x58
 8001634:	4b41      	ldr	r3, [pc, #260]	; (800173c <HAL_RCC_OscConfig+0x578>)
 8001636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001638:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800163c:	60bb      	str	r3, [r7, #8]
 800163e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001640:	2301      	movs	r3, #1
 8001642:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001644:	4b3e      	ldr	r3, [pc, #248]	; (8001740 <HAL_RCC_OscConfig+0x57c>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164c:	2b00      	cmp	r3, #0
 800164e:	d118      	bne.n	8001682 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001650:	4b3b      	ldr	r3, [pc, #236]	; (8001740 <HAL_RCC_OscConfig+0x57c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a3a      	ldr	r2, [pc, #232]	; (8001740 <HAL_RCC_OscConfig+0x57c>)
 8001656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800165a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800165c:	f7ff fa84 	bl	8000b68 <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001664:	f7ff fa80 	bl	8000b68 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b02      	cmp	r3, #2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e184      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001676:	4b32      	ldr	r3, [pc, #200]	; (8001740 <HAL_RCC_OscConfig+0x57c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0f0      	beq.n	8001664 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d108      	bne.n	800169c <HAL_RCC_OscConfig+0x4d8>
 800168a:	4b2c      	ldr	r3, [pc, #176]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800168c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001690:	4a2a      	ldr	r2, [pc, #168]	; (800173c <HAL_RCC_OscConfig+0x578>)
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800169a:	e024      	b.n	80016e6 <HAL_RCC_OscConfig+0x522>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	2b05      	cmp	r3, #5
 80016a2:	d110      	bne.n	80016c6 <HAL_RCC_OscConfig+0x502>
 80016a4:	4b25      	ldr	r3, [pc, #148]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016aa:	4a24      	ldr	r2, [pc, #144]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016ac:	f043 0304 	orr.w	r3, r3, #4
 80016b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016b4:	4b21      	ldr	r3, [pc, #132]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016ba:	4a20      	ldr	r2, [pc, #128]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016c4:	e00f      	b.n	80016e6 <HAL_RCC_OscConfig+0x522>
 80016c6:	4b1d      	ldr	r3, [pc, #116]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016cc:	4a1b      	ldr	r2, [pc, #108]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016ce:	f023 0301 	bic.w	r3, r3, #1
 80016d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016d6:	4b19      	ldr	r3, [pc, #100]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016dc:	4a17      	ldr	r2, [pc, #92]	; (800173c <HAL_RCC_OscConfig+0x578>)
 80016de:	f023 0304 	bic.w	r3, r3, #4
 80016e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d016      	beq.n	800171c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ee:	f7ff fa3b 	bl	8000b68 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016f4:	e00a      	b.n	800170c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f6:	f7ff fa37 	bl	8000b68 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	f241 3288 	movw	r2, #5000	; 0x1388
 8001704:	4293      	cmp	r3, r2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e139      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800170c:	4b0b      	ldr	r3, [pc, #44]	; (800173c <HAL_RCC_OscConfig+0x578>)
 800170e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d0ed      	beq.n	80016f6 <HAL_RCC_OscConfig+0x532>
 800171a:	e01a      	b.n	8001752 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800171c:	f7ff fa24 	bl	8000b68 <HAL_GetTick>
 8001720:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001722:	e00f      	b.n	8001744 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001724:	f7ff fa20 	bl	8000b68 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d906      	bls.n	8001744 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e122      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
 800173a:	bf00      	nop
 800173c:	40021000 	.word	0x40021000
 8001740:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001744:	4b90      	ldr	r3, [pc, #576]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	2b00      	cmp	r3, #0
 8001750:	d1e8      	bne.n	8001724 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001752:	7ffb      	ldrb	r3, [r7, #31]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d105      	bne.n	8001764 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001758:	4b8b      	ldr	r3, [pc, #556]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800175a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800175c:	4a8a      	ldr	r2, [pc, #552]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800175e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001762:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001768:	2b00      	cmp	r3, #0
 800176a:	f000 8108 	beq.w	800197e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001772:	2b02      	cmp	r3, #2
 8001774:	f040 80d0 	bne.w	8001918 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001778:	4b83      	ldr	r3, [pc, #524]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f003 0203 	and.w	r2, r3, #3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001788:	429a      	cmp	r2, r3
 800178a:	d130      	bne.n	80017ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	3b01      	subs	r3, #1
 8001798:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800179a:	429a      	cmp	r2, r3
 800179c:	d127      	bne.n	80017ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017a8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017aa:	429a      	cmp	r2, r3
 80017ac:	d11f      	bne.n	80017ee <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b4:	687a      	ldr	r2, [r7, #4]
 80017b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80017b8:	2a07      	cmp	r2, #7
 80017ba:	bf14      	ite	ne
 80017bc:	2201      	movne	r2, #1
 80017be:	2200      	moveq	r2, #0
 80017c0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d113      	bne.n	80017ee <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d0:	085b      	lsrs	r3, r3, #1
 80017d2:	3b01      	subs	r3, #1
 80017d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80017d6:	429a      	cmp	r2, r3
 80017d8:	d109      	bne.n	80017ee <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e4:	085b      	lsrs	r3, r3, #1
 80017e6:	3b01      	subs	r3, #1
 80017e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d06e      	beq.n	80018cc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	2b0c      	cmp	r3, #12
 80017f2:	d069      	beq.n	80018c8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80017f4:	4b64      	ldr	r3, [pc, #400]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d105      	bne.n	800180c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001800:	4b61      	ldr	r3, [pc, #388]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e0b7      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001810:	4b5d      	ldr	r3, [pc, #372]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a5c      	ldr	r2, [pc, #368]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001816:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800181a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800181c:	f7ff f9a4 	bl	8000b68 <HAL_GetTick>
 8001820:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001824:	f7ff f9a0 	bl	8000b68 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e0a4      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001836:	4b54      	ldr	r3, [pc, #336]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f0      	bne.n	8001824 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001842:	4b51      	ldr	r3, [pc, #324]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001844:	68da      	ldr	r2, [r3, #12]
 8001846:	4b51      	ldr	r3, [pc, #324]	; (800198c <HAL_RCC_OscConfig+0x7c8>)
 8001848:	4013      	ands	r3, r2
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001852:	3a01      	subs	r2, #1
 8001854:	0112      	lsls	r2, r2, #4
 8001856:	4311      	orrs	r1, r2
 8001858:	687a      	ldr	r2, [r7, #4]
 800185a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800185c:	0212      	lsls	r2, r2, #8
 800185e:	4311      	orrs	r1, r2
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001864:	0852      	lsrs	r2, r2, #1
 8001866:	3a01      	subs	r2, #1
 8001868:	0552      	lsls	r2, r2, #21
 800186a:	4311      	orrs	r1, r2
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001870:	0852      	lsrs	r2, r2, #1
 8001872:	3a01      	subs	r2, #1
 8001874:	0652      	lsls	r2, r2, #25
 8001876:	4311      	orrs	r1, r2
 8001878:	687a      	ldr	r2, [r7, #4]
 800187a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800187c:	0912      	lsrs	r2, r2, #4
 800187e:	0452      	lsls	r2, r2, #17
 8001880:	430a      	orrs	r2, r1
 8001882:	4941      	ldr	r1, [pc, #260]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001884:	4313      	orrs	r3, r2
 8001886:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001888:	4b3f      	ldr	r3, [pc, #252]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a3e      	ldr	r2, [pc, #248]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800188e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001892:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001894:	4b3c      	ldr	r3, [pc, #240]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	4a3b      	ldr	r2, [pc, #236]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800189a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800189e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018a0:	f7ff f962 	bl	8000b68 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018a6:	e008      	b.n	80018ba <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018a8:	f7ff f95e 	bl	8000b68 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d901      	bls.n	80018ba <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e062      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ba:	4b33      	ldr	r3, [pc, #204]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d0f0      	beq.n	80018a8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80018c6:	e05a      	b.n	800197e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e059      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018cc:	4b2e      	ldr	r3, [pc, #184]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d152      	bne.n	800197e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80018d8:	4b2b      	ldr	r3, [pc, #172]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a2a      	ldr	r2, [pc, #168]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 80018de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018e2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018e4:	4b28      	ldr	r3, [pc, #160]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	4a27      	ldr	r2, [pc, #156]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 80018ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018ee:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018f0:	f7ff f93a 	bl	8000b68 <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f8:	f7ff f936 	bl	8000b68 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e03a      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800190a:	4b1f      	ldr	r3, [pc, #124]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d0f0      	beq.n	80018f8 <HAL_RCC_OscConfig+0x734>
 8001916:	e032      	b.n	800197e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001918:	69bb      	ldr	r3, [r7, #24]
 800191a:	2b0c      	cmp	r3, #12
 800191c:	d02d      	beq.n	800197a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800191e:	4b1a      	ldr	r3, [pc, #104]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a19      	ldr	r2, [pc, #100]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001924:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001928:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800192a:	4b17      	ldr	r3, [pc, #92]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d105      	bne.n	8001942 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001936:	4b14      	ldr	r3, [pc, #80]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001938:	68db      	ldr	r3, [r3, #12]
 800193a:	4a13      	ldr	r2, [pc, #76]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800193c:	f023 0303 	bic.w	r3, r3, #3
 8001940:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001942:	4b11      	ldr	r3, [pc, #68]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001944:	68db      	ldr	r3, [r3, #12]
 8001946:	4a10      	ldr	r2, [pc, #64]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 8001948:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800194c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001950:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001952:	f7ff f909 	bl	8000b68 <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001958:	e008      	b.n	800196c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800195a:	f7ff f905 	bl	8000b68 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e009      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <HAL_RCC_OscConfig+0x7c4>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001974:	2b00      	cmp	r3, #0
 8001976:	d1f0      	bne.n	800195a <HAL_RCC_OscConfig+0x796>
 8001978:	e001      	b.n	800197e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e000      	b.n	8001980 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3720      	adds	r7, #32
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40021000 	.word	0x40021000
 800198c:	f99d808c 	.word	0xf99d808c

08001990 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
 8001998:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d101      	bne.n	80019a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e0c8      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019a4:	4b66      	ldr	r3, [pc, #408]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	683a      	ldr	r2, [r7, #0]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d910      	bls.n	80019d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b2:	4b63      	ldr	r3, [pc, #396]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f023 0207 	bic.w	r2, r3, #7
 80019ba:	4961      	ldr	r1, [pc, #388]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	4313      	orrs	r3, r2
 80019c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c2:	4b5f      	ldr	r3, [pc, #380]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	429a      	cmp	r2, r3
 80019ce:	d001      	beq.n	80019d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e0b0      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 0301 	and.w	r3, r3, #1
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d04c      	beq.n	8001a7a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	2b03      	cmp	r3, #3
 80019e6:	d107      	bne.n	80019f8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e8:	4b56      	ldr	r3, [pc, #344]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d121      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80019f4:	2301      	movs	r3, #1
 80019f6:	e09e      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d107      	bne.n	8001a10 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a00:	4b50      	ldr	r3, [pc, #320]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d115      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	e092      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d107      	bne.n	8001a28 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a18:	4b4a      	ldr	r3, [pc, #296]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d109      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e086      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a28:	4b46      	ldr	r3, [pc, #280]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d101      	bne.n	8001a38 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	e07e      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a38:	4b42      	ldr	r3, [pc, #264]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f023 0203 	bic.w	r2, r3, #3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	493f      	ldr	r1, [pc, #252]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a46:	4313      	orrs	r3, r2
 8001a48:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a4a:	f7ff f88d 	bl	8000b68 <HAL_GetTick>
 8001a4e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a50:	e00a      	b.n	8001a68 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a52:	f7ff f889 	bl	8000b68 <HAL_GetTick>
 8001a56:	4602      	mov	r2, r0
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a60:	4293      	cmp	r3, r2
 8001a62:	d901      	bls.n	8001a68 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001a64:	2303      	movs	r3, #3
 8001a66:	e066      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a68:	4b36      	ldr	r3, [pc, #216]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 020c 	and.w	r2, r3, #12
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d1eb      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d008      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a86:	4b2f      	ldr	r3, [pc, #188]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	492c      	ldr	r1, [pc, #176]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001a94:	4313      	orrs	r3, r2
 8001a96:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a98:	4b29      	ldr	r3, [pc, #164]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0307 	and.w	r3, r3, #7
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d210      	bcs.n	8001ac8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa6:	4b26      	ldr	r3, [pc, #152]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f023 0207 	bic.w	r2, r3, #7
 8001aae:	4924      	ldr	r1, [pc, #144]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ab6:	4b22      	ldr	r3, [pc, #136]	; (8001b40 <HAL_RCC_ClockConfig+0x1b0>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	683a      	ldr	r2, [r7, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d001      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e036      	b.n	8001b36 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0304 	and.w	r3, r3, #4
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d008      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ad4:	4b1b      	ldr	r3, [pc, #108]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4918      	ldr	r1, [pc, #96]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d009      	beq.n	8001b06 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001af2:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	4910      	ldr	r1, [pc, #64]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001b02:	4313      	orrs	r3, r2
 8001b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b06:	f000 f825 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 8001b0a:	4601      	mov	r1, r0
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <HAL_RCC_ClockConfig+0x1b4>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	4a0c      	ldr	r2, [pc, #48]	; (8001b48 <HAL_RCC_ClockConfig+0x1b8>)
 8001b18:	5cd3      	ldrb	r3, [r2, r3]
 8001b1a:	f003 031f 	and.w	r3, r3, #31
 8001b1e:	fa21 f303 	lsr.w	r3, r1, r3
 8001b22:	4a0a      	ldr	r2, [pc, #40]	; (8001b4c <HAL_RCC_ClockConfig+0x1bc>)
 8001b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b26:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <HAL_RCC_ClockConfig+0x1c0>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7fe ffd0 	bl	8000ad0 <HAL_InitTick>
 8001b30:	4603      	mov	r3, r0
 8001b32:	72fb      	strb	r3, [r7, #11]

  return status;
 8001b34:	7afb      	ldrb	r3, [r7, #11]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40022000 	.word	0x40022000
 8001b44:	40021000 	.word	0x40021000
 8001b48:	08003af4 	.word	0x08003af4
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	20000004 	.word	0x20000004

08001b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b089      	sub	sp, #36	; 0x24
 8001b58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b62:	4b3d      	ldr	r3, [pc, #244]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b6c:	4b3a      	ldr	r3, [pc, #232]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f003 0303 	and.w	r3, r3, #3
 8001b74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d005      	beq.n	8001b88 <HAL_RCC_GetSysClockFreq+0x34>
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	2b0c      	cmp	r3, #12
 8001b80:	d121      	bne.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d11e      	bne.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001b88:	4b33      	ldr	r3, [pc, #204]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0308 	and.w	r3, r3, #8
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d107      	bne.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001b94:	4b30      	ldr	r3, [pc, #192]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001b96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b9a:	0a1b      	lsrs	r3, r3, #8
 8001b9c:	f003 030f 	and.w	r3, r3, #15
 8001ba0:	61fb      	str	r3, [r7, #28]
 8001ba2:	e005      	b.n	8001bb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ba4:	4b2c      	ldr	r3, [pc, #176]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	091b      	lsrs	r3, r3, #4
 8001baa:	f003 030f 	and.w	r3, r3, #15
 8001bae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001bb0:	4a2a      	ldr	r2, [pc, #168]	; (8001c5c <HAL_RCC_GetSysClockFreq+0x108>)
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bb8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d10d      	bne.n	8001bdc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001bc4:	e00a      	b.n	8001bdc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001bc6:	693b      	ldr	r3, [r7, #16]
 8001bc8:	2b04      	cmp	r3, #4
 8001bca:	d102      	bne.n	8001bd2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001bcc:	4b24      	ldr	r3, [pc, #144]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001bce:	61bb      	str	r3, [r7, #24]
 8001bd0:	e004      	b.n	8001bdc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	2b08      	cmp	r3, #8
 8001bd6:	d101      	bne.n	8001bdc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001bd8:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x110>)
 8001bda:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001bdc:	693b      	ldr	r3, [r7, #16]
 8001bde:	2b0c      	cmp	r3, #12
 8001be0:	d133      	bne.n	8001c4a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001be2:	4b1d      	ldr	r3, [pc, #116]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	f003 0303 	and.w	r3, r3, #3
 8001bea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d002      	beq.n	8001bf8 <HAL_RCC_GetSysClockFreq+0xa4>
 8001bf2:	2b03      	cmp	r3, #3
 8001bf4:	d003      	beq.n	8001bfe <HAL_RCC_GetSysClockFreq+0xaa>
 8001bf6:	e005      	b.n	8001c04 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001bf8:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001bfa:	617b      	str	r3, [r7, #20]
      break;
 8001bfc:	e005      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001bfe:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c00:	617b      	str	r3, [r7, #20]
      break;
 8001c02:	e002      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	617b      	str	r3, [r7, #20]
      break;
 8001c08:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c0a:	4b13      	ldr	r3, [pc, #76]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c0c:	68db      	ldr	r3, [r3, #12]
 8001c0e:	091b      	lsrs	r3, r3, #4
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	3301      	adds	r3, #1
 8001c16:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c18:	4b0f      	ldr	r3, [pc, #60]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	0a1b      	lsrs	r3, r3, #8
 8001c1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c22:	697a      	ldr	r2, [r7, #20]
 8001c24:	fb02 f203 	mul.w	r2, r2, r3
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001c30:	4b09      	ldr	r3, [pc, #36]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	0e5b      	lsrs	r3, r3, #25
 8001c36:	f003 0303 	and.w	r3, r3, #3
 8001c3a:	3301      	adds	r3, #1
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c48:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001c4a:	69bb      	ldr	r3, [r7, #24]
}
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	3724      	adds	r7, #36	; 0x24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	08003b0c 	.word	0x08003b0c
 8001c60:	00f42400 	.word	0x00f42400
 8001c64:	007a1200 	.word	0x007a1200

08001c68 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c6c:	4b03      	ldr	r3, [pc, #12]	; (8001c7c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	20000000 	.word	0x20000000

08001c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001c84:	f7ff fff0 	bl	8001c68 <HAL_RCC_GetHCLKFreq>
 8001c88:	4601      	mov	r1, r0
 8001c8a:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	0a1b      	lsrs	r3, r3, #8
 8001c90:	f003 0307 	and.w	r3, r3, #7
 8001c94:	4a04      	ldr	r2, [pc, #16]	; (8001ca8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c96:	5cd3      	ldrb	r3, [r2, r3]
 8001c98:	f003 031f 	and.w	r3, r3, #31
 8001c9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	08003b04 	.word	0x08003b04

08001cac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001cb0:	f7ff ffda 	bl	8001c68 <HAL_RCC_GetHCLKFreq>
 8001cb4:	4601      	mov	r1, r0
 8001cb6:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	0adb      	lsrs	r3, r3, #11
 8001cbc:	f003 0307 	and.w	r3, r3, #7
 8001cc0:	4a04      	ldr	r2, [pc, #16]	; (8001cd4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001cc2:	5cd3      	ldrb	r3, [r2, r3]
 8001cc4:	f003 031f 	and.w	r3, r3, #31
 8001cc8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	08003b04 	.word	0x08003b04

08001cd8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ce4:	4b2a      	ldr	r3, [pc, #168]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001cf0:	f7ff fa04 	bl	80010fc <HAL_PWREx_GetVoltageRange>
 8001cf4:	6178      	str	r0, [r7, #20]
 8001cf6:	e014      	b.n	8001d22 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cf8:	4b25      	ldr	r3, [pc, #148]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cfc:	4a24      	ldr	r2, [pc, #144]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001cfe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d02:	6593      	str	r3, [r2, #88]	; 0x58
 8001d04:	4b22      	ldr	r3, [pc, #136]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d10:	f7ff f9f4 	bl	80010fc <HAL_PWREx_GetVoltageRange>
 8001d14:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d16:	4b1e      	ldr	r3, [pc, #120]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1a:	4a1d      	ldr	r2, [pc, #116]	; (8001d90 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d1c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d20:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d28:	d10b      	bne.n	8001d42 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b80      	cmp	r3, #128	; 0x80
 8001d2e:	d919      	bls.n	8001d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2ba0      	cmp	r3, #160	; 0xa0
 8001d34:	d902      	bls.n	8001d3c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d36:	2302      	movs	r3, #2
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	e013      	b.n	8001d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	e010      	b.n	8001d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2b80      	cmp	r3, #128	; 0x80
 8001d46:	d902      	bls.n	8001d4e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001d48:	2303      	movs	r3, #3
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	e00a      	b.n	8001d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2b80      	cmp	r3, #128	; 0x80
 8001d52:	d102      	bne.n	8001d5a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001d54:	2302      	movs	r3, #2
 8001d56:	613b      	str	r3, [r7, #16]
 8001d58:	e004      	b.n	8001d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b70      	cmp	r3, #112	; 0x70
 8001d5e:	d101      	bne.n	8001d64 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001d60:	2301      	movs	r3, #1
 8001d62:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001d64:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f023 0207 	bic.w	r2, r3, #7
 8001d6c:	4909      	ldr	r1, [pc, #36]	; (8001d94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001d74:	4b07      	ldr	r3, [pc, #28]	; (8001d94 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	693a      	ldr	r2, [r7, #16]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d001      	beq.n	8001d86 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e000      	b.n	8001d88 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001d86:	2300      	movs	r3, #0
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3718      	adds	r7, #24
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40022000 	.word	0x40022000

08001d98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b086      	sub	sp, #24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001da0:	2300      	movs	r3, #0
 8001da2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001da4:	2300      	movs	r3, #0
 8001da6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d03f      	beq.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001db8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dbc:	d01c      	beq.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8001dbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dc2:	d802      	bhi.n	8001dca <HAL_RCCEx_PeriphCLKConfig+0x32>
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d00e      	beq.n	8001de6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8001dc8:	e01f      	b.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x72>
 8001dca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001dce:	d003      	beq.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001dd0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001dd4:	d01c      	beq.n	8001e10 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8001dd6:	e018      	b.n	8001e0a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001dd8:	4b85      	ldr	r3, [pc, #532]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	4a84      	ldr	r2, [pc, #528]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001dde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001de2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001de4:	e015      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	3304      	adds	r3, #4
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f000 fab9 	bl	8002364 <RCCEx_PLLSAI1_Config>
 8001df2:	4603      	mov	r3, r0
 8001df4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001df6:	e00c      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	3320      	adds	r3, #32
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 fba0 	bl	8002544 <RCCEx_PLLSAI2_Config>
 8001e04:	4603      	mov	r3, r0
 8001e06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e08:	e003      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	74fb      	strb	r3, [r7, #19]
      break;
 8001e0e:	e000      	b.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8001e10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e12:	7cfb      	ldrb	r3, [r7, #19]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d10b      	bne.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e18:	4b75      	ldr	r3, [pc, #468]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e1e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e26:	4972      	ldr	r1, [pc, #456]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e2e:	e001      	b.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001e30:	7cfb      	ldrb	r3, [r7, #19]
 8001e32:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d03f      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e48:	d01c      	beq.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8001e4a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e4e:	d802      	bhi.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d00e      	beq.n	8001e72 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8001e54:	e01f      	b.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8001e56:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e5a:	d003      	beq.n	8001e64 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8001e5c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001e60:	d01c      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x104>
 8001e62:	e018      	b.n	8001e96 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e64:	4b62      	ldr	r3, [pc, #392]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	4a61      	ldr	r2, [pc, #388]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e6e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001e70:	e015      	b.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	3304      	adds	r3, #4
 8001e76:	2100      	movs	r1, #0
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f000 fa73 	bl	8002364 <RCCEx_PLLSAI1_Config>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001e82:	e00c      	b.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	3320      	adds	r3, #32
 8001e88:	2100      	movs	r1, #0
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f000 fb5a 	bl	8002544 <RCCEx_PLLSAI2_Config>
 8001e90:	4603      	mov	r3, r0
 8001e92:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001e94:	e003      	b.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	74fb      	strb	r3, [r7, #19]
      break;
 8001e9a:	e000      	b.n	8001e9e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8001e9c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e9e:	7cfb      	ldrb	r3, [r7, #19]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d10b      	bne.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ea4:	4b52      	ldr	r3, [pc, #328]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eaa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001eb2:	494f      	ldr	r1, [pc, #316]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001eba:	e001      	b.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ebc:	7cfb      	ldrb	r3, [r7, #19]
 8001ebe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 80a0 	beq.w	800200e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ed2:	4b47      	ldr	r3, [pc, #284]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ed4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e000      	b.n	8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00d      	beq.n	8001f04 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ee8:	4b41      	ldr	r3, [pc, #260]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eec:	4a40      	ldr	r2, [pc, #256]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001eee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ef2:	6593      	str	r3, [r2, #88]	; 0x58
 8001ef4:	4b3e      	ldr	r3, [pc, #248]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f00:	2301      	movs	r3, #1
 8001f02:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f04:	4b3b      	ldr	r3, [pc, #236]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a3a      	ldr	r2, [pc, #232]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001f0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f0e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f10:	f7fe fe2a 	bl	8000b68 <HAL_GetTick>
 8001f14:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f16:	e009      	b.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f18:	f7fe fe26 	bl	8000b68 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d902      	bls.n	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	74fb      	strb	r3, [r7, #19]
        break;
 8001f2a:	e005      	b.n	8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f2c:	4b31      	ldr	r3, [pc, #196]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0ef      	beq.n	8001f18 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8001f38:	7cfb      	ldrb	r3, [r7, #19]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d15c      	bne.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001f3e:	4b2c      	ldr	r3, [pc, #176]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f48:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d01f      	beq.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d019      	beq.n	8001f90 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001f5c:	4b24      	ldr	r3, [pc, #144]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f66:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001f68:	4b21      	ldr	r3, [pc, #132]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f6e:	4a20      	ldr	r2, [pc, #128]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001f78:	4b1d      	ldr	r3, [pc, #116]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f7e:	4a1c      	ldr	r2, [pc, #112]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f88:	4a19      	ldr	r2, [pc, #100]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d016      	beq.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9a:	f7fe fde5 	bl	8000b68 <HAL_GetTick>
 8001f9e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fa0:	e00b      	b.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fa2:	f7fe fde1 	bl	8000b68 <HAL_GetTick>
 8001fa6:	4602      	mov	r2, r0
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	1ad3      	subs	r3, r2, r3
 8001fac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d902      	bls.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	74fb      	strb	r3, [r7, #19]
            break;
 8001fb8:	e006      	b.n	8001fc8 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fba:	4b0d      	ldr	r3, [pc, #52]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d0ec      	beq.n	8001fa2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8001fc8:	7cfb      	ldrb	r3, [r7, #19]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d10c      	bne.n	8001fe8 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fce:	4b08      	ldr	r3, [pc, #32]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001fde:	4904      	ldr	r1, [pc, #16]	; (8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8001fe6:	e009      	b.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001fe8:	7cfb      	ldrb	r3, [r7, #19]
 8001fea:	74bb      	strb	r3, [r7, #18]
 8001fec:	e006      	b.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x264>
 8001fee:	bf00      	nop
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ff8:	7cfb      	ldrb	r3, [r7, #19]
 8001ffa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ffc:	7c7b      	ldrb	r3, [r7, #17]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d105      	bne.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002002:	4b9e      	ldr	r3, [pc, #632]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002006:	4a9d      	ldr	r2, [pc, #628]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002008:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800200c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0301 	and.w	r3, r3, #1
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00a      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800201a:	4b98      	ldr	r3, [pc, #608]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800201c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002020:	f023 0203 	bic.w	r2, r3, #3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002028:	4994      	ldr	r1, [pc, #592]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800202a:	4313      	orrs	r3, r2
 800202c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d00a      	beq.n	8002052 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800203c:	4b8f      	ldr	r3, [pc, #572]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800203e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002042:	f023 020c 	bic.w	r2, r3, #12
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800204a:	498c      	ldr	r1, [pc, #560]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800204c:	4313      	orrs	r3, r2
 800204e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800205e:	4b87      	ldr	r3, [pc, #540]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002064:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206c:	4983      	ldr	r1, [pc, #524]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800206e:	4313      	orrs	r3, r2
 8002070:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b00      	cmp	r3, #0
 800207e:	d00a      	beq.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002080:	4b7e      	ldr	r3, [pc, #504]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002086:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208e:	497b      	ldr	r1, [pc, #492]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002090:	4313      	orrs	r3, r2
 8002092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0310 	and.w	r3, r3, #16
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d00a      	beq.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80020a2:	4b76      	ldr	r3, [pc, #472]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020b0:	4972      	ldr	r1, [pc, #456]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0320 	and.w	r3, r3, #32
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00a      	beq.n	80020da <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80020c4:	4b6d      	ldr	r3, [pc, #436]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ca:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d2:	496a      	ldr	r1, [pc, #424]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020d4:	4313      	orrs	r3, r2
 80020d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d00a      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80020e6:	4b65      	ldr	r3, [pc, #404]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f4:	4961      	ldr	r1, [pc, #388]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00a      	beq.n	800211e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002108:	4b5c      	ldr	r3, [pc, #368]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800210a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800210e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002116:	4959      	ldr	r1, [pc, #356]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002118:	4313      	orrs	r3, r2
 800211a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00a      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800212a:	4b54      	ldr	r3, [pc, #336]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800212c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002130:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002138:	4950      	ldr	r1, [pc, #320]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800213a:	4313      	orrs	r3, r2
 800213c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002148:	2b00      	cmp	r3, #0
 800214a:	d00a      	beq.n	8002162 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800214c:	4b4b      	ldr	r3, [pc, #300]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800214e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002152:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215a:	4948      	ldr	r1, [pc, #288]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800215c:	4313      	orrs	r3, r2
 800215e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216a:	2b00      	cmp	r3, #0
 800216c:	d00a      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800216e:	4b43      	ldr	r3, [pc, #268]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002174:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217c:	493f      	ldr	r1, [pc, #252]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800217e:	4313      	orrs	r3, r2
 8002180:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d028      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002190:	4b3a      	ldr	r3, [pc, #232]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002192:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002196:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800219e:	4937      	ldr	r1, [pc, #220]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80021ae:	d106      	bne.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80021b0:	4b32      	ldr	r3, [pc, #200]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	4a31      	ldr	r2, [pc, #196]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80021ba:	60d3      	str	r3, [r2, #12]
 80021bc:	e011      	b.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80021c2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80021c6:	d10c      	bne.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3304      	adds	r3, #4
 80021cc:	2101      	movs	r1, #1
 80021ce:	4618      	mov	r0, r3
 80021d0:	f000 f8c8 	bl	8002364 <RCCEx_PLLSAI1_Config>
 80021d4:	4603      	mov	r3, r0
 80021d6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80021d8:	7cfb      	ldrb	r3, [r7, #19]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80021de:	7cfb      	ldrb	r3, [r7, #19]
 80021e0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d028      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80021ee:	4b23      	ldr	r3, [pc, #140]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021fc:	491f      	ldr	r1, [pc, #124]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80021fe:	4313      	orrs	r3, r2
 8002200:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002208:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800220c:	d106      	bne.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800220e:	4b1b      	ldr	r3, [pc, #108]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	4a1a      	ldr	r2, [pc, #104]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002218:	60d3      	str	r3, [r2, #12]
 800221a:	e011      	b.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002220:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002224:	d10c      	bne.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3304      	adds	r3, #4
 800222a:	2101      	movs	r1, #1
 800222c:	4618      	mov	r0, r3
 800222e:	f000 f899 	bl	8002364 <RCCEx_PLLSAI1_Config>
 8002232:	4603      	mov	r3, r0
 8002234:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002236:	7cfb      	ldrb	r3, [r7, #19]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 800223c:	7cfb      	ldrb	r3, [r7, #19]
 800223e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d02b      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800224e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002252:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800225a:	4908      	ldr	r1, [pc, #32]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800225c:	4313      	orrs	r3, r2
 800225e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800226a:	d109      	bne.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800226c:	4b03      	ldr	r3, [pc, #12]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	4a02      	ldr	r2, [pc, #8]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8002272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002276:	60d3      	str	r3, [r2, #12]
 8002278:	e014      	b.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800227a:	bf00      	nop
 800227c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002284:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002288:	d10c      	bne.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3304      	adds	r3, #4
 800228e:	2101      	movs	r1, #1
 8002290:	4618      	mov	r0, r3
 8002292:	f000 f867 	bl	8002364 <RCCEx_PLLSAI1_Config>
 8002296:	4603      	mov	r3, r0
 8002298:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800229a:	7cfb      	ldrb	r3, [r7, #19]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 80022a0:	7cfb      	ldrb	r3, [r7, #19]
 80022a2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d02f      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022b0:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80022b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022b6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022be:	4928      	ldr	r1, [pc, #160]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80022ce:	d10d      	bne.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3304      	adds	r3, #4
 80022d4:	2102      	movs	r1, #2
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 f844 	bl	8002364 <RCCEx_PLLSAI1_Config>
 80022dc:	4603      	mov	r3, r0
 80022de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d014      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80022e6:	7cfb      	ldrb	r3, [r7, #19]
 80022e8:	74bb      	strb	r3, [r7, #18]
 80022ea:	e011      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80022f4:	d10c      	bne.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	3320      	adds	r3, #32
 80022fa:	2102      	movs	r1, #2
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 f921 	bl	8002544 <RCCEx_PLLSAI2_Config>
 8002302:	4603      	mov	r3, r0
 8002304:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002306:	7cfb      	ldrb	r3, [r7, #19]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800230c:	7cfb      	ldrb	r3, [r7, #19]
 800230e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00a      	beq.n	8002332 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800231c:	4b10      	ldr	r3, [pc, #64]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800231e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002322:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800232a:	490d      	ldr	r1, [pc, #52]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800232c:	4313      	orrs	r3, r2
 800232e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d00b      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800233e:	4b08      	ldr	r3, [pc, #32]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002344:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800234e:	4904      	ldr	r1, [pc, #16]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002350:	4313      	orrs	r3, r2
 8002352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002356:	7cbb      	ldrb	r3, [r7, #18]
}
 8002358:	4618      	mov	r0, r3
 800235a:	3718      	adds	r7, #24
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40021000 	.word	0x40021000

08002364 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800236e:	2300      	movs	r3, #0
 8002370:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002372:	4b73      	ldr	r3, [pc, #460]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	f003 0303 	and.w	r3, r3, #3
 800237a:	2b00      	cmp	r3, #0
 800237c:	d018      	beq.n	80023b0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800237e:	4b70      	ldr	r3, [pc, #448]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002380:	68db      	ldr	r3, [r3, #12]
 8002382:	f003 0203 	and.w	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d10d      	bne.n	80023aa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
       ||
 8002392:	2b00      	cmp	r3, #0
 8002394:	d009      	beq.n	80023aa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002396:	4b6a      	ldr	r3, [pc, #424]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	091b      	lsrs	r3, r3, #4
 800239c:	f003 0307 	and.w	r3, r3, #7
 80023a0:	1c5a      	adds	r2, r3, #1
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
       ||
 80023a6:	429a      	cmp	r2, r3
 80023a8:	d044      	beq.n	8002434 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	73fb      	strb	r3, [r7, #15]
 80023ae:	e041      	b.n	8002434 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2b02      	cmp	r3, #2
 80023b6:	d00c      	beq.n	80023d2 <RCCEx_PLLSAI1_Config+0x6e>
 80023b8:	2b03      	cmp	r3, #3
 80023ba:	d013      	beq.n	80023e4 <RCCEx_PLLSAI1_Config+0x80>
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d120      	bne.n	8002402 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80023c0:	4b5f      	ldr	r3, [pc, #380]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0302 	and.w	r3, r3, #2
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d11d      	bne.n	8002408 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023d0:	e01a      	b.n	8002408 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80023d2:	4b5b      	ldr	r3, [pc, #364]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d116      	bne.n	800240c <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023e2:	e013      	b.n	800240c <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80023e4:	4b56      	ldr	r3, [pc, #344]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d10f      	bne.n	8002410 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80023f0:	4b53      	ldr	r3, [pc, #332]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d109      	bne.n	8002410 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002400:	e006      	b.n	8002410 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	73fb      	strb	r3, [r7, #15]
      break;
 8002406:	e004      	b.n	8002412 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002408:	bf00      	nop
 800240a:	e002      	b.n	8002412 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800240c:	bf00      	nop
 800240e:	e000      	b.n	8002412 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8002410:	bf00      	nop
    }

    if(status == HAL_OK)
 8002412:	7bfb      	ldrb	r3, [r7, #15]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10d      	bne.n	8002434 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002418:	4b49      	ldr	r3, [pc, #292]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6819      	ldr	r1, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	3b01      	subs	r3, #1
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	430b      	orrs	r3, r1
 800242e:	4944      	ldr	r1, [pc, #272]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002430:	4313      	orrs	r3, r2
 8002432:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002434:	7bfb      	ldrb	r3, [r7, #15]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d17d      	bne.n	8002536 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800243a:	4b41      	ldr	r3, [pc, #260]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a40      	ldr	r2, [pc, #256]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002440:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002444:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002446:	f7fe fb8f 	bl	8000b68 <HAL_GetTick>
 800244a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800244c:	e009      	b.n	8002462 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800244e:	f7fe fb8b 	bl	8000b68 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d902      	bls.n	8002462 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	73fb      	strb	r3, [r7, #15]
        break;
 8002460:	e005      	b.n	800246e <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002462:	4b37      	ldr	r3, [pc, #220]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1ef      	bne.n	800244e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800246e:	7bfb      	ldrb	r3, [r7, #15]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d160      	bne.n	8002536 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d111      	bne.n	800249e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800247a:	4b31      	ldr	r3, [pc, #196]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002486:	687a      	ldr	r2, [r7, #4]
 8002488:	6892      	ldr	r2, [r2, #8]
 800248a:	0211      	lsls	r1, r2, #8
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	68d2      	ldr	r2, [r2, #12]
 8002490:	0912      	lsrs	r2, r2, #4
 8002492:	0452      	lsls	r2, r2, #17
 8002494:	430a      	orrs	r2, r1
 8002496:	492a      	ldr	r1, [pc, #168]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002498:	4313      	orrs	r3, r2
 800249a:	610b      	str	r3, [r1, #16]
 800249c:	e027      	b.n	80024ee <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d112      	bne.n	80024ca <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024a4:	4b26      	ldr	r3, [pc, #152]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024a6:	691b      	ldr	r3, [r3, #16]
 80024a8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80024ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	6892      	ldr	r2, [r2, #8]
 80024b4:	0211      	lsls	r1, r2, #8
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6912      	ldr	r2, [r2, #16]
 80024ba:	0852      	lsrs	r2, r2, #1
 80024bc:	3a01      	subs	r2, #1
 80024be:	0552      	lsls	r2, r2, #21
 80024c0:	430a      	orrs	r2, r1
 80024c2:	491f      	ldr	r1, [pc, #124]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	610b      	str	r3, [r1, #16]
 80024c8:	e011      	b.n	80024ee <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024ca:	4b1d      	ldr	r3, [pc, #116]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80024d2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6892      	ldr	r2, [r2, #8]
 80024da:	0211      	lsls	r1, r2, #8
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	6952      	ldr	r2, [r2, #20]
 80024e0:	0852      	lsrs	r2, r2, #1
 80024e2:	3a01      	subs	r2, #1
 80024e4:	0652      	lsls	r2, r2, #25
 80024e6:	430a      	orrs	r2, r1
 80024e8:	4915      	ldr	r1, [pc, #84]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80024ee:	4b14      	ldr	r3, [pc, #80]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a13      	ldr	r2, [pc, #76]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 80024f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80024f8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024fa:	f7fe fb35 	bl	8000b68 <HAL_GetTick>
 80024fe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002500:	e009      	b.n	8002516 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002502:	f7fe fb31 	bl	8000b68 <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d902      	bls.n	8002516 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8002510:	2303      	movs	r3, #3
 8002512:	73fb      	strb	r3, [r7, #15]
          break;
 8002514:	e005      	b.n	8002522 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002516:	4b0a      	ldr	r3, [pc, #40]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d0ef      	beq.n	8002502 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d106      	bne.n	8002536 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002528:	4b05      	ldr	r3, [pc, #20]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 800252a:	691a      	ldr	r2, [r3, #16]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	4903      	ldr	r1, [pc, #12]	; (8002540 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002532:	4313      	orrs	r3, r2
 8002534:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002536:	7bfb      	ldrb	r3, [r7, #15]
}
 8002538:	4618      	mov	r0, r3
 800253a:	3710      	adds	r7, #16
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40021000 	.word	0x40021000

08002544 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800254e:	2300      	movs	r3, #0
 8002550:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002552:	4b68      	ldr	r3, [pc, #416]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f003 0303 	and.w	r3, r3, #3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d018      	beq.n	8002590 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800255e:	4b65      	ldr	r3, [pc, #404]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	f003 0203 	and.w	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d10d      	bne.n	800258a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
       ||
 8002572:	2b00      	cmp	r3, #0
 8002574:	d009      	beq.n	800258a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002576:	4b5f      	ldr	r3, [pc, #380]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002578:	68db      	ldr	r3, [r3, #12]
 800257a:	091b      	lsrs	r3, r3, #4
 800257c:	f003 0307 	and.w	r3, r3, #7
 8002580:	1c5a      	adds	r2, r3, #1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
       ||
 8002586:	429a      	cmp	r2, r3
 8002588:	d044      	beq.n	8002614 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	73fb      	strb	r3, [r7, #15]
 800258e:	e041      	b.n	8002614 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	2b02      	cmp	r3, #2
 8002596:	d00c      	beq.n	80025b2 <RCCEx_PLLSAI2_Config+0x6e>
 8002598:	2b03      	cmp	r3, #3
 800259a:	d013      	beq.n	80025c4 <RCCEx_PLLSAI2_Config+0x80>
 800259c:	2b01      	cmp	r3, #1
 800259e:	d120      	bne.n	80025e2 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80025a0:	4b54      	ldr	r3, [pc, #336]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d11d      	bne.n	80025e8 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025b0:	e01a      	b.n	80025e8 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80025b2:	4b50      	ldr	r3, [pc, #320]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d116      	bne.n	80025ec <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025c2:	e013      	b.n	80025ec <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80025c4:	4b4b      	ldr	r3, [pc, #300]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d10f      	bne.n	80025f0 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80025d0:	4b48      	ldr	r3, [pc, #288]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d109      	bne.n	80025f0 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80025dc:	2301      	movs	r3, #1
 80025de:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80025e0:	e006      	b.n	80025f0 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	73fb      	strb	r3, [r7, #15]
      break;
 80025e6:	e004      	b.n	80025f2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80025e8:	bf00      	nop
 80025ea:	e002      	b.n	80025f2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80025ec:	bf00      	nop
 80025ee:	e000      	b.n	80025f2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80025f0:	bf00      	nop
    }

    if(status == HAL_OK)
 80025f2:	7bfb      	ldrb	r3, [r7, #15]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d10d      	bne.n	8002614 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80025f8:	4b3e      	ldr	r3, [pc, #248]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6819      	ldr	r1, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	3b01      	subs	r3, #1
 800260a:	011b      	lsls	r3, r3, #4
 800260c:	430b      	orrs	r3, r1
 800260e:	4939      	ldr	r1, [pc, #228]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002610:	4313      	orrs	r3, r2
 8002612:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002614:	7bfb      	ldrb	r3, [r7, #15]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d167      	bne.n	80026ea <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800261a:	4b36      	ldr	r3, [pc, #216]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a35      	ldr	r2, [pc, #212]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002624:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002626:	f7fe fa9f 	bl	8000b68 <HAL_GetTick>
 800262a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800262c:	e009      	b.n	8002642 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800262e:	f7fe fa9b 	bl	8000b68 <HAL_GetTick>
 8002632:	4602      	mov	r2, r0
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	1ad3      	subs	r3, r2, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d902      	bls.n	8002642 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800263c:	2303      	movs	r3, #3
 800263e:	73fb      	strb	r3, [r7, #15]
        break;
 8002640:	e005      	b.n	800264e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002642:	4b2c      	ldr	r3, [pc, #176]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800264a:	2b00      	cmp	r3, #0
 800264c:	d1ef      	bne.n	800262e <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800264e:	7bfb      	ldrb	r3, [r7, #15]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d14a      	bne.n	80026ea <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d111      	bne.n	800267e <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800265a:	4b26      	ldr	r3, [pc, #152]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002662:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6892      	ldr	r2, [r2, #8]
 800266a:	0211      	lsls	r1, r2, #8
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	68d2      	ldr	r2, [r2, #12]
 8002670:	0912      	lsrs	r2, r2, #4
 8002672:	0452      	lsls	r2, r2, #17
 8002674:	430a      	orrs	r2, r1
 8002676:	491f      	ldr	r1, [pc, #124]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002678:	4313      	orrs	r3, r2
 800267a:	614b      	str	r3, [r1, #20]
 800267c:	e011      	b.n	80026a2 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800267e:	4b1d      	ldr	r3, [pc, #116]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002686:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	6892      	ldr	r2, [r2, #8]
 800268e:	0211      	lsls	r1, r2, #8
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6912      	ldr	r2, [r2, #16]
 8002694:	0852      	lsrs	r2, r2, #1
 8002696:	3a01      	subs	r2, #1
 8002698:	0652      	lsls	r2, r2, #25
 800269a:	430a      	orrs	r2, r1
 800269c:	4915      	ldr	r1, [pc, #84]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80026a2:	4b14      	ldr	r3, [pc, #80]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a13      	ldr	r2, [pc, #76]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026ac:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ae:	f7fe fa5b 	bl	8000b68 <HAL_GetTick>
 80026b2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80026b4:	e009      	b.n	80026ca <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026b6:	f7fe fa57 	bl	8000b68 <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d902      	bls.n	80026ca <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	73fb      	strb	r3, [r7, #15]
          break;
 80026c8:	e005      	b.n	80026d6 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80026ca:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d0ef      	beq.n	80026b6 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80026d6:	7bfb      	ldrb	r3, [r7, #15]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d106      	bne.n	80026ea <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026de:	695a      	ldr	r2, [r3, #20]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	4903      	ldr	r1, [pc, #12]	; (80026f4 <RCCEx_PLLSAI2_Config+0x1b0>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80026ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	40021000 	.word	0x40021000

080026f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e040      	b.n	800278c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800270e:	2b00      	cmp	r3, #0
 8002710:	d106      	bne.n	8002720 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2200      	movs	r2, #0
 8002716:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f7fe f8bc 	bl	8000898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2224      	movs	r2, #36	; 0x24
 8002724:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f022 0201 	bic.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f000 f8c0 	bl	80028bc <UART_SetConfig>
 800273c:	4603      	mov	r3, r0
 800273e:	2b01      	cmp	r3, #1
 8002740:	d101      	bne.n	8002746 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e022      	b.n	800278c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274a:	2b00      	cmp	r3, #0
 800274c:	d002      	beq.n	8002754 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 fc26 	bl	8002fa0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002762:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002772:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f042 0201 	orr.w	r2, r2, #1
 8002782:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 fcad 	bl	80030e4 <UART_CheckIdleState>
 800278a:	4603      	mov	r3, r0
}
 800278c:	4618      	mov	r0, r3
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b08a      	sub	sp, #40	; 0x28
 8002798:	af02      	add	r7, sp, #8
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	603b      	str	r3, [r7, #0]
 80027a0:	4613      	mov	r3, r2
 80027a2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027a8:	2b20      	cmp	r3, #32
 80027aa:	f040 8081 	bne.w	80028b0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <HAL_UART_Transmit+0x26>
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d101      	bne.n	80027be <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e079      	b.n	80028b2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d101      	bne.n	80027cc <HAL_UART_Transmit+0x38>
 80027c8:	2302      	movs	r3, #2
 80027ca:	e072      	b.n	80028b2 <HAL_UART_Transmit+0x11e>
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2221      	movs	r2, #33	; 0x21
 80027de:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80027e0:	f7fe f9c2 	bl	8000b68 <HAL_GetTick>
 80027e4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	88fa      	ldrh	r2, [r7, #6]
 80027ea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	88fa      	ldrh	r2, [r7, #6]
 80027f2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027fe:	d108      	bne.n	8002812 <HAL_UART_Transmit+0x7e>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d104      	bne.n	8002812 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8002808:	2300      	movs	r3, #0
 800280a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	61bb      	str	r3, [r7, #24]
 8002810:	e003      	b.n	800281a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002816:	2300      	movs	r3, #0
 8002818:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8002822:	e02d      	b.n	8002880 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2200      	movs	r2, #0
 800282c:	2180      	movs	r1, #128	; 0x80
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 fc9d 	bl	800316e <UART_WaitOnFlagUntilTimeout>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e039      	b.n	80028b2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d10b      	bne.n	800285c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	881a      	ldrh	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002850:	b292      	uxth	r2, r2
 8002852:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	3302      	adds	r3, #2
 8002858:	61bb      	str	r3, [r7, #24]
 800285a:	e008      	b.n	800286e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	781a      	ldrb	r2, [r3, #0]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	b292      	uxth	r2, r2
 8002866:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	3301      	adds	r3, #1
 800286c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002874:	b29b      	uxth	r3, r3
 8002876:	3b01      	subs	r3, #1
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002886:	b29b      	uxth	r3, r3
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1cb      	bne.n	8002824 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	2200      	movs	r2, #0
 8002894:	2140      	movs	r1, #64	; 0x40
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f000 fc69 	bl	800316e <UART_WaitOnFlagUntilTimeout>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e005      	b.n	80028b2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2220      	movs	r2, #32
 80028aa:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	e000      	b.n	80028b2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80028b0:	2302      	movs	r3, #2
  }
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3720      	adds	r7, #32
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028bc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80028c0:	b08a      	sub	sp, #40	; 0x28
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 80028ca:	2300      	movs	r3, #0
 80028cc:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689a      	ldr	r2, [r3, #8]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	431a      	orrs	r2, r3
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69db      	ldr	r3, [r3, #28]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	4bb8      	ldr	r3, [pc, #736]	; (8002bd4 <UART_SetConfig+0x318>)
 80028f2:	4013      	ands	r3, r2
 80028f4:	687a      	ldr	r2, [r7, #4]
 80028f6:	6812      	ldr	r2, [r2, #0]
 80028f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028fa:	430b      	orrs	r3, r1
 80028fc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4aae      	ldr	r2, [pc, #696]	; (8002bd8 <UART_SetConfig+0x31c>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d004      	beq.n	800292e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800292a:	4313      	orrs	r3, r2
 800292c:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800293e:	430a      	orrs	r2, r1
 8002940:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4aa5      	ldr	r2, [pc, #660]	; (8002bdc <UART_SetConfig+0x320>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d126      	bne.n	800299a <UART_SetConfig+0xde>
 800294c:	4ba4      	ldr	r3, [pc, #656]	; (8002be0 <UART_SetConfig+0x324>)
 800294e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	2b03      	cmp	r3, #3
 8002958:	d81a      	bhi.n	8002990 <UART_SetConfig+0xd4>
 800295a:	a201      	add	r2, pc, #4	; (adr r2, 8002960 <UART_SetConfig+0xa4>)
 800295c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002960:	08002971 	.word	0x08002971
 8002964:	08002981 	.word	0x08002981
 8002968:	08002979 	.word	0x08002979
 800296c:	08002989 	.word	0x08002989
 8002970:	2301      	movs	r3, #1
 8002972:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002976:	e105      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002978:	2302      	movs	r3, #2
 800297a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800297e:	e101      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002980:	2304      	movs	r3, #4
 8002982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002986:	e0fd      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002988:	2308      	movs	r3, #8
 800298a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800298e:	e0f9      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002990:	2310      	movs	r3, #16
 8002992:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002996:	bf00      	nop
 8002998:	e0f4      	b.n	8002b84 <UART_SetConfig+0x2c8>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a91      	ldr	r2, [pc, #580]	; (8002be4 <UART_SetConfig+0x328>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d138      	bne.n	8002a16 <UART_SetConfig+0x15a>
 80029a4:	4b8e      	ldr	r3, [pc, #568]	; (8002be0 <UART_SetConfig+0x324>)
 80029a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029aa:	f003 030c 	and.w	r3, r3, #12
 80029ae:	2b0c      	cmp	r3, #12
 80029b0:	d82c      	bhi.n	8002a0c <UART_SetConfig+0x150>
 80029b2:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <UART_SetConfig+0xfc>)
 80029b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b8:	080029ed 	.word	0x080029ed
 80029bc:	08002a0d 	.word	0x08002a0d
 80029c0:	08002a0d 	.word	0x08002a0d
 80029c4:	08002a0d 	.word	0x08002a0d
 80029c8:	080029fd 	.word	0x080029fd
 80029cc:	08002a0d 	.word	0x08002a0d
 80029d0:	08002a0d 	.word	0x08002a0d
 80029d4:	08002a0d 	.word	0x08002a0d
 80029d8:	080029f5 	.word	0x080029f5
 80029dc:	08002a0d 	.word	0x08002a0d
 80029e0:	08002a0d 	.word	0x08002a0d
 80029e4:	08002a0d 	.word	0x08002a0d
 80029e8:	08002a05 	.word	0x08002a05
 80029ec:	2300      	movs	r3, #0
 80029ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029f2:	e0c7      	b.n	8002b84 <UART_SetConfig+0x2c8>
 80029f4:	2302      	movs	r3, #2
 80029f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80029fa:	e0c3      	b.n	8002b84 <UART_SetConfig+0x2c8>
 80029fc:	2304      	movs	r3, #4
 80029fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a02:	e0bf      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a04:	2308      	movs	r3, #8
 8002a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a0a:	e0bb      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a0c:	2310      	movs	r3, #16
 8002a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a12:	bf00      	nop
 8002a14:	e0b6      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a73      	ldr	r2, [pc, #460]	; (8002be8 <UART_SetConfig+0x32c>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d125      	bne.n	8002a6c <UART_SetConfig+0x1b0>
 8002a20:	4b6f      	ldr	r3, [pc, #444]	; (8002be0 <UART_SetConfig+0x324>)
 8002a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a26:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002a2a:	2b10      	cmp	r3, #16
 8002a2c:	d011      	beq.n	8002a52 <UART_SetConfig+0x196>
 8002a2e:	2b10      	cmp	r3, #16
 8002a30:	d802      	bhi.n	8002a38 <UART_SetConfig+0x17c>
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d005      	beq.n	8002a42 <UART_SetConfig+0x186>
 8002a36:	e014      	b.n	8002a62 <UART_SetConfig+0x1a6>
 8002a38:	2b20      	cmp	r3, #32
 8002a3a:	d006      	beq.n	8002a4a <UART_SetConfig+0x18e>
 8002a3c:	2b30      	cmp	r3, #48	; 0x30
 8002a3e:	d00c      	beq.n	8002a5a <UART_SetConfig+0x19e>
 8002a40:	e00f      	b.n	8002a62 <UART_SetConfig+0x1a6>
 8002a42:	2300      	movs	r3, #0
 8002a44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a48:	e09c      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a50:	e098      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a52:	2304      	movs	r3, #4
 8002a54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a58:	e094      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a5a:	2308      	movs	r3, #8
 8002a5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a60:	e090      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a62:	2310      	movs	r3, #16
 8002a64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a68:	bf00      	nop
 8002a6a:	e08b      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a5e      	ldr	r2, [pc, #376]	; (8002bec <UART_SetConfig+0x330>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d125      	bne.n	8002ac2 <UART_SetConfig+0x206>
 8002a76:	4b5a      	ldr	r3, [pc, #360]	; (8002be0 <UART_SetConfig+0x324>)
 8002a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002a80:	2b40      	cmp	r3, #64	; 0x40
 8002a82:	d011      	beq.n	8002aa8 <UART_SetConfig+0x1ec>
 8002a84:	2b40      	cmp	r3, #64	; 0x40
 8002a86:	d802      	bhi.n	8002a8e <UART_SetConfig+0x1d2>
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <UART_SetConfig+0x1dc>
 8002a8c:	e014      	b.n	8002ab8 <UART_SetConfig+0x1fc>
 8002a8e:	2b80      	cmp	r3, #128	; 0x80
 8002a90:	d006      	beq.n	8002aa0 <UART_SetConfig+0x1e4>
 8002a92:	2bc0      	cmp	r3, #192	; 0xc0
 8002a94:	d00c      	beq.n	8002ab0 <UART_SetConfig+0x1f4>
 8002a96:	e00f      	b.n	8002ab8 <UART_SetConfig+0x1fc>
 8002a98:	2300      	movs	r3, #0
 8002a9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a9e:	e071      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002aa6:	e06d      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002aa8:	2304      	movs	r3, #4
 8002aaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002aae:	e069      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002ab0:	2308      	movs	r3, #8
 8002ab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ab6:	e065      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002ab8:	2310      	movs	r3, #16
 8002aba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002abe:	bf00      	nop
 8002ac0:	e060      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a4a      	ldr	r2, [pc, #296]	; (8002bf0 <UART_SetConfig+0x334>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d129      	bne.n	8002b20 <UART_SetConfig+0x264>
 8002acc:	4b44      	ldr	r3, [pc, #272]	; (8002be0 <UART_SetConfig+0x324>)
 8002ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ad2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ad6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ada:	d014      	beq.n	8002b06 <UART_SetConfig+0x24a>
 8002adc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ae0:	d802      	bhi.n	8002ae8 <UART_SetConfig+0x22c>
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d007      	beq.n	8002af6 <UART_SetConfig+0x23a>
 8002ae6:	e016      	b.n	8002b16 <UART_SetConfig+0x25a>
 8002ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002aec:	d007      	beq.n	8002afe <UART_SetConfig+0x242>
 8002aee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002af2:	d00c      	beq.n	8002b0e <UART_SetConfig+0x252>
 8002af4:	e00f      	b.n	8002b16 <UART_SetConfig+0x25a>
 8002af6:	2300      	movs	r3, #0
 8002af8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002afc:	e042      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002afe:	2302      	movs	r3, #2
 8002b00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b04:	e03e      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b06:	2304      	movs	r3, #4
 8002b08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b0c:	e03a      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b0e:	2308      	movs	r3, #8
 8002b10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b14:	e036      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b16:	2310      	movs	r3, #16
 8002b18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b1c:	bf00      	nop
 8002b1e:	e031      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a2c      	ldr	r2, [pc, #176]	; (8002bd8 <UART_SetConfig+0x31c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d129      	bne.n	8002b7e <UART_SetConfig+0x2c2>
 8002b2a:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <UART_SetConfig+0x324>)
 8002b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b38:	d014      	beq.n	8002b64 <UART_SetConfig+0x2a8>
 8002b3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b3e:	d802      	bhi.n	8002b46 <UART_SetConfig+0x28a>
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d007      	beq.n	8002b54 <UART_SetConfig+0x298>
 8002b44:	e016      	b.n	8002b74 <UART_SetConfig+0x2b8>
 8002b46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b4a:	d007      	beq.n	8002b5c <UART_SetConfig+0x2a0>
 8002b4c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b50:	d00c      	beq.n	8002b6c <UART_SetConfig+0x2b0>
 8002b52:	e00f      	b.n	8002b74 <UART_SetConfig+0x2b8>
 8002b54:	2300      	movs	r3, #0
 8002b56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b5a:	e013      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b62:	e00f      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b64:	2304      	movs	r3, #4
 8002b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b6a:	e00b      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b6c:	2308      	movs	r3, #8
 8002b6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b72:	e007      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b74:	2310      	movs	r3, #16
 8002b76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b7a:	bf00      	nop
 8002b7c:	e002      	b.n	8002b84 <UART_SetConfig+0x2c8>
 8002b7e:	2310      	movs	r3, #16
 8002b80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a13      	ldr	r2, [pc, #76]	; (8002bd8 <UART_SetConfig+0x31c>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	f040 80fe 	bne.w	8002d8c <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002b90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d837      	bhi.n	8002c08 <UART_SetConfig+0x34c>
 8002b98:	a201      	add	r2, pc, #4	; (adr r2, 8002ba0 <UART_SetConfig+0x2e4>)
 8002b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b9e:	bf00      	nop
 8002ba0:	08002bc5 	.word	0x08002bc5
 8002ba4:	08002c09 	.word	0x08002c09
 8002ba8:	08002bcd 	.word	0x08002bcd
 8002bac:	08002c09 	.word	0x08002c09
 8002bb0:	08002bf9 	.word	0x08002bf9
 8002bb4:	08002c09 	.word	0x08002c09
 8002bb8:	08002c09 	.word	0x08002c09
 8002bbc:	08002c09 	.word	0x08002c09
 8002bc0:	08002c01 	.word	0x08002c01
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002bc4:	f7ff f85c 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8002bc8:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002bca:	e020      	b.n	8002c0e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002bcc:	4b09      	ldr	r3, [pc, #36]	; (8002bf4 <UART_SetConfig+0x338>)
 8002bce:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002bd0:	e01d      	b.n	8002c0e <UART_SetConfig+0x352>
 8002bd2:	bf00      	nop
 8002bd4:	efff69f3 	.word	0xefff69f3
 8002bd8:	40008000 	.word	0x40008000
 8002bdc:	40013800 	.word	0x40013800
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40004400 	.word	0x40004400
 8002be8:	40004800 	.word	0x40004800
 8002bec:	40004c00 	.word	0x40004c00
 8002bf0:	40005000 	.word	0x40005000
 8002bf4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002bf8:	f7fe ffac 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 8002bfc:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002bfe:	e006      	b.n	8002c0e <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8002c00:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c04:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002c06:	e002      	b.n	8002c0e <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	76fb      	strb	r3, [r7, #27]
        break;
 8002c0c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	f000 81b9 	beq.w	8002f88 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	4413      	add	r3, r2
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d305      	bcc.n	8002c32 <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002c2c:	697a      	ldr	r2, [r7, #20]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	d902      	bls.n	8002c38 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	76fb      	strb	r3, [r7, #27]
 8002c36:	e1a7      	b.n	8002f88 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 8002c38:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c3c:	2b08      	cmp	r3, #8
 8002c3e:	f200 8092 	bhi.w	8002d66 <UART_SetConfig+0x4aa>
 8002c42:	a201      	add	r2, pc, #4	; (adr r2, 8002c48 <UART_SetConfig+0x38c>)
 8002c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c48:	08002c6d 	.word	0x08002c6d
 8002c4c:	08002d67 	.word	0x08002d67
 8002c50:	08002cbb 	.word	0x08002cbb
 8002c54:	08002d67 	.word	0x08002d67
 8002c58:	08002cef 	.word	0x08002cef
 8002c5c:	08002d67 	.word	0x08002d67
 8002c60:	08002d67 	.word	0x08002d67
 8002c64:	08002d67 	.word	0x08002d67
 8002c68:	08002d3d 	.word	0x08002d3d
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8002c6c:	f7ff f808 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8002c70:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	4619      	mov	r1, r3
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	f04f 0300 	mov.w	r3, #0
 8002c7e:	f04f 0400 	mov.w	r4, #0
 8002c82:	0214      	lsls	r4, r2, #8
 8002c84:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002c88:	020b      	lsls	r3, r1, #8
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6852      	ldr	r2, [r2, #4]
 8002c8e:	0852      	lsrs	r2, r2, #1
 8002c90:	4611      	mov	r1, r2
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	eb13 0b01 	adds.w	fp, r3, r1
 8002c9a:	eb44 0c02 	adc.w	ip, r4, r2
 8002c9e:	4658      	mov	r0, fp
 8002ca0:	4661      	mov	r1, ip
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f04f 0400 	mov.w	r4, #0
 8002caa:	461a      	mov	r2, r3
 8002cac:	4623      	mov	r3, r4
 8002cae:	f7fd fae7 	bl	8000280 <__aeabi_uldivmod>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	460c      	mov	r4, r1
 8002cb6:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002cb8:	e058      	b.n	8002d6c <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	085b      	lsrs	r3, r3, #1
 8002cc0:	f04f 0400 	mov.w	r4, #0
 8002cc4:	49ae      	ldr	r1, [pc, #696]	; (8002f80 <UART_SetConfig+0x6c4>)
 8002cc6:	f04f 0200 	mov.w	r2, #0
 8002cca:	eb13 0b01 	adds.w	fp, r3, r1
 8002cce:	eb44 0c02 	adc.w	ip, r4, r2
 8002cd2:	4658      	mov	r0, fp
 8002cd4:	4661      	mov	r1, ip
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f04f 0400 	mov.w	r4, #0
 8002cde:	461a      	mov	r2, r3
 8002ce0:	4623      	mov	r3, r4
 8002ce2:	f7fd facd 	bl	8000280 <__aeabi_uldivmod>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	460c      	mov	r4, r1
 8002cea:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002cec:	e03e      	b.n	8002d6c <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8002cee:	f7fe ff31 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 8002cf2:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	f04f 0200 	mov.w	r2, #0
 8002cfc:	f04f 0300 	mov.w	r3, #0
 8002d00:	f04f 0400 	mov.w	r4, #0
 8002d04:	0214      	lsls	r4, r2, #8
 8002d06:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8002d0a:	020b      	lsls	r3, r1, #8
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6852      	ldr	r2, [r2, #4]
 8002d10:	0852      	lsrs	r2, r2, #1
 8002d12:	4611      	mov	r1, r2
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	eb13 0b01 	adds.w	fp, r3, r1
 8002d1c:	eb44 0c02 	adc.w	ip, r4, r2
 8002d20:	4658      	mov	r0, fp
 8002d22:	4661      	mov	r1, ip
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f04f 0400 	mov.w	r4, #0
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	4623      	mov	r3, r4
 8002d30:	f7fd faa6 	bl	8000280 <__aeabi_uldivmod>
 8002d34:	4603      	mov	r3, r0
 8002d36:	460c      	mov	r4, r1
 8002d38:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002d3a:	e017      	b.n	8002d6c <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	085b      	lsrs	r3, r3, #1
 8002d42:	f04f 0400 	mov.w	r4, #0
 8002d46:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8002d4a:	f144 0100 	adc.w	r1, r4, #0
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f04f 0400 	mov.w	r4, #0
 8002d56:	461a      	mov	r2, r3
 8002d58:	4623      	mov	r3, r4
 8002d5a:	f7fd fa91 	bl	8000280 <__aeabi_uldivmod>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	460c      	mov	r4, r1
 8002d62:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 8002d64:	e002      	b.n	8002d6c <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	76fb      	strb	r3, [r7, #27]
            break;
 8002d6a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d72:	d308      	bcc.n	8002d86 <UART_SetConfig+0x4ca>
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d7a:	d204      	bcs.n	8002d86 <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	69fa      	ldr	r2, [r7, #28]
 8002d82:	60da      	str	r2, [r3, #12]
 8002d84:	e100      	b.n	8002f88 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	76fb      	strb	r3, [r7, #27]
 8002d8a:	e0fd      	b.n	8002f88 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	69db      	ldr	r3, [r3, #28]
 8002d90:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d94:	f040 8084 	bne.w	8002ea0 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 8002d98:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d9c:	2b08      	cmp	r3, #8
 8002d9e:	d85f      	bhi.n	8002e60 <UART_SetConfig+0x5a4>
 8002da0:	a201      	add	r2, pc, #4	; (adr r2, 8002da8 <UART_SetConfig+0x4ec>)
 8002da2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002da6:	bf00      	nop
 8002da8:	08002dcd 	.word	0x08002dcd
 8002dac:	08002ded 	.word	0x08002ded
 8002db0:	08002e0d 	.word	0x08002e0d
 8002db4:	08002e61 	.word	0x08002e61
 8002db8:	08002e29 	.word	0x08002e29
 8002dbc:	08002e61 	.word	0x08002e61
 8002dc0:	08002e61 	.word	0x08002e61
 8002dc4:	08002e61 	.word	0x08002e61
 8002dc8:	08002e49 	.word	0x08002e49
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002dcc:	f7fe ff58 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8002dd0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	005a      	lsls	r2, r3, #1
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	085b      	lsrs	r3, r3, #1
 8002ddc:	441a      	add	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002dea:	e03c      	b.n	8002e66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002dec:	f7fe ff5e 	bl	8001cac <HAL_RCC_GetPCLK2Freq>
 8002df0:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	005a      	lsls	r2, r3, #1
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	085b      	lsrs	r3, r3, #1
 8002dfc:	441a      	add	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002e0a:	e02c      	b.n	8002e66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	085b      	lsrs	r3, r3, #1
 8002e12:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8002e16:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	6852      	ldr	r2, [r2, #4]
 8002e1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002e26:	e01e      	b.n	8002e66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e28:	f7fe fe94 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 8002e2c:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	005a      	lsls	r2, r3, #1
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	085b      	lsrs	r3, r3, #1
 8002e38:	441a      	add	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002e46:	e00e      	b.n	8002e66 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	085b      	lsrs	r3, r3, #1
 8002e4e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002e5e:	e002      	b.n	8002e66 <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	76fb      	strb	r3, [r7, #27]
        break;
 8002e64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	2b0f      	cmp	r3, #15
 8002e6a:	d916      	bls.n	8002e9a <UART_SetConfig+0x5de>
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e72:	d212      	bcs.n	8002e9a <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	f023 030f 	bic.w	r3, r3, #15
 8002e7c:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	085b      	lsrs	r3, r3, #1
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	f003 0307 	and.w	r3, r3, #7
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	89fb      	ldrh	r3, [r7, #14]
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	89fa      	ldrh	r2, [r7, #14]
 8002e96:	60da      	str	r2, [r3, #12]
 8002e98:	e076      	b.n	8002f88 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	76fb      	strb	r3, [r7, #27]
 8002e9e:	e073      	b.n	8002f88 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 8002ea0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d85c      	bhi.n	8002f62 <UART_SetConfig+0x6a6>
 8002ea8:	a201      	add	r2, pc, #4	; (adr r2, 8002eb0 <UART_SetConfig+0x5f4>)
 8002eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002eae:	bf00      	nop
 8002eb0:	08002ed5 	.word	0x08002ed5
 8002eb4:	08002ef3 	.word	0x08002ef3
 8002eb8:	08002f11 	.word	0x08002f11
 8002ebc:	08002f63 	.word	0x08002f63
 8002ec0:	08002f2d 	.word	0x08002f2d
 8002ec4:	08002f63 	.word	0x08002f63
 8002ec8:	08002f63 	.word	0x08002f63
 8002ecc:	08002f63 	.word	0x08002f63
 8002ed0:	08002f4b 	.word	0x08002f4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ed4:	f7fe fed4 	bl	8001c80 <HAL_RCC_GetPCLK1Freq>
 8002ed8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	085a      	lsrs	r2, r3, #1
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	441a      	add	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eec:	b29b      	uxth	r3, r3
 8002eee:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002ef0:	e03a      	b.n	8002f68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ef2:	f7fe fedb 	bl	8001cac <HAL_RCC_GetPCLK2Freq>
 8002ef6:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	085a      	lsrs	r2, r3, #1
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	441a      	add	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f0e:	e02b      	b.n	8002f68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	085b      	lsrs	r3, r3, #1
 8002f16:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002f1a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002f1e:	687a      	ldr	r2, [r7, #4]
 8002f20:	6852      	ldr	r2, [r2, #4]
 8002f22:	fbb3 f3f2 	udiv	r3, r3, r2
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f2a:	e01d      	b.n	8002f68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f2c:	f7fe fe12 	bl	8001b54 <HAL_RCC_GetSysClockFreq>
 8002f30:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	085a      	lsrs	r2, r3, #1
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	441a      	add	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f48:	e00e      	b.n	8002f68 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	085b      	lsrs	r3, r3, #1
 8002f50:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 8002f60:	e002      	b.n	8002f68 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	76fb      	strb	r3, [r7, #27]
        break;
 8002f66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	2b0f      	cmp	r3, #15
 8002f6c:	d90a      	bls.n	8002f84 <UART_SetConfig+0x6c8>
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f74:	d206      	bcs.n	8002f84 <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	69fa      	ldr	r2, [r7, #28]
 8002f7c:	60da      	str	r2, [r3, #12]
 8002f7e:	e003      	b.n	8002f88 <UART_SetConfig+0x6cc>
 8002f80:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002f94:	7efb      	ldrb	r3, [r7, #27]
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3728      	adds	r7, #40	; 0x28
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

08002fa0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00a      	beq.n	8002fca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fce:	f003 0302 	and.w	r3, r3, #2
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d00a      	beq.n	8002fec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d00a      	beq.n	800300e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003012:	f003 0308 	and.w	r3, r3, #8
 8003016:	2b00      	cmp	r3, #0
 8003018:	d00a      	beq.n	8003030 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	f003 0310 	and.w	r3, r3, #16
 8003038:	2b00      	cmp	r3, #0
 800303a:	d00a      	beq.n	8003052 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003056:	f003 0320 	and.w	r3, r3, #32
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00a      	beq.n	8003074 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	430a      	orrs	r2, r1
 8003072:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003078:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01a      	beq.n	80030b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800309e:	d10a      	bne.n	80030b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	430a      	orrs	r2, r1
 80030b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d00a      	beq.n	80030d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	430a      	orrs	r2, r1
 80030d6:	605a      	str	r2, [r3, #4]
  }
}
 80030d8:	bf00      	nop
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80030f2:	f7fd fd39 	bl	8000b68 <HAL_GetTick>
 80030f6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0308 	and.w	r3, r3, #8
 8003102:	2b08      	cmp	r3, #8
 8003104:	d10e      	bne.n	8003124 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003106:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800310a:	9300      	str	r3, [sp, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f000 f82a 	bl	800316e <UART_WaitOnFlagUntilTimeout>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e020      	b.n	8003166 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0304 	and.w	r3, r3, #4
 800312e:	2b04      	cmp	r3, #4
 8003130:	d10e      	bne.n	8003150 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003132:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f000 f814 	bl	800316e <UART_WaitOnFlagUntilTimeout>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e00a      	b.n	8003166 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2220      	movs	r2, #32
 8003154:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2220      	movs	r2, #32
 800315a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b084      	sub	sp, #16
 8003172:	af00      	add	r7, sp, #0
 8003174:	60f8      	str	r0, [r7, #12]
 8003176:	60b9      	str	r1, [r7, #8]
 8003178:	603b      	str	r3, [r7, #0]
 800317a:	4613      	mov	r3, r2
 800317c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800317e:	e05d      	b.n	800323c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003186:	d059      	beq.n	800323c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003188:	f7fd fcee 	bl	8000b68 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	429a      	cmp	r2, r3
 8003196:	d302      	bcc.n	800319e <UART_WaitOnFlagUntilTimeout+0x30>
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d11b      	bne.n	80031d6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031ac:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689a      	ldr	r2, [r3, #8]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0201 	bic.w	r2, r2, #1
 80031bc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2220      	movs	r2, #32
 80031c2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2220      	movs	r2, #32
 80031c8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e042      	b.n	800325c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0304 	and.w	r3, r3, #4
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d02b      	beq.n	800323c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	69db      	ldr	r3, [r3, #28]
 80031ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031f2:	d123      	bne.n	800323c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031fc:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800320c:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f022 0201 	bic.w	r2, r2, #1
 800321c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2220      	movs	r2, #32
 8003222:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2220      	movs	r2, #32
 8003228:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2220      	movs	r2, #32
 800322e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e00f      	b.n	800325c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	69da      	ldr	r2, [r3, #28]
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	4013      	ands	r3, r2
 8003246:	68ba      	ldr	r2, [r7, #8]
 8003248:	429a      	cmp	r2, r3
 800324a:	bf0c      	ite	eq
 800324c:	2301      	moveq	r3, #1
 800324e:	2300      	movne	r3, #0
 8003250:	b2db      	uxtb	r3, r3
 8003252:	461a      	mov	r2, r3
 8003254:	79fb      	ldrb	r3, [r7, #7]
 8003256:	429a      	cmp	r2, r3
 8003258:	d092      	beq.n	8003180 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3710      	adds	r7, #16
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}

08003264 <__errno>:
 8003264:	4b01      	ldr	r3, [pc, #4]	; (800326c <__errno+0x8>)
 8003266:	6818      	ldr	r0, [r3, #0]
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	2000000c 	.word	0x2000000c

08003270 <__libc_init_array>:
 8003270:	b570      	push	{r4, r5, r6, lr}
 8003272:	4e0d      	ldr	r6, [pc, #52]	; (80032a8 <__libc_init_array+0x38>)
 8003274:	4c0d      	ldr	r4, [pc, #52]	; (80032ac <__libc_init_array+0x3c>)
 8003276:	1ba4      	subs	r4, r4, r6
 8003278:	10a4      	asrs	r4, r4, #2
 800327a:	2500      	movs	r5, #0
 800327c:	42a5      	cmp	r5, r4
 800327e:	d109      	bne.n	8003294 <__libc_init_array+0x24>
 8003280:	4e0b      	ldr	r6, [pc, #44]	; (80032b0 <__libc_init_array+0x40>)
 8003282:	4c0c      	ldr	r4, [pc, #48]	; (80032b4 <__libc_init_array+0x44>)
 8003284:	f000 fc26 	bl	8003ad4 <_init>
 8003288:	1ba4      	subs	r4, r4, r6
 800328a:	10a4      	asrs	r4, r4, #2
 800328c:	2500      	movs	r5, #0
 800328e:	42a5      	cmp	r5, r4
 8003290:	d105      	bne.n	800329e <__libc_init_array+0x2e>
 8003292:	bd70      	pop	{r4, r5, r6, pc}
 8003294:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003298:	4798      	blx	r3
 800329a:	3501      	adds	r5, #1
 800329c:	e7ee      	b.n	800327c <__libc_init_array+0xc>
 800329e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032a2:	4798      	blx	r3
 80032a4:	3501      	adds	r5, #1
 80032a6:	e7f2      	b.n	800328e <__libc_init_array+0x1e>
 80032a8:	08003b78 	.word	0x08003b78
 80032ac:	08003b78 	.word	0x08003b78
 80032b0:	08003b78 	.word	0x08003b78
 80032b4:	08003b7c 	.word	0x08003b7c

080032b8 <memset>:
 80032b8:	4402      	add	r2, r0
 80032ba:	4603      	mov	r3, r0
 80032bc:	4293      	cmp	r3, r2
 80032be:	d100      	bne.n	80032c2 <memset+0xa>
 80032c0:	4770      	bx	lr
 80032c2:	f803 1b01 	strb.w	r1, [r3], #1
 80032c6:	e7f9      	b.n	80032bc <memset+0x4>

080032c8 <siprintf>:
 80032c8:	b40e      	push	{r1, r2, r3}
 80032ca:	b500      	push	{lr}
 80032cc:	b09c      	sub	sp, #112	; 0x70
 80032ce:	ab1d      	add	r3, sp, #116	; 0x74
 80032d0:	9002      	str	r0, [sp, #8]
 80032d2:	9006      	str	r0, [sp, #24]
 80032d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80032d8:	4809      	ldr	r0, [pc, #36]	; (8003300 <siprintf+0x38>)
 80032da:	9107      	str	r1, [sp, #28]
 80032dc:	9104      	str	r1, [sp, #16]
 80032de:	4909      	ldr	r1, [pc, #36]	; (8003304 <siprintf+0x3c>)
 80032e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80032e4:	9105      	str	r1, [sp, #20]
 80032e6:	6800      	ldr	r0, [r0, #0]
 80032e8:	9301      	str	r3, [sp, #4]
 80032ea:	a902      	add	r1, sp, #8
 80032ec:	f000 f866 	bl	80033bc <_svfiprintf_r>
 80032f0:	9b02      	ldr	r3, [sp, #8]
 80032f2:	2200      	movs	r2, #0
 80032f4:	701a      	strb	r2, [r3, #0]
 80032f6:	b01c      	add	sp, #112	; 0x70
 80032f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80032fc:	b003      	add	sp, #12
 80032fe:	4770      	bx	lr
 8003300:	2000000c 	.word	0x2000000c
 8003304:	ffff0208 	.word	0xffff0208

08003308 <__ssputs_r>:
 8003308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800330c:	688e      	ldr	r6, [r1, #8]
 800330e:	429e      	cmp	r6, r3
 8003310:	4682      	mov	sl, r0
 8003312:	460c      	mov	r4, r1
 8003314:	4690      	mov	r8, r2
 8003316:	4699      	mov	r9, r3
 8003318:	d837      	bhi.n	800338a <__ssputs_r+0x82>
 800331a:	898a      	ldrh	r2, [r1, #12]
 800331c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003320:	d031      	beq.n	8003386 <__ssputs_r+0x7e>
 8003322:	6825      	ldr	r5, [r4, #0]
 8003324:	6909      	ldr	r1, [r1, #16]
 8003326:	1a6f      	subs	r7, r5, r1
 8003328:	6965      	ldr	r5, [r4, #20]
 800332a:	2302      	movs	r3, #2
 800332c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003330:	fb95 f5f3 	sdiv	r5, r5, r3
 8003334:	f109 0301 	add.w	r3, r9, #1
 8003338:	443b      	add	r3, r7
 800333a:	429d      	cmp	r5, r3
 800333c:	bf38      	it	cc
 800333e:	461d      	movcc	r5, r3
 8003340:	0553      	lsls	r3, r2, #21
 8003342:	d530      	bpl.n	80033a6 <__ssputs_r+0x9e>
 8003344:	4629      	mov	r1, r5
 8003346:	f000 fb2b 	bl	80039a0 <_malloc_r>
 800334a:	4606      	mov	r6, r0
 800334c:	b950      	cbnz	r0, 8003364 <__ssputs_r+0x5c>
 800334e:	230c      	movs	r3, #12
 8003350:	f8ca 3000 	str.w	r3, [sl]
 8003354:	89a3      	ldrh	r3, [r4, #12]
 8003356:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800335a:	81a3      	strh	r3, [r4, #12]
 800335c:	f04f 30ff 	mov.w	r0, #4294967295
 8003360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003364:	463a      	mov	r2, r7
 8003366:	6921      	ldr	r1, [r4, #16]
 8003368:	f000 faa8 	bl	80038bc <memcpy>
 800336c:	89a3      	ldrh	r3, [r4, #12]
 800336e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003372:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003376:	81a3      	strh	r3, [r4, #12]
 8003378:	6126      	str	r6, [r4, #16]
 800337a:	6165      	str	r5, [r4, #20]
 800337c:	443e      	add	r6, r7
 800337e:	1bed      	subs	r5, r5, r7
 8003380:	6026      	str	r6, [r4, #0]
 8003382:	60a5      	str	r5, [r4, #8]
 8003384:	464e      	mov	r6, r9
 8003386:	454e      	cmp	r6, r9
 8003388:	d900      	bls.n	800338c <__ssputs_r+0x84>
 800338a:	464e      	mov	r6, r9
 800338c:	4632      	mov	r2, r6
 800338e:	4641      	mov	r1, r8
 8003390:	6820      	ldr	r0, [r4, #0]
 8003392:	f000 fa9e 	bl	80038d2 <memmove>
 8003396:	68a3      	ldr	r3, [r4, #8]
 8003398:	1b9b      	subs	r3, r3, r6
 800339a:	60a3      	str	r3, [r4, #8]
 800339c:	6823      	ldr	r3, [r4, #0]
 800339e:	441e      	add	r6, r3
 80033a0:	6026      	str	r6, [r4, #0]
 80033a2:	2000      	movs	r0, #0
 80033a4:	e7dc      	b.n	8003360 <__ssputs_r+0x58>
 80033a6:	462a      	mov	r2, r5
 80033a8:	f000 fb54 	bl	8003a54 <_realloc_r>
 80033ac:	4606      	mov	r6, r0
 80033ae:	2800      	cmp	r0, #0
 80033b0:	d1e2      	bne.n	8003378 <__ssputs_r+0x70>
 80033b2:	6921      	ldr	r1, [r4, #16]
 80033b4:	4650      	mov	r0, sl
 80033b6:	f000 faa5 	bl	8003904 <_free_r>
 80033ba:	e7c8      	b.n	800334e <__ssputs_r+0x46>

080033bc <_svfiprintf_r>:
 80033bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033c0:	461d      	mov	r5, r3
 80033c2:	898b      	ldrh	r3, [r1, #12]
 80033c4:	061f      	lsls	r7, r3, #24
 80033c6:	b09d      	sub	sp, #116	; 0x74
 80033c8:	4680      	mov	r8, r0
 80033ca:	460c      	mov	r4, r1
 80033cc:	4616      	mov	r6, r2
 80033ce:	d50f      	bpl.n	80033f0 <_svfiprintf_r+0x34>
 80033d0:	690b      	ldr	r3, [r1, #16]
 80033d2:	b96b      	cbnz	r3, 80033f0 <_svfiprintf_r+0x34>
 80033d4:	2140      	movs	r1, #64	; 0x40
 80033d6:	f000 fae3 	bl	80039a0 <_malloc_r>
 80033da:	6020      	str	r0, [r4, #0]
 80033dc:	6120      	str	r0, [r4, #16]
 80033de:	b928      	cbnz	r0, 80033ec <_svfiprintf_r+0x30>
 80033e0:	230c      	movs	r3, #12
 80033e2:	f8c8 3000 	str.w	r3, [r8]
 80033e6:	f04f 30ff 	mov.w	r0, #4294967295
 80033ea:	e0c8      	b.n	800357e <_svfiprintf_r+0x1c2>
 80033ec:	2340      	movs	r3, #64	; 0x40
 80033ee:	6163      	str	r3, [r4, #20]
 80033f0:	2300      	movs	r3, #0
 80033f2:	9309      	str	r3, [sp, #36]	; 0x24
 80033f4:	2320      	movs	r3, #32
 80033f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80033fa:	2330      	movs	r3, #48	; 0x30
 80033fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003400:	9503      	str	r5, [sp, #12]
 8003402:	f04f 0b01 	mov.w	fp, #1
 8003406:	4637      	mov	r7, r6
 8003408:	463d      	mov	r5, r7
 800340a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800340e:	b10b      	cbz	r3, 8003414 <_svfiprintf_r+0x58>
 8003410:	2b25      	cmp	r3, #37	; 0x25
 8003412:	d13e      	bne.n	8003492 <_svfiprintf_r+0xd6>
 8003414:	ebb7 0a06 	subs.w	sl, r7, r6
 8003418:	d00b      	beq.n	8003432 <_svfiprintf_r+0x76>
 800341a:	4653      	mov	r3, sl
 800341c:	4632      	mov	r2, r6
 800341e:	4621      	mov	r1, r4
 8003420:	4640      	mov	r0, r8
 8003422:	f7ff ff71 	bl	8003308 <__ssputs_r>
 8003426:	3001      	adds	r0, #1
 8003428:	f000 80a4 	beq.w	8003574 <_svfiprintf_r+0x1b8>
 800342c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800342e:	4453      	add	r3, sl
 8003430:	9309      	str	r3, [sp, #36]	; 0x24
 8003432:	783b      	ldrb	r3, [r7, #0]
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 809d 	beq.w	8003574 <_svfiprintf_r+0x1b8>
 800343a:	2300      	movs	r3, #0
 800343c:	f04f 32ff 	mov.w	r2, #4294967295
 8003440:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003444:	9304      	str	r3, [sp, #16]
 8003446:	9307      	str	r3, [sp, #28]
 8003448:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800344c:	931a      	str	r3, [sp, #104]	; 0x68
 800344e:	462f      	mov	r7, r5
 8003450:	2205      	movs	r2, #5
 8003452:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003456:	4850      	ldr	r0, [pc, #320]	; (8003598 <_svfiprintf_r+0x1dc>)
 8003458:	f7fc fec2 	bl	80001e0 <memchr>
 800345c:	9b04      	ldr	r3, [sp, #16]
 800345e:	b9d0      	cbnz	r0, 8003496 <_svfiprintf_r+0xda>
 8003460:	06d9      	lsls	r1, r3, #27
 8003462:	bf44      	itt	mi
 8003464:	2220      	movmi	r2, #32
 8003466:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800346a:	071a      	lsls	r2, r3, #28
 800346c:	bf44      	itt	mi
 800346e:	222b      	movmi	r2, #43	; 0x2b
 8003470:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003474:	782a      	ldrb	r2, [r5, #0]
 8003476:	2a2a      	cmp	r2, #42	; 0x2a
 8003478:	d015      	beq.n	80034a6 <_svfiprintf_r+0xea>
 800347a:	9a07      	ldr	r2, [sp, #28]
 800347c:	462f      	mov	r7, r5
 800347e:	2000      	movs	r0, #0
 8003480:	250a      	movs	r5, #10
 8003482:	4639      	mov	r1, r7
 8003484:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003488:	3b30      	subs	r3, #48	; 0x30
 800348a:	2b09      	cmp	r3, #9
 800348c:	d94d      	bls.n	800352a <_svfiprintf_r+0x16e>
 800348e:	b1b8      	cbz	r0, 80034c0 <_svfiprintf_r+0x104>
 8003490:	e00f      	b.n	80034b2 <_svfiprintf_r+0xf6>
 8003492:	462f      	mov	r7, r5
 8003494:	e7b8      	b.n	8003408 <_svfiprintf_r+0x4c>
 8003496:	4a40      	ldr	r2, [pc, #256]	; (8003598 <_svfiprintf_r+0x1dc>)
 8003498:	1a80      	subs	r0, r0, r2
 800349a:	fa0b f000 	lsl.w	r0, fp, r0
 800349e:	4318      	orrs	r0, r3
 80034a0:	9004      	str	r0, [sp, #16]
 80034a2:	463d      	mov	r5, r7
 80034a4:	e7d3      	b.n	800344e <_svfiprintf_r+0x92>
 80034a6:	9a03      	ldr	r2, [sp, #12]
 80034a8:	1d11      	adds	r1, r2, #4
 80034aa:	6812      	ldr	r2, [r2, #0]
 80034ac:	9103      	str	r1, [sp, #12]
 80034ae:	2a00      	cmp	r2, #0
 80034b0:	db01      	blt.n	80034b6 <_svfiprintf_r+0xfa>
 80034b2:	9207      	str	r2, [sp, #28]
 80034b4:	e004      	b.n	80034c0 <_svfiprintf_r+0x104>
 80034b6:	4252      	negs	r2, r2
 80034b8:	f043 0302 	orr.w	r3, r3, #2
 80034bc:	9207      	str	r2, [sp, #28]
 80034be:	9304      	str	r3, [sp, #16]
 80034c0:	783b      	ldrb	r3, [r7, #0]
 80034c2:	2b2e      	cmp	r3, #46	; 0x2e
 80034c4:	d10c      	bne.n	80034e0 <_svfiprintf_r+0x124>
 80034c6:	787b      	ldrb	r3, [r7, #1]
 80034c8:	2b2a      	cmp	r3, #42	; 0x2a
 80034ca:	d133      	bne.n	8003534 <_svfiprintf_r+0x178>
 80034cc:	9b03      	ldr	r3, [sp, #12]
 80034ce:	1d1a      	adds	r2, r3, #4
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	9203      	str	r2, [sp, #12]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	bfb8      	it	lt
 80034d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80034dc:	3702      	adds	r7, #2
 80034de:	9305      	str	r3, [sp, #20]
 80034e0:	4d2e      	ldr	r5, [pc, #184]	; (800359c <_svfiprintf_r+0x1e0>)
 80034e2:	7839      	ldrb	r1, [r7, #0]
 80034e4:	2203      	movs	r2, #3
 80034e6:	4628      	mov	r0, r5
 80034e8:	f7fc fe7a 	bl	80001e0 <memchr>
 80034ec:	b138      	cbz	r0, 80034fe <_svfiprintf_r+0x142>
 80034ee:	2340      	movs	r3, #64	; 0x40
 80034f0:	1b40      	subs	r0, r0, r5
 80034f2:	fa03 f000 	lsl.w	r0, r3, r0
 80034f6:	9b04      	ldr	r3, [sp, #16]
 80034f8:	4303      	orrs	r3, r0
 80034fa:	3701      	adds	r7, #1
 80034fc:	9304      	str	r3, [sp, #16]
 80034fe:	7839      	ldrb	r1, [r7, #0]
 8003500:	4827      	ldr	r0, [pc, #156]	; (80035a0 <_svfiprintf_r+0x1e4>)
 8003502:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003506:	2206      	movs	r2, #6
 8003508:	1c7e      	adds	r6, r7, #1
 800350a:	f7fc fe69 	bl	80001e0 <memchr>
 800350e:	2800      	cmp	r0, #0
 8003510:	d038      	beq.n	8003584 <_svfiprintf_r+0x1c8>
 8003512:	4b24      	ldr	r3, [pc, #144]	; (80035a4 <_svfiprintf_r+0x1e8>)
 8003514:	bb13      	cbnz	r3, 800355c <_svfiprintf_r+0x1a0>
 8003516:	9b03      	ldr	r3, [sp, #12]
 8003518:	3307      	adds	r3, #7
 800351a:	f023 0307 	bic.w	r3, r3, #7
 800351e:	3308      	adds	r3, #8
 8003520:	9303      	str	r3, [sp, #12]
 8003522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003524:	444b      	add	r3, r9
 8003526:	9309      	str	r3, [sp, #36]	; 0x24
 8003528:	e76d      	b.n	8003406 <_svfiprintf_r+0x4a>
 800352a:	fb05 3202 	mla	r2, r5, r2, r3
 800352e:	2001      	movs	r0, #1
 8003530:	460f      	mov	r7, r1
 8003532:	e7a6      	b.n	8003482 <_svfiprintf_r+0xc6>
 8003534:	2300      	movs	r3, #0
 8003536:	3701      	adds	r7, #1
 8003538:	9305      	str	r3, [sp, #20]
 800353a:	4619      	mov	r1, r3
 800353c:	250a      	movs	r5, #10
 800353e:	4638      	mov	r0, r7
 8003540:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003544:	3a30      	subs	r2, #48	; 0x30
 8003546:	2a09      	cmp	r2, #9
 8003548:	d903      	bls.n	8003552 <_svfiprintf_r+0x196>
 800354a:	2b00      	cmp	r3, #0
 800354c:	d0c8      	beq.n	80034e0 <_svfiprintf_r+0x124>
 800354e:	9105      	str	r1, [sp, #20]
 8003550:	e7c6      	b.n	80034e0 <_svfiprintf_r+0x124>
 8003552:	fb05 2101 	mla	r1, r5, r1, r2
 8003556:	2301      	movs	r3, #1
 8003558:	4607      	mov	r7, r0
 800355a:	e7f0      	b.n	800353e <_svfiprintf_r+0x182>
 800355c:	ab03      	add	r3, sp, #12
 800355e:	9300      	str	r3, [sp, #0]
 8003560:	4622      	mov	r2, r4
 8003562:	4b11      	ldr	r3, [pc, #68]	; (80035a8 <_svfiprintf_r+0x1ec>)
 8003564:	a904      	add	r1, sp, #16
 8003566:	4640      	mov	r0, r8
 8003568:	f3af 8000 	nop.w
 800356c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003570:	4681      	mov	r9, r0
 8003572:	d1d6      	bne.n	8003522 <_svfiprintf_r+0x166>
 8003574:	89a3      	ldrh	r3, [r4, #12]
 8003576:	065b      	lsls	r3, r3, #25
 8003578:	f53f af35 	bmi.w	80033e6 <_svfiprintf_r+0x2a>
 800357c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800357e:	b01d      	add	sp, #116	; 0x74
 8003580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003584:	ab03      	add	r3, sp, #12
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	4622      	mov	r2, r4
 800358a:	4b07      	ldr	r3, [pc, #28]	; (80035a8 <_svfiprintf_r+0x1ec>)
 800358c:	a904      	add	r1, sp, #16
 800358e:	4640      	mov	r0, r8
 8003590:	f000 f882 	bl	8003698 <_printf_i>
 8003594:	e7ea      	b.n	800356c <_svfiprintf_r+0x1b0>
 8003596:	bf00      	nop
 8003598:	08003b3c 	.word	0x08003b3c
 800359c:	08003b42 	.word	0x08003b42
 80035a0:	08003b46 	.word	0x08003b46
 80035a4:	00000000 	.word	0x00000000
 80035a8:	08003309 	.word	0x08003309

080035ac <_printf_common>:
 80035ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035b0:	4691      	mov	r9, r2
 80035b2:	461f      	mov	r7, r3
 80035b4:	688a      	ldr	r2, [r1, #8]
 80035b6:	690b      	ldr	r3, [r1, #16]
 80035b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80035bc:	4293      	cmp	r3, r2
 80035be:	bfb8      	it	lt
 80035c0:	4613      	movlt	r3, r2
 80035c2:	f8c9 3000 	str.w	r3, [r9]
 80035c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80035ca:	4606      	mov	r6, r0
 80035cc:	460c      	mov	r4, r1
 80035ce:	b112      	cbz	r2, 80035d6 <_printf_common+0x2a>
 80035d0:	3301      	adds	r3, #1
 80035d2:	f8c9 3000 	str.w	r3, [r9]
 80035d6:	6823      	ldr	r3, [r4, #0]
 80035d8:	0699      	lsls	r1, r3, #26
 80035da:	bf42      	ittt	mi
 80035dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80035e0:	3302      	addmi	r3, #2
 80035e2:	f8c9 3000 	strmi.w	r3, [r9]
 80035e6:	6825      	ldr	r5, [r4, #0]
 80035e8:	f015 0506 	ands.w	r5, r5, #6
 80035ec:	d107      	bne.n	80035fe <_printf_common+0x52>
 80035ee:	f104 0a19 	add.w	sl, r4, #25
 80035f2:	68e3      	ldr	r3, [r4, #12]
 80035f4:	f8d9 2000 	ldr.w	r2, [r9]
 80035f8:	1a9b      	subs	r3, r3, r2
 80035fa:	42ab      	cmp	r3, r5
 80035fc:	dc28      	bgt.n	8003650 <_printf_common+0xa4>
 80035fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003602:	6822      	ldr	r2, [r4, #0]
 8003604:	3300      	adds	r3, #0
 8003606:	bf18      	it	ne
 8003608:	2301      	movne	r3, #1
 800360a:	0692      	lsls	r2, r2, #26
 800360c:	d42d      	bmi.n	800366a <_printf_common+0xbe>
 800360e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003612:	4639      	mov	r1, r7
 8003614:	4630      	mov	r0, r6
 8003616:	47c0      	blx	r8
 8003618:	3001      	adds	r0, #1
 800361a:	d020      	beq.n	800365e <_printf_common+0xb2>
 800361c:	6823      	ldr	r3, [r4, #0]
 800361e:	68e5      	ldr	r5, [r4, #12]
 8003620:	f8d9 2000 	ldr.w	r2, [r9]
 8003624:	f003 0306 	and.w	r3, r3, #6
 8003628:	2b04      	cmp	r3, #4
 800362a:	bf08      	it	eq
 800362c:	1aad      	subeq	r5, r5, r2
 800362e:	68a3      	ldr	r3, [r4, #8]
 8003630:	6922      	ldr	r2, [r4, #16]
 8003632:	bf0c      	ite	eq
 8003634:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003638:	2500      	movne	r5, #0
 800363a:	4293      	cmp	r3, r2
 800363c:	bfc4      	itt	gt
 800363e:	1a9b      	subgt	r3, r3, r2
 8003640:	18ed      	addgt	r5, r5, r3
 8003642:	f04f 0900 	mov.w	r9, #0
 8003646:	341a      	adds	r4, #26
 8003648:	454d      	cmp	r5, r9
 800364a:	d11a      	bne.n	8003682 <_printf_common+0xd6>
 800364c:	2000      	movs	r0, #0
 800364e:	e008      	b.n	8003662 <_printf_common+0xb6>
 8003650:	2301      	movs	r3, #1
 8003652:	4652      	mov	r2, sl
 8003654:	4639      	mov	r1, r7
 8003656:	4630      	mov	r0, r6
 8003658:	47c0      	blx	r8
 800365a:	3001      	adds	r0, #1
 800365c:	d103      	bne.n	8003666 <_printf_common+0xba>
 800365e:	f04f 30ff 	mov.w	r0, #4294967295
 8003662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003666:	3501      	adds	r5, #1
 8003668:	e7c3      	b.n	80035f2 <_printf_common+0x46>
 800366a:	18e1      	adds	r1, r4, r3
 800366c:	1c5a      	adds	r2, r3, #1
 800366e:	2030      	movs	r0, #48	; 0x30
 8003670:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003674:	4422      	add	r2, r4
 8003676:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800367a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800367e:	3302      	adds	r3, #2
 8003680:	e7c5      	b.n	800360e <_printf_common+0x62>
 8003682:	2301      	movs	r3, #1
 8003684:	4622      	mov	r2, r4
 8003686:	4639      	mov	r1, r7
 8003688:	4630      	mov	r0, r6
 800368a:	47c0      	blx	r8
 800368c:	3001      	adds	r0, #1
 800368e:	d0e6      	beq.n	800365e <_printf_common+0xb2>
 8003690:	f109 0901 	add.w	r9, r9, #1
 8003694:	e7d8      	b.n	8003648 <_printf_common+0x9c>
	...

08003698 <_printf_i>:
 8003698:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800369c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80036a0:	460c      	mov	r4, r1
 80036a2:	7e09      	ldrb	r1, [r1, #24]
 80036a4:	b085      	sub	sp, #20
 80036a6:	296e      	cmp	r1, #110	; 0x6e
 80036a8:	4617      	mov	r7, r2
 80036aa:	4606      	mov	r6, r0
 80036ac:	4698      	mov	r8, r3
 80036ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80036b0:	f000 80b3 	beq.w	800381a <_printf_i+0x182>
 80036b4:	d822      	bhi.n	80036fc <_printf_i+0x64>
 80036b6:	2963      	cmp	r1, #99	; 0x63
 80036b8:	d036      	beq.n	8003728 <_printf_i+0x90>
 80036ba:	d80a      	bhi.n	80036d2 <_printf_i+0x3a>
 80036bc:	2900      	cmp	r1, #0
 80036be:	f000 80b9 	beq.w	8003834 <_printf_i+0x19c>
 80036c2:	2958      	cmp	r1, #88	; 0x58
 80036c4:	f000 8083 	beq.w	80037ce <_printf_i+0x136>
 80036c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036cc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80036d0:	e032      	b.n	8003738 <_printf_i+0xa0>
 80036d2:	2964      	cmp	r1, #100	; 0x64
 80036d4:	d001      	beq.n	80036da <_printf_i+0x42>
 80036d6:	2969      	cmp	r1, #105	; 0x69
 80036d8:	d1f6      	bne.n	80036c8 <_printf_i+0x30>
 80036da:	6820      	ldr	r0, [r4, #0]
 80036dc:	6813      	ldr	r3, [r2, #0]
 80036de:	0605      	lsls	r5, r0, #24
 80036e0:	f103 0104 	add.w	r1, r3, #4
 80036e4:	d52a      	bpl.n	800373c <_printf_i+0xa4>
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6011      	str	r1, [r2, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	da03      	bge.n	80036f6 <_printf_i+0x5e>
 80036ee:	222d      	movs	r2, #45	; 0x2d
 80036f0:	425b      	negs	r3, r3
 80036f2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80036f6:	486f      	ldr	r0, [pc, #444]	; (80038b4 <_printf_i+0x21c>)
 80036f8:	220a      	movs	r2, #10
 80036fa:	e039      	b.n	8003770 <_printf_i+0xd8>
 80036fc:	2973      	cmp	r1, #115	; 0x73
 80036fe:	f000 809d 	beq.w	800383c <_printf_i+0x1a4>
 8003702:	d808      	bhi.n	8003716 <_printf_i+0x7e>
 8003704:	296f      	cmp	r1, #111	; 0x6f
 8003706:	d020      	beq.n	800374a <_printf_i+0xb2>
 8003708:	2970      	cmp	r1, #112	; 0x70
 800370a:	d1dd      	bne.n	80036c8 <_printf_i+0x30>
 800370c:	6823      	ldr	r3, [r4, #0]
 800370e:	f043 0320 	orr.w	r3, r3, #32
 8003712:	6023      	str	r3, [r4, #0]
 8003714:	e003      	b.n	800371e <_printf_i+0x86>
 8003716:	2975      	cmp	r1, #117	; 0x75
 8003718:	d017      	beq.n	800374a <_printf_i+0xb2>
 800371a:	2978      	cmp	r1, #120	; 0x78
 800371c:	d1d4      	bne.n	80036c8 <_printf_i+0x30>
 800371e:	2378      	movs	r3, #120	; 0x78
 8003720:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003724:	4864      	ldr	r0, [pc, #400]	; (80038b8 <_printf_i+0x220>)
 8003726:	e055      	b.n	80037d4 <_printf_i+0x13c>
 8003728:	6813      	ldr	r3, [r2, #0]
 800372a:	1d19      	adds	r1, r3, #4
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6011      	str	r1, [r2, #0]
 8003730:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003734:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003738:	2301      	movs	r3, #1
 800373a:	e08c      	b.n	8003856 <_printf_i+0x1be>
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	6011      	str	r1, [r2, #0]
 8003740:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003744:	bf18      	it	ne
 8003746:	b21b      	sxthne	r3, r3
 8003748:	e7cf      	b.n	80036ea <_printf_i+0x52>
 800374a:	6813      	ldr	r3, [r2, #0]
 800374c:	6825      	ldr	r5, [r4, #0]
 800374e:	1d18      	adds	r0, r3, #4
 8003750:	6010      	str	r0, [r2, #0]
 8003752:	0628      	lsls	r0, r5, #24
 8003754:	d501      	bpl.n	800375a <_printf_i+0xc2>
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	e002      	b.n	8003760 <_printf_i+0xc8>
 800375a:	0668      	lsls	r0, r5, #25
 800375c:	d5fb      	bpl.n	8003756 <_printf_i+0xbe>
 800375e:	881b      	ldrh	r3, [r3, #0]
 8003760:	4854      	ldr	r0, [pc, #336]	; (80038b4 <_printf_i+0x21c>)
 8003762:	296f      	cmp	r1, #111	; 0x6f
 8003764:	bf14      	ite	ne
 8003766:	220a      	movne	r2, #10
 8003768:	2208      	moveq	r2, #8
 800376a:	2100      	movs	r1, #0
 800376c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003770:	6865      	ldr	r5, [r4, #4]
 8003772:	60a5      	str	r5, [r4, #8]
 8003774:	2d00      	cmp	r5, #0
 8003776:	f2c0 8095 	blt.w	80038a4 <_printf_i+0x20c>
 800377a:	6821      	ldr	r1, [r4, #0]
 800377c:	f021 0104 	bic.w	r1, r1, #4
 8003780:	6021      	str	r1, [r4, #0]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d13d      	bne.n	8003802 <_printf_i+0x16a>
 8003786:	2d00      	cmp	r5, #0
 8003788:	f040 808e 	bne.w	80038a8 <_printf_i+0x210>
 800378c:	4665      	mov	r5, ip
 800378e:	2a08      	cmp	r2, #8
 8003790:	d10b      	bne.n	80037aa <_printf_i+0x112>
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	07db      	lsls	r3, r3, #31
 8003796:	d508      	bpl.n	80037aa <_printf_i+0x112>
 8003798:	6923      	ldr	r3, [r4, #16]
 800379a:	6862      	ldr	r2, [r4, #4]
 800379c:	429a      	cmp	r2, r3
 800379e:	bfde      	ittt	le
 80037a0:	2330      	movle	r3, #48	; 0x30
 80037a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80037a6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80037aa:	ebac 0305 	sub.w	r3, ip, r5
 80037ae:	6123      	str	r3, [r4, #16]
 80037b0:	f8cd 8000 	str.w	r8, [sp]
 80037b4:	463b      	mov	r3, r7
 80037b6:	aa03      	add	r2, sp, #12
 80037b8:	4621      	mov	r1, r4
 80037ba:	4630      	mov	r0, r6
 80037bc:	f7ff fef6 	bl	80035ac <_printf_common>
 80037c0:	3001      	adds	r0, #1
 80037c2:	d14d      	bne.n	8003860 <_printf_i+0x1c8>
 80037c4:	f04f 30ff 	mov.w	r0, #4294967295
 80037c8:	b005      	add	sp, #20
 80037ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80037ce:	4839      	ldr	r0, [pc, #228]	; (80038b4 <_printf_i+0x21c>)
 80037d0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80037d4:	6813      	ldr	r3, [r2, #0]
 80037d6:	6821      	ldr	r1, [r4, #0]
 80037d8:	1d1d      	adds	r5, r3, #4
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	6015      	str	r5, [r2, #0]
 80037de:	060a      	lsls	r2, r1, #24
 80037e0:	d50b      	bpl.n	80037fa <_printf_i+0x162>
 80037e2:	07ca      	lsls	r2, r1, #31
 80037e4:	bf44      	itt	mi
 80037e6:	f041 0120 	orrmi.w	r1, r1, #32
 80037ea:	6021      	strmi	r1, [r4, #0]
 80037ec:	b91b      	cbnz	r3, 80037f6 <_printf_i+0x15e>
 80037ee:	6822      	ldr	r2, [r4, #0]
 80037f0:	f022 0220 	bic.w	r2, r2, #32
 80037f4:	6022      	str	r2, [r4, #0]
 80037f6:	2210      	movs	r2, #16
 80037f8:	e7b7      	b.n	800376a <_printf_i+0xd2>
 80037fa:	064d      	lsls	r5, r1, #25
 80037fc:	bf48      	it	mi
 80037fe:	b29b      	uxthmi	r3, r3
 8003800:	e7ef      	b.n	80037e2 <_printf_i+0x14a>
 8003802:	4665      	mov	r5, ip
 8003804:	fbb3 f1f2 	udiv	r1, r3, r2
 8003808:	fb02 3311 	mls	r3, r2, r1, r3
 800380c:	5cc3      	ldrb	r3, [r0, r3]
 800380e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003812:	460b      	mov	r3, r1
 8003814:	2900      	cmp	r1, #0
 8003816:	d1f5      	bne.n	8003804 <_printf_i+0x16c>
 8003818:	e7b9      	b.n	800378e <_printf_i+0xf6>
 800381a:	6813      	ldr	r3, [r2, #0]
 800381c:	6825      	ldr	r5, [r4, #0]
 800381e:	6961      	ldr	r1, [r4, #20]
 8003820:	1d18      	adds	r0, r3, #4
 8003822:	6010      	str	r0, [r2, #0]
 8003824:	0628      	lsls	r0, r5, #24
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	d501      	bpl.n	800382e <_printf_i+0x196>
 800382a:	6019      	str	r1, [r3, #0]
 800382c:	e002      	b.n	8003834 <_printf_i+0x19c>
 800382e:	066a      	lsls	r2, r5, #25
 8003830:	d5fb      	bpl.n	800382a <_printf_i+0x192>
 8003832:	8019      	strh	r1, [r3, #0]
 8003834:	2300      	movs	r3, #0
 8003836:	6123      	str	r3, [r4, #16]
 8003838:	4665      	mov	r5, ip
 800383a:	e7b9      	b.n	80037b0 <_printf_i+0x118>
 800383c:	6813      	ldr	r3, [r2, #0]
 800383e:	1d19      	adds	r1, r3, #4
 8003840:	6011      	str	r1, [r2, #0]
 8003842:	681d      	ldr	r5, [r3, #0]
 8003844:	6862      	ldr	r2, [r4, #4]
 8003846:	2100      	movs	r1, #0
 8003848:	4628      	mov	r0, r5
 800384a:	f7fc fcc9 	bl	80001e0 <memchr>
 800384e:	b108      	cbz	r0, 8003854 <_printf_i+0x1bc>
 8003850:	1b40      	subs	r0, r0, r5
 8003852:	6060      	str	r0, [r4, #4]
 8003854:	6863      	ldr	r3, [r4, #4]
 8003856:	6123      	str	r3, [r4, #16]
 8003858:	2300      	movs	r3, #0
 800385a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800385e:	e7a7      	b.n	80037b0 <_printf_i+0x118>
 8003860:	6923      	ldr	r3, [r4, #16]
 8003862:	462a      	mov	r2, r5
 8003864:	4639      	mov	r1, r7
 8003866:	4630      	mov	r0, r6
 8003868:	47c0      	blx	r8
 800386a:	3001      	adds	r0, #1
 800386c:	d0aa      	beq.n	80037c4 <_printf_i+0x12c>
 800386e:	6823      	ldr	r3, [r4, #0]
 8003870:	079b      	lsls	r3, r3, #30
 8003872:	d413      	bmi.n	800389c <_printf_i+0x204>
 8003874:	68e0      	ldr	r0, [r4, #12]
 8003876:	9b03      	ldr	r3, [sp, #12]
 8003878:	4298      	cmp	r0, r3
 800387a:	bfb8      	it	lt
 800387c:	4618      	movlt	r0, r3
 800387e:	e7a3      	b.n	80037c8 <_printf_i+0x130>
 8003880:	2301      	movs	r3, #1
 8003882:	464a      	mov	r2, r9
 8003884:	4639      	mov	r1, r7
 8003886:	4630      	mov	r0, r6
 8003888:	47c0      	blx	r8
 800388a:	3001      	adds	r0, #1
 800388c:	d09a      	beq.n	80037c4 <_printf_i+0x12c>
 800388e:	3501      	adds	r5, #1
 8003890:	68e3      	ldr	r3, [r4, #12]
 8003892:	9a03      	ldr	r2, [sp, #12]
 8003894:	1a9b      	subs	r3, r3, r2
 8003896:	42ab      	cmp	r3, r5
 8003898:	dcf2      	bgt.n	8003880 <_printf_i+0x1e8>
 800389a:	e7eb      	b.n	8003874 <_printf_i+0x1dc>
 800389c:	2500      	movs	r5, #0
 800389e:	f104 0919 	add.w	r9, r4, #25
 80038a2:	e7f5      	b.n	8003890 <_printf_i+0x1f8>
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1ac      	bne.n	8003802 <_printf_i+0x16a>
 80038a8:	7803      	ldrb	r3, [r0, #0]
 80038aa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80038ae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80038b2:	e76c      	b.n	800378e <_printf_i+0xf6>
 80038b4:	08003b4d 	.word	0x08003b4d
 80038b8:	08003b5e 	.word	0x08003b5e

080038bc <memcpy>:
 80038bc:	b510      	push	{r4, lr}
 80038be:	1e43      	subs	r3, r0, #1
 80038c0:	440a      	add	r2, r1
 80038c2:	4291      	cmp	r1, r2
 80038c4:	d100      	bne.n	80038c8 <memcpy+0xc>
 80038c6:	bd10      	pop	{r4, pc}
 80038c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80038d0:	e7f7      	b.n	80038c2 <memcpy+0x6>

080038d2 <memmove>:
 80038d2:	4288      	cmp	r0, r1
 80038d4:	b510      	push	{r4, lr}
 80038d6:	eb01 0302 	add.w	r3, r1, r2
 80038da:	d807      	bhi.n	80038ec <memmove+0x1a>
 80038dc:	1e42      	subs	r2, r0, #1
 80038de:	4299      	cmp	r1, r3
 80038e0:	d00a      	beq.n	80038f8 <memmove+0x26>
 80038e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80038e6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80038ea:	e7f8      	b.n	80038de <memmove+0xc>
 80038ec:	4283      	cmp	r3, r0
 80038ee:	d9f5      	bls.n	80038dc <memmove+0xa>
 80038f0:	1881      	adds	r1, r0, r2
 80038f2:	1ad2      	subs	r2, r2, r3
 80038f4:	42d3      	cmn	r3, r2
 80038f6:	d100      	bne.n	80038fa <memmove+0x28>
 80038f8:	bd10      	pop	{r4, pc}
 80038fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80038fe:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003902:	e7f7      	b.n	80038f4 <memmove+0x22>

08003904 <_free_r>:
 8003904:	b538      	push	{r3, r4, r5, lr}
 8003906:	4605      	mov	r5, r0
 8003908:	2900      	cmp	r1, #0
 800390a:	d045      	beq.n	8003998 <_free_r+0x94>
 800390c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003910:	1f0c      	subs	r4, r1, #4
 8003912:	2b00      	cmp	r3, #0
 8003914:	bfb8      	it	lt
 8003916:	18e4      	addlt	r4, r4, r3
 8003918:	f000 f8d2 	bl	8003ac0 <__malloc_lock>
 800391c:	4a1f      	ldr	r2, [pc, #124]	; (800399c <_free_r+0x98>)
 800391e:	6813      	ldr	r3, [r2, #0]
 8003920:	4610      	mov	r0, r2
 8003922:	b933      	cbnz	r3, 8003932 <_free_r+0x2e>
 8003924:	6063      	str	r3, [r4, #4]
 8003926:	6014      	str	r4, [r2, #0]
 8003928:	4628      	mov	r0, r5
 800392a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800392e:	f000 b8c8 	b.w	8003ac2 <__malloc_unlock>
 8003932:	42a3      	cmp	r3, r4
 8003934:	d90c      	bls.n	8003950 <_free_r+0x4c>
 8003936:	6821      	ldr	r1, [r4, #0]
 8003938:	1862      	adds	r2, r4, r1
 800393a:	4293      	cmp	r3, r2
 800393c:	bf04      	itt	eq
 800393e:	681a      	ldreq	r2, [r3, #0]
 8003940:	685b      	ldreq	r3, [r3, #4]
 8003942:	6063      	str	r3, [r4, #4]
 8003944:	bf04      	itt	eq
 8003946:	1852      	addeq	r2, r2, r1
 8003948:	6022      	streq	r2, [r4, #0]
 800394a:	6004      	str	r4, [r0, #0]
 800394c:	e7ec      	b.n	8003928 <_free_r+0x24>
 800394e:	4613      	mov	r3, r2
 8003950:	685a      	ldr	r2, [r3, #4]
 8003952:	b10a      	cbz	r2, 8003958 <_free_r+0x54>
 8003954:	42a2      	cmp	r2, r4
 8003956:	d9fa      	bls.n	800394e <_free_r+0x4a>
 8003958:	6819      	ldr	r1, [r3, #0]
 800395a:	1858      	adds	r0, r3, r1
 800395c:	42a0      	cmp	r0, r4
 800395e:	d10b      	bne.n	8003978 <_free_r+0x74>
 8003960:	6820      	ldr	r0, [r4, #0]
 8003962:	4401      	add	r1, r0
 8003964:	1858      	adds	r0, r3, r1
 8003966:	4282      	cmp	r2, r0
 8003968:	6019      	str	r1, [r3, #0]
 800396a:	d1dd      	bne.n	8003928 <_free_r+0x24>
 800396c:	6810      	ldr	r0, [r2, #0]
 800396e:	6852      	ldr	r2, [r2, #4]
 8003970:	605a      	str	r2, [r3, #4]
 8003972:	4401      	add	r1, r0
 8003974:	6019      	str	r1, [r3, #0]
 8003976:	e7d7      	b.n	8003928 <_free_r+0x24>
 8003978:	d902      	bls.n	8003980 <_free_r+0x7c>
 800397a:	230c      	movs	r3, #12
 800397c:	602b      	str	r3, [r5, #0]
 800397e:	e7d3      	b.n	8003928 <_free_r+0x24>
 8003980:	6820      	ldr	r0, [r4, #0]
 8003982:	1821      	adds	r1, r4, r0
 8003984:	428a      	cmp	r2, r1
 8003986:	bf04      	itt	eq
 8003988:	6811      	ldreq	r1, [r2, #0]
 800398a:	6852      	ldreq	r2, [r2, #4]
 800398c:	6062      	str	r2, [r4, #4]
 800398e:	bf04      	itt	eq
 8003990:	1809      	addeq	r1, r1, r0
 8003992:	6021      	streq	r1, [r4, #0]
 8003994:	605c      	str	r4, [r3, #4]
 8003996:	e7c7      	b.n	8003928 <_free_r+0x24>
 8003998:	bd38      	pop	{r3, r4, r5, pc}
 800399a:	bf00      	nop
 800399c:	20000090 	.word	0x20000090

080039a0 <_malloc_r>:
 80039a0:	b570      	push	{r4, r5, r6, lr}
 80039a2:	1ccd      	adds	r5, r1, #3
 80039a4:	f025 0503 	bic.w	r5, r5, #3
 80039a8:	3508      	adds	r5, #8
 80039aa:	2d0c      	cmp	r5, #12
 80039ac:	bf38      	it	cc
 80039ae:	250c      	movcc	r5, #12
 80039b0:	2d00      	cmp	r5, #0
 80039b2:	4606      	mov	r6, r0
 80039b4:	db01      	blt.n	80039ba <_malloc_r+0x1a>
 80039b6:	42a9      	cmp	r1, r5
 80039b8:	d903      	bls.n	80039c2 <_malloc_r+0x22>
 80039ba:	230c      	movs	r3, #12
 80039bc:	6033      	str	r3, [r6, #0]
 80039be:	2000      	movs	r0, #0
 80039c0:	bd70      	pop	{r4, r5, r6, pc}
 80039c2:	f000 f87d 	bl	8003ac0 <__malloc_lock>
 80039c6:	4a21      	ldr	r2, [pc, #132]	; (8003a4c <_malloc_r+0xac>)
 80039c8:	6814      	ldr	r4, [r2, #0]
 80039ca:	4621      	mov	r1, r4
 80039cc:	b991      	cbnz	r1, 80039f4 <_malloc_r+0x54>
 80039ce:	4c20      	ldr	r4, [pc, #128]	; (8003a50 <_malloc_r+0xb0>)
 80039d0:	6823      	ldr	r3, [r4, #0]
 80039d2:	b91b      	cbnz	r3, 80039dc <_malloc_r+0x3c>
 80039d4:	4630      	mov	r0, r6
 80039d6:	f000 f863 	bl	8003aa0 <_sbrk_r>
 80039da:	6020      	str	r0, [r4, #0]
 80039dc:	4629      	mov	r1, r5
 80039de:	4630      	mov	r0, r6
 80039e0:	f000 f85e 	bl	8003aa0 <_sbrk_r>
 80039e4:	1c43      	adds	r3, r0, #1
 80039e6:	d124      	bne.n	8003a32 <_malloc_r+0x92>
 80039e8:	230c      	movs	r3, #12
 80039ea:	6033      	str	r3, [r6, #0]
 80039ec:	4630      	mov	r0, r6
 80039ee:	f000 f868 	bl	8003ac2 <__malloc_unlock>
 80039f2:	e7e4      	b.n	80039be <_malloc_r+0x1e>
 80039f4:	680b      	ldr	r3, [r1, #0]
 80039f6:	1b5b      	subs	r3, r3, r5
 80039f8:	d418      	bmi.n	8003a2c <_malloc_r+0x8c>
 80039fa:	2b0b      	cmp	r3, #11
 80039fc:	d90f      	bls.n	8003a1e <_malloc_r+0x7e>
 80039fe:	600b      	str	r3, [r1, #0]
 8003a00:	50cd      	str	r5, [r1, r3]
 8003a02:	18cc      	adds	r4, r1, r3
 8003a04:	4630      	mov	r0, r6
 8003a06:	f000 f85c 	bl	8003ac2 <__malloc_unlock>
 8003a0a:	f104 000b 	add.w	r0, r4, #11
 8003a0e:	1d23      	adds	r3, r4, #4
 8003a10:	f020 0007 	bic.w	r0, r0, #7
 8003a14:	1ac3      	subs	r3, r0, r3
 8003a16:	d0d3      	beq.n	80039c0 <_malloc_r+0x20>
 8003a18:	425a      	negs	r2, r3
 8003a1a:	50e2      	str	r2, [r4, r3]
 8003a1c:	e7d0      	b.n	80039c0 <_malloc_r+0x20>
 8003a1e:	428c      	cmp	r4, r1
 8003a20:	684b      	ldr	r3, [r1, #4]
 8003a22:	bf16      	itet	ne
 8003a24:	6063      	strne	r3, [r4, #4]
 8003a26:	6013      	streq	r3, [r2, #0]
 8003a28:	460c      	movne	r4, r1
 8003a2a:	e7eb      	b.n	8003a04 <_malloc_r+0x64>
 8003a2c:	460c      	mov	r4, r1
 8003a2e:	6849      	ldr	r1, [r1, #4]
 8003a30:	e7cc      	b.n	80039cc <_malloc_r+0x2c>
 8003a32:	1cc4      	adds	r4, r0, #3
 8003a34:	f024 0403 	bic.w	r4, r4, #3
 8003a38:	42a0      	cmp	r0, r4
 8003a3a:	d005      	beq.n	8003a48 <_malloc_r+0xa8>
 8003a3c:	1a21      	subs	r1, r4, r0
 8003a3e:	4630      	mov	r0, r6
 8003a40:	f000 f82e 	bl	8003aa0 <_sbrk_r>
 8003a44:	3001      	adds	r0, #1
 8003a46:	d0cf      	beq.n	80039e8 <_malloc_r+0x48>
 8003a48:	6025      	str	r5, [r4, #0]
 8003a4a:	e7db      	b.n	8003a04 <_malloc_r+0x64>
 8003a4c:	20000090 	.word	0x20000090
 8003a50:	20000094 	.word	0x20000094

08003a54 <_realloc_r>:
 8003a54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a56:	4607      	mov	r7, r0
 8003a58:	4614      	mov	r4, r2
 8003a5a:	460e      	mov	r6, r1
 8003a5c:	b921      	cbnz	r1, 8003a68 <_realloc_r+0x14>
 8003a5e:	4611      	mov	r1, r2
 8003a60:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003a64:	f7ff bf9c 	b.w	80039a0 <_malloc_r>
 8003a68:	b922      	cbnz	r2, 8003a74 <_realloc_r+0x20>
 8003a6a:	f7ff ff4b 	bl	8003904 <_free_r>
 8003a6e:	4625      	mov	r5, r4
 8003a70:	4628      	mov	r0, r5
 8003a72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a74:	f000 f826 	bl	8003ac4 <_malloc_usable_size_r>
 8003a78:	42a0      	cmp	r0, r4
 8003a7a:	d20f      	bcs.n	8003a9c <_realloc_r+0x48>
 8003a7c:	4621      	mov	r1, r4
 8003a7e:	4638      	mov	r0, r7
 8003a80:	f7ff ff8e 	bl	80039a0 <_malloc_r>
 8003a84:	4605      	mov	r5, r0
 8003a86:	2800      	cmp	r0, #0
 8003a88:	d0f2      	beq.n	8003a70 <_realloc_r+0x1c>
 8003a8a:	4631      	mov	r1, r6
 8003a8c:	4622      	mov	r2, r4
 8003a8e:	f7ff ff15 	bl	80038bc <memcpy>
 8003a92:	4631      	mov	r1, r6
 8003a94:	4638      	mov	r0, r7
 8003a96:	f7ff ff35 	bl	8003904 <_free_r>
 8003a9a:	e7e9      	b.n	8003a70 <_realloc_r+0x1c>
 8003a9c:	4635      	mov	r5, r6
 8003a9e:	e7e7      	b.n	8003a70 <_realloc_r+0x1c>

08003aa0 <_sbrk_r>:
 8003aa0:	b538      	push	{r3, r4, r5, lr}
 8003aa2:	4c06      	ldr	r4, [pc, #24]	; (8003abc <_sbrk_r+0x1c>)
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	4605      	mov	r5, r0
 8003aa8:	4608      	mov	r0, r1
 8003aaa:	6023      	str	r3, [r4, #0]
 8003aac:	f7fc ff64 	bl	8000978 <_sbrk>
 8003ab0:	1c43      	adds	r3, r0, #1
 8003ab2:	d102      	bne.n	8003aba <_sbrk_r+0x1a>
 8003ab4:	6823      	ldr	r3, [r4, #0]
 8003ab6:	b103      	cbz	r3, 8003aba <_sbrk_r+0x1a>
 8003ab8:	602b      	str	r3, [r5, #0]
 8003aba:	bd38      	pop	{r3, r4, r5, pc}
 8003abc:	2000011c 	.word	0x2000011c

08003ac0 <__malloc_lock>:
 8003ac0:	4770      	bx	lr

08003ac2 <__malloc_unlock>:
 8003ac2:	4770      	bx	lr

08003ac4 <_malloc_usable_size_r>:
 8003ac4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ac8:	1f18      	subs	r0, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	bfbc      	itt	lt
 8003ace:	580b      	ldrlt	r3, [r1, r0]
 8003ad0:	18c0      	addlt	r0, r0, r3
 8003ad2:	4770      	bx	lr

08003ad4 <_init>:
 8003ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ad6:	bf00      	nop
 8003ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ada:	bc08      	pop	{r3}
 8003adc:	469e      	mov	lr, r3
 8003ade:	4770      	bx	lr

08003ae0 <_fini>:
 8003ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae2:	bf00      	nop
 8003ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ae6:	bc08      	pop	{r3}
 8003ae8:	469e      	mov	lr, r3
 8003aea:	4770      	bx	lr
