#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Sep 06 08:09:18 2017
# Process ID: 5332
# Log file: d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/vivado.log
# Journal file: d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 596.996 ; gain = 67.270
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new
file mkdir D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new
file mkdir D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new
file mkdir D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new
file mkdir D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new
file mkdir {d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new}
close [ open {d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v} w ]
add_files -fileset sim_1 {{d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v}}
update_compile_order -fileset sim_1
set_property top divider_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
"xvlog -m64 --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6613245e742543e18711de77f8a56e00 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net clk is not permitted [d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v:4]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 646.617 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
"xvlog -m64 --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6613245e742543e18711de77f8a56e00 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.devider
Compiling module xil_defaultlib.divider_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot divider_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 648.824 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 657.367 ; gain = 8.543
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 657.367 ; gain = 8.543
run 5000 ps
add_wave {{/divider_tb/devider}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5000 ps
run 5 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:41 ; elapsed = 00:03:24 . Memory (MB): peak = 664.203 ; gain = 0.531
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
"xvlog -m64 --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6613245e742543e18711de77f8a56e00 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.devider
Compiling module xil_defaultlib.divider_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 689.688 ; gain = 0.000
run 5 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 689.688 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 1 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:11 ; elapsed = 00:02:34 . Memory (MB): peak = 689.688 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
"xvlog -m64 --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6613245e742543e18711de77f8a56e00 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider(N=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider(N=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.devider(N=20)
Compiling module xil_defaultlib.divider_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 689.688 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'divider_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
"xvlog -m64 --relax -prj divider_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devider
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sim_1/new/divider_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6613245e742543e18711de77f8a56e00 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider(N=20) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "d:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.srcs/sources_1/new/devider.v" Line 1. Module devider(N=20) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.devider(N=20)
Compiling module xil_defaultlib.divider_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot divider_tb_behav
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/Users/Larry/Documents/Reports/Digital Logic/WashingMachine/WashingMachine.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_tb_behav -key {Behavioral:sim_1:Functional:divider_tb} -tclbatch {divider_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source divider_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 693.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 06 09:23:01 2017...
