<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 1997, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2014, 2020, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include &lt;sys/types.h&gt;
  27 
  28 #include &quot;precompiled.hpp&quot;
  29 #include &quot;jvm.h&quot;
  30 #include &quot;asm/assembler.hpp&quot;
  31 #include &quot;asm/assembler.inline.hpp&quot;
  32 #include &quot;gc/shared/barrierSet.hpp&quot;
  33 #include &quot;gc/shared/cardTable.hpp&quot;
  34 #include &quot;gc/shared/barrierSetAssembler.hpp&quot;
  35 #include &quot;gc/shared/cardTableBarrierSet.hpp&quot;
  36 #include &quot;interpreter/interpreter.hpp&quot;
  37 #include &quot;compiler/disassembler.hpp&quot;
  38 #include &quot;memory/resourceArea.hpp&quot;
  39 #include &quot;memory/universe.hpp&quot;
  40 #include &quot;nativeInst_aarch64.hpp&quot;
  41 #include &quot;oops/accessDecorators.hpp&quot;
  42 #include &quot;oops/compressedOops.inline.hpp&quot;
  43 #include &quot;oops/klass.inline.hpp&quot;
  44 #include &quot;runtime/biasedLocking.hpp&quot;
  45 #include &quot;runtime/icache.hpp&quot;
  46 #include &quot;runtime/interfaceSupport.inline.hpp&quot;
  47 #include &quot;runtime/jniHandles.inline.hpp&quot;
  48 #include &quot;runtime/sharedRuntime.hpp&quot;
  49 #include &quot;runtime/signature_cc.hpp&quot;
  50 #include &quot;runtime/thread.hpp&quot;
  51 #include &quot;utilities/powerOfTwo.hpp&quot;
  52 #ifdef COMPILER1
  53 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  54 #endif
  55 #ifdef COMPILER2
  56 #include &quot;oops/oop.hpp&quot;
  57 #include &quot;opto/compile.hpp&quot;
  58 #include &quot;opto/node.hpp&quot;
  59 #include &quot;opto/output.hpp&quot;
  60 #endif
  61 
  62 #ifdef PRODUCT
  63 #define BLOCK_COMMENT(str) /* nothing */
  64 #define STOP(error) stop(error)
  65 #else
  66 #define BLOCK_COMMENT(str) block_comment(str)
  67 #define STOP(error) block_comment(error); stop(error)
  68 #endif
  69 
  70 #define BIND(label) bind(label); BLOCK_COMMENT(#label &quot;:&quot;)
  71 
  72 // Patch any kind of instruction; there may be several instructions.
  73 // Return the total length (in bytes) of the instructions.
  74 int MacroAssembler::pd_patch_instruction_size(address branch, address target) {
  75   int instructions = 1;
  76   assert((uint64_t)target &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
  77   long offset = (target - branch) &gt;&gt; 2;
  78   unsigned insn = *(unsigned*)branch;
  79   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b111011) == 0b011000) {
  80     // Load register (literal)
  81     Instruction_aarch64::spatch(branch, 23, 5, offset);
  82   } else if (Instruction_aarch64::extract(insn, 30, 26) == 0b00101) {
  83     // Unconditional branch (immediate)
  84     Instruction_aarch64::spatch(branch, 25, 0, offset);
  85   } else if (Instruction_aarch64::extract(insn, 31, 25) == 0b0101010) {
  86     // Conditional branch (immediate)
  87     Instruction_aarch64::spatch(branch, 23, 5, offset);
  88   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011010) {
  89     // Compare &amp; branch (immediate)
  90     Instruction_aarch64::spatch(branch, 23, 5, offset);
  91   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011011) {
  92     // Test &amp; branch (immediate)
  93     Instruction_aarch64::spatch(branch, 18, 5, offset);
  94   } else if (Instruction_aarch64::extract(insn, 28, 24) == 0b10000) {
  95     // PC-rel. addressing
  96     offset = target-branch;
  97     int shift = Instruction_aarch64::extract(insn, 31, 31);
  98     if (shift) {
  99       u_int64_t dest = (u_int64_t)target;
 100       uint64_t pc_page = (uint64_t)branch &gt;&gt; 12;
 101       uint64_t adr_page = (uint64_t)target &gt;&gt; 12;
 102       unsigned offset_lo = dest &amp; 0xfff;
 103       offset = adr_page - pc_page;
 104 
 105       // We handle 4 types of PC relative addressing
 106       //   1 - adrp    Rx, target_page
 107       //       ldr/str Ry, [Rx, #offset_in_page]
 108       //   2 - adrp    Rx, target_page
 109       //       add     Ry, Rx, #offset_in_page
 110       //   3 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 111       //       movk    Rx, #imm16&lt;&lt;32
 112       //   4 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 113       // In the first 3 cases we must check that Rx is the same in the adrp and the
 114       // subsequent ldr/str, add or movk instruction. Otherwise we could accidentally end
 115       // up treating a type 4 relocation as a type 1, 2 or 3 just because it happened
 116       // to be followed by a random unrelated ldr/str, add or movk instruction.
 117       //
 118       unsigned insn2 = ((unsigned*)branch)[1];
 119       if (Instruction_aarch64::extract(insn2, 29, 24) == 0b111001 &amp;&amp;
 120                 Instruction_aarch64::extract(insn, 4, 0) ==
 121                         Instruction_aarch64::extract(insn2, 9, 5)) {
 122         // Load/store register (unsigned immediate)
 123         unsigned size = Instruction_aarch64::extract(insn2, 31, 30);
 124         Instruction_aarch64::patch(branch + sizeof (unsigned),
 125                                     21, 10, offset_lo &gt;&gt; size);
 126         guarantee(((dest &gt;&gt; size) &lt;&lt; size) == dest, &quot;misaligned target&quot;);
 127         instructions = 2;
 128       } else if (Instruction_aarch64::extract(insn2, 31, 22) == 0b1001000100 &amp;&amp;
 129                 Instruction_aarch64::extract(insn, 4, 0) ==
 130                         Instruction_aarch64::extract(insn2, 4, 0)) {
 131         // add (immediate)
 132         Instruction_aarch64::patch(branch + sizeof (unsigned),
 133                                    21, 10, offset_lo);
 134         instructions = 2;
 135       } else if (Instruction_aarch64::extract(insn2, 31, 21) == 0b11110010110 &amp;&amp;
 136                    Instruction_aarch64::extract(insn, 4, 0) ==
 137                      Instruction_aarch64::extract(insn2, 4, 0)) {
 138         // movk #imm16&lt;&lt;32
 139         Instruction_aarch64::patch(branch + 4, 20, 5, (uint64_t)target &gt;&gt; 32);
 140         long dest = ((long)target &amp; 0xffffffffL) | ((long)branch &amp; 0xffff00000000L);
 141         long pc_page = (long)branch &gt;&gt; 12;
 142         long adr_page = (long)dest &gt;&gt; 12;
 143         offset = adr_page - pc_page;
 144         instructions = 2;
 145       }
 146     }
 147     int offset_lo = offset &amp; 3;
 148     offset &gt;&gt;= 2;
 149     Instruction_aarch64::spatch(branch, 23, 5, offset);
 150     Instruction_aarch64::patch(branch, 30, 29, offset_lo);
 151   } else if (Instruction_aarch64::extract(insn, 31, 21) == 0b11010010100) {
 152     u_int64_t dest = (u_int64_t)target;
 153     // Move wide constant
 154     assert(nativeInstruction_at(branch+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 155     assert(nativeInstruction_at(branch+8)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 156     Instruction_aarch64::patch(branch, 20, 5, dest &amp; 0xffff);
 157     Instruction_aarch64::patch(branch+4, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 158     Instruction_aarch64::patch(branch+8, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 159     assert(target_addr_for_insn(branch) == target, &quot;should be&quot;);
 160     instructions = 3;
 161   } else if (Instruction_aarch64::extract(insn, 31, 22) == 0b1011100101 &amp;&amp;
 162              Instruction_aarch64::extract(insn, 4, 0) == 0b11111) {
 163     // nothing to do
 164     assert(target == 0, &quot;did not expect to relocate target for polling page load&quot;);
 165   } else {
 166     ShouldNotReachHere();
 167   }
 168   return instructions * NativeInstruction::instruction_size;
 169 }
 170 
 171 int MacroAssembler::patch_oop(address insn_addr, address o) {
 172   int instructions;
 173   unsigned insn = *(unsigned*)insn_addr;
 174   assert(nativeInstruction_at(insn_addr+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 175 
 176   // OOPs are either narrow (32 bits) or wide (48 bits).  We encode
 177   // narrow OOPs by setting the upper 16 bits in the first
 178   // instruction.
 179   if (Instruction_aarch64::extract(insn, 31, 21) == 0b11010010101) {
 180     // Move narrow OOP
 181     narrowOop n = CompressedOops::encode((oop)o);
 182     Instruction_aarch64::patch(insn_addr, 20, 5, n &gt;&gt; 16);
 183     Instruction_aarch64::patch(insn_addr+4, 20, 5, n &amp; 0xffff);
 184     instructions = 2;
 185   } else {
 186     // Move wide OOP
 187     assert(nativeInstruction_at(insn_addr+8)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 188     uintptr_t dest = (uintptr_t)o;
 189     Instruction_aarch64::patch(insn_addr, 20, 5, dest &amp; 0xffff);
 190     Instruction_aarch64::patch(insn_addr+4, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 191     Instruction_aarch64::patch(insn_addr+8, 20, 5, (dest &gt;&gt;= 16) &amp; 0xffff);
 192     instructions = 3;
 193   }
 194   return instructions * NativeInstruction::instruction_size;
 195 }
 196 
 197 int MacroAssembler::patch_narrow_klass(address insn_addr, narrowKlass n) {
 198   // Metatdata pointers are either narrow (32 bits) or wide (48 bits).
 199   // We encode narrow ones by setting the upper 16 bits in the first
 200   // instruction.
 201   NativeInstruction *insn = nativeInstruction_at(insn_addr);
 202   assert(Instruction_aarch64::extract(insn-&gt;encoding(), 31, 21) == 0b11010010101 &amp;&amp;
 203          nativeInstruction_at(insn_addr+4)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 204 
 205   Instruction_aarch64::patch(insn_addr, 20, 5, n &gt;&gt; 16);
 206   Instruction_aarch64::patch(insn_addr+4, 20, 5, n &amp; 0xffff);
 207   return 2 * NativeInstruction::instruction_size;
 208 }
 209 
 210 address MacroAssembler::target_addr_for_insn(address insn_addr, unsigned insn) {
 211   long offset = 0;
 212   if ((Instruction_aarch64::extract(insn, 29, 24) &amp; 0b011011) == 0b00011000) {
 213     // Load register (literal)
 214     offset = Instruction_aarch64::sextract(insn, 23, 5);
 215     return address(((uint64_t)insn_addr + (offset &lt;&lt; 2)));
 216   } else if (Instruction_aarch64::extract(insn, 30, 26) == 0b00101) {
 217     // Unconditional branch (immediate)
 218     offset = Instruction_aarch64::sextract(insn, 25, 0);
 219   } else if (Instruction_aarch64::extract(insn, 31, 25) == 0b0101010) {
 220     // Conditional branch (immediate)
 221     offset = Instruction_aarch64::sextract(insn, 23, 5);
 222   } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011010) {
 223     // Compare &amp; branch (immediate)
 224     offset = Instruction_aarch64::sextract(insn, 23, 5);
 225    } else if (Instruction_aarch64::extract(insn, 30, 25) == 0b011011) {
 226     // Test &amp; branch (immediate)
 227     offset = Instruction_aarch64::sextract(insn, 18, 5);
 228   } else if (Instruction_aarch64::extract(insn, 28, 24) == 0b10000) {
 229     // PC-rel. addressing
 230     offset = Instruction_aarch64::extract(insn, 30, 29);
 231     offset |= Instruction_aarch64::sextract(insn, 23, 5) &lt;&lt; 2;
 232     int shift = Instruction_aarch64::extract(insn, 31, 31) ? 12 : 0;
 233     if (shift) {
 234       offset &lt;&lt;= shift;
 235       uint64_t target_page = ((uint64_t)insn_addr) + offset;
 236       target_page &amp;= ((uint64_t)-1) &lt;&lt; shift;
 237       // Return the target address for the following sequences
 238       //   1 - adrp    Rx, target_page
 239       //       ldr/str Ry, [Rx, #offset_in_page]
 240       //   2 - adrp    Rx, target_page
 241       //       add     Ry, Rx, #offset_in_page
 242       //   3 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 243       //       movk    Rx, #imm12&lt;&lt;32
 244       //   4 - adrp    Rx, target_page (page aligned reloc, offset == 0)
 245       //
 246       // In the first two cases  we check that the register is the same and
 247       // return the target_page + the offset within the page.
 248       // Otherwise we assume it is a page aligned relocation and return
 249       // the target page only.
 250       //
 251       unsigned insn2 = ((unsigned*)insn_addr)[1];
 252       if (Instruction_aarch64::extract(insn2, 29, 24) == 0b111001 &amp;&amp;
 253                 Instruction_aarch64::extract(insn, 4, 0) ==
 254                         Instruction_aarch64::extract(insn2, 9, 5)) {
 255         // Load/store register (unsigned immediate)
 256         unsigned int byte_offset = Instruction_aarch64::extract(insn2, 21, 10);
 257         unsigned int size = Instruction_aarch64::extract(insn2, 31, 30);
 258         return address(target_page + (byte_offset &lt;&lt; size));
 259       } else if (Instruction_aarch64::extract(insn2, 31, 22) == 0b1001000100 &amp;&amp;
 260                 Instruction_aarch64::extract(insn, 4, 0) ==
 261                         Instruction_aarch64::extract(insn2, 4, 0)) {
 262         // add (immediate)
 263         unsigned int byte_offset = Instruction_aarch64::extract(insn2, 21, 10);
 264         return address(target_page + byte_offset);
 265       } else {
 266         if (Instruction_aarch64::extract(insn2, 31, 21) == 0b11110010110  &amp;&amp;
 267                Instruction_aarch64::extract(insn, 4, 0) ==
 268                  Instruction_aarch64::extract(insn2, 4, 0)) {
 269           target_page = (target_page &amp; 0xffffffff) |
 270                          ((uint64_t)Instruction_aarch64::extract(insn2, 20, 5) &lt;&lt; 32);
 271         }
 272         return (address)target_page;
 273       }
 274     } else {
 275       ShouldNotReachHere();
 276     }
 277   } else if (Instruction_aarch64::extract(insn, 31, 23) == 0b110100101) {
 278     u_int32_t *insns = (u_int32_t *)insn_addr;
 279     // Move wide constant: movz, movk, movk.  See movptr().
 280     assert(nativeInstruction_at(insns+1)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 281     assert(nativeInstruction_at(insns+2)-&gt;is_movk(), &quot;wrong insns in patch&quot;);
 282     return address(u_int64_t(Instruction_aarch64::extract(insns[0], 20, 5))
 283                    + (u_int64_t(Instruction_aarch64::extract(insns[1], 20, 5)) &lt;&lt; 16)
 284                    + (u_int64_t(Instruction_aarch64::extract(insns[2], 20, 5)) &lt;&lt; 32));
 285   } else if (Instruction_aarch64::extract(insn, 31, 22) == 0b1011100101 &amp;&amp;
 286              Instruction_aarch64::extract(insn, 4, 0) == 0b11111) {
 287     return 0;
 288   } else {
 289     ShouldNotReachHere();
 290   }
 291   return address(((uint64_t)insn_addr + (offset &lt;&lt; 2)));
 292 }
 293 
 294 void MacroAssembler::safepoint_poll(Label&amp; slow_path) {
 295   ldr(rscratch1, Address(rthread, Thread::polling_page_offset()));
 296   tbnz(rscratch1, exact_log2(SafepointMechanism::poll_bit()), slow_path);
 297 }
 298 
 299 // Just like safepoint_poll, but use an acquiring load for thread-
 300 // local polling.
 301 //
 302 // We need an acquire here to ensure that any subsequent load of the
 303 // global SafepointSynchronize::_state flag is ordered after this load
 304 // of the local Thread::_polling page.  We don&#39;t want this poll to
 305 // return false (i.e. not safepointing) and a later poll of the global
 306 // SafepointSynchronize::_state spuriously to return true.
 307 //
 308 // This is to avoid a race when we&#39;re in a native-&gt;Java transition
 309 // racing the code which wakes up from a safepoint.
 310 //
 311 void MacroAssembler::safepoint_poll_acquire(Label&amp; slow_path) {
 312   lea(rscratch1, Address(rthread, Thread::polling_page_offset()));
 313   ldar(rscratch1, rscratch1);
 314   tbnz(rscratch1, exact_log2(SafepointMechanism::poll_bit()), slow_path);
 315 }
 316 
 317 void MacroAssembler::reset_last_Java_frame(bool clear_fp) {
 318   // we must set sp to zero to clear frame
 319   str(zr, Address(rthread, JavaThread::last_Java_sp_offset()));
 320 
 321   // must clear fp, so that compiled frames are not confused; it is
 322   // possible that we need it only for debugging
 323   if (clear_fp) {
 324     str(zr, Address(rthread, JavaThread::last_Java_fp_offset()));
 325   }
 326 
 327   // Always clear the pc because it could have been set by make_walkable()
 328   str(zr, Address(rthread, JavaThread::last_Java_pc_offset()));
 329 }
 330 
 331 // Calls to C land
 332 //
 333 // When entering C land, the rfp, &amp; resp of the last Java frame have to be recorded
 334 // in the (thread-local) JavaThread object. When leaving C land, the last Java fp
 335 // has to be reset to 0. This is required to allow proper stack traversal.
 336 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 337                                          Register last_java_fp,
 338                                          Register last_java_pc,
 339                                          Register scratch) {
 340 
 341   if (last_java_pc-&gt;is_valid()) {
 342       str(last_java_pc, Address(rthread,
 343                                 JavaThread::frame_anchor_offset()
 344                                 + JavaFrameAnchor::last_Java_pc_offset()));
 345     }
 346 
 347   // determine last_java_sp register
 348   if (last_java_sp == sp) {
 349     mov(scratch, sp);
 350     last_java_sp = scratch;
 351   } else if (!last_java_sp-&gt;is_valid()) {
 352     last_java_sp = esp;
 353   }
 354 
 355   str(last_java_sp, Address(rthread, JavaThread::last_Java_sp_offset()));
 356 
 357   // last_java_fp is optional
 358   if (last_java_fp-&gt;is_valid()) {
 359     str(last_java_fp, Address(rthread, JavaThread::last_Java_fp_offset()));
 360   }
 361 }
 362 
 363 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 364                                          Register last_java_fp,
 365                                          address  last_java_pc,
 366                                          Register scratch) {
 367   assert(last_java_pc != NULL, &quot;must provide a valid PC&quot;);
 368 
 369   adr(scratch, last_java_pc);
 370   str(scratch, Address(rthread,
 371                        JavaThread::frame_anchor_offset()
 372                        + JavaFrameAnchor::last_Java_pc_offset()));
 373 
 374   set_last_Java_frame(last_java_sp, last_java_fp, noreg, scratch);
 375 }
 376 
 377 void MacroAssembler::set_last_Java_frame(Register last_java_sp,
 378                                          Register last_java_fp,
 379                                          Label &amp;L,
 380                                          Register scratch) {
 381   if (L.is_bound()) {
 382     set_last_Java_frame(last_java_sp, last_java_fp, target(L), scratch);
 383   } else {
 384     InstructionMark im(this);
 385     L.add_patch_at(code(), locator());
 386     set_last_Java_frame(last_java_sp, last_java_fp, pc() /* Patched later */, scratch);
 387   }
 388 }
 389 
 390 void MacroAssembler::far_call(Address entry, CodeBuffer *cbuf, Register tmp) {
 391   assert(ReservedCodeCacheSize &lt; 4*G, &quot;branch out of range&quot;);
 392   assert(CodeCache::find_blob(entry.target()) != NULL,
 393          &quot;destination of far call not found in code cache&quot;);
 394   if (far_branches()) {
 395     unsigned long offset;
 396     // We can use ADRP here because we know that the total size of
 397     // the code cache cannot exceed 2Gb.
 398     adrp(tmp, entry, offset);
 399     add(tmp, tmp, offset);
 400     if (cbuf) cbuf-&gt;set_insts_mark();
 401     blr(tmp);
 402   } else {
 403     if (cbuf) cbuf-&gt;set_insts_mark();
 404     bl(entry);
 405   }
 406 }
 407 
 408 void MacroAssembler::far_jump(Address entry, CodeBuffer *cbuf, Register tmp) {
 409   assert(ReservedCodeCacheSize &lt; 4*G, &quot;branch out of range&quot;);
 410   assert(CodeCache::find_blob(entry.target()) != NULL,
 411          &quot;destination of far call not found in code cache&quot;);
 412   if (far_branches()) {
 413     unsigned long offset;
 414     // We can use ADRP here because we know that the total size of
 415     // the code cache cannot exceed 2Gb.
 416     adrp(tmp, entry, offset);
 417     add(tmp, tmp, offset);
 418     if (cbuf) cbuf-&gt;set_insts_mark();
 419     br(tmp);
 420   } else {
 421     if (cbuf) cbuf-&gt;set_insts_mark();
 422     b(entry);
 423   }
 424 }
 425 
 426 void MacroAssembler::reserved_stack_check() {
 427     // testing if reserved zone needs to be enabled
 428     Label no_reserved_zone_enabling;
 429 
 430     ldr(rscratch1, Address(rthread, JavaThread::reserved_stack_activation_offset()));
 431     cmp(sp, rscratch1);
 432     br(Assembler::LO, no_reserved_zone_enabling);
 433 
 434     enter();   // LR and FP are live.
 435     lea(rscratch1, CAST_FROM_FN_PTR(address, SharedRuntime::enable_stack_reserved_zone));
 436     mov(c_rarg0, rthread);
 437     blr(rscratch1);
 438     leave();
 439 
 440     // We have already removed our own frame.
 441     // throw_delayed_StackOverflowError will think that it&#39;s been
 442     // called by our caller.
 443     lea(rscratch1, RuntimeAddress(StubRoutines::throw_delayed_StackOverflowError_entry()));
 444     br(rscratch1);
 445     should_not_reach_here();
 446 
 447     bind(no_reserved_zone_enabling);
 448 }
 449 
 450 int MacroAssembler::biased_locking_enter(Register lock_reg,
 451                                          Register obj_reg,
 452                                          Register swap_reg,
 453                                          Register tmp_reg,
 454                                          bool swap_reg_contains_mark,
 455                                          Label&amp; done,
 456                                          Label* slow_case,
 457                                          BiasedLockingCounters* counters) {
 458   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
 459   assert_different_registers(lock_reg, obj_reg, swap_reg);
 460 
 461   if (PrintBiasedLockingStatistics &amp;&amp; counters == NULL)
 462     counters = BiasedLocking::counters();
 463 
 464   assert_different_registers(lock_reg, obj_reg, swap_reg, tmp_reg, rscratch1, rscratch2, noreg);
 465   assert(markWord::age_shift == markWord::lock_bits + markWord::biased_lock_bits, &quot;biased locking makes assumptions about bit layout&quot;);
 466   Address mark_addr      (obj_reg, oopDesc::mark_offset_in_bytes());
 467   Address klass_addr     (obj_reg, oopDesc::klass_offset_in_bytes());
 468   Address saved_mark_addr(lock_reg, 0);
 469 
 470   // Biased locking
 471   // See whether the lock is currently biased toward our thread and
 472   // whether the epoch is still valid
 473   // Note that the runtime guarantees sufficient alignment of JavaThread
 474   // pointers to allow age to be placed into low bits
 475   // First check to see whether biasing is even enabled for this object
 476   Label cas_label;
 477   int null_check_offset = -1;
 478   if (!swap_reg_contains_mark) {
 479     null_check_offset = offset();
 480     ldr(swap_reg, mark_addr);
 481   }
 482   andr(tmp_reg, swap_reg, markWord::biased_lock_mask_in_place);
 483   cmp(tmp_reg, (u1)markWord::biased_lock_pattern);
 484   br(Assembler::NE, cas_label);
 485   // The bias pattern is present in the object&#39;s header. Need to check
 486   // whether the bias owner and the epoch are both still current.
 487   load_prototype_header(tmp_reg, obj_reg);
 488   orr(tmp_reg, tmp_reg, rthread);
 489   eor(tmp_reg, swap_reg, tmp_reg);
 490   andr(tmp_reg, tmp_reg, ~((int) markWord::age_mask_in_place));
 491   if (counters != NULL) {
 492     Label around;
 493     cbnz(tmp_reg, around);
 494     atomic_incw(Address((address)counters-&gt;biased_lock_entry_count_addr()), tmp_reg, rscratch1, rscratch2);
 495     b(done);
 496     bind(around);
 497   } else {
 498     cbz(tmp_reg, done);
 499   }
 500 
 501   Label try_revoke_bias;
 502   Label try_rebias;
 503 
 504   // At this point we know that the header has the bias pattern and
 505   // that we are not the bias owner in the current epoch. We need to
 506   // figure out more details about the state of the header in order to
 507   // know what operations can be legally performed on the object&#39;s
 508   // header.
 509 
 510   // If the low three bits in the xor result aren&#39;t clear, that means
 511   // the prototype header is no longer biased and we have to revoke
 512   // the bias on this object.
 513   andr(rscratch1, tmp_reg, markWord::biased_lock_mask_in_place);
 514   cbnz(rscratch1, try_revoke_bias);
 515 
 516   // Biasing is still enabled for this data type. See whether the
 517   // epoch of the current bias is still valid, meaning that the epoch
 518   // bits of the mark word are equal to the epoch bits of the
 519   // prototype header. (Note that the prototype header&#39;s epoch bits
 520   // only change at a safepoint.) If not, attempt to rebias the object
 521   // toward the current thread. Note that we must be absolutely sure
 522   // that the current epoch is invalid in order to do this because
 523   // otherwise the manipulations it performs on the mark word are
 524   // illegal.
 525   andr(rscratch1, tmp_reg, markWord::epoch_mask_in_place);
 526   cbnz(rscratch1, try_rebias);
 527 
 528   // The epoch of the current bias is still valid but we know nothing
 529   // about the owner; it might be set or it might be clear. Try to
 530   // acquire the bias of the object using an atomic operation. If this
 531   // fails we will go in to the runtime to revoke the object&#39;s bias.
 532   // Note that we first construct the presumed unbiased header so we
 533   // don&#39;t accidentally blow away another thread&#39;s valid bias.
 534   {
 535     Label here;
 536     mov(rscratch1, markWord::biased_lock_mask_in_place | markWord::age_mask_in_place | markWord::epoch_mask_in_place);
 537     andr(swap_reg, swap_reg, rscratch1);
 538     orr(tmp_reg, swap_reg, rthread);
 539     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, slow_case);
 540     // If the biasing toward our thread failed, this means that
 541     // another thread succeeded in biasing it toward itself and we
 542     // need to revoke that bias. The revocation will occur in the
 543     // interpreter runtime in the slow case.
 544     bind(here);
 545     if (counters != NULL) {
 546       atomic_incw(Address((address)counters-&gt;anonymously_biased_lock_entry_count_addr()),
 547                   tmp_reg, rscratch1, rscratch2);
 548     }
 549   }
 550   b(done);
 551 
 552   bind(try_rebias);
 553   // At this point we know the epoch has expired, meaning that the
 554   // current &quot;bias owner&quot;, if any, is actually invalid. Under these
 555   // circumstances _only_, we are allowed to use the current header&#39;s
 556   // value as the comparison value when doing the cas to acquire the
 557   // bias in the current epoch. In other words, we allow transfer of
 558   // the bias from one thread to another directly in this situation.
 559   //
 560   // FIXME: due to a lack of registers we currently blow away the age
 561   // bits in this situation. Should attempt to preserve them.
 562   {
 563     Label here;
 564     load_prototype_header(tmp_reg, obj_reg);
 565     orr(tmp_reg, rthread, tmp_reg);
 566     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, slow_case);
 567     // If the biasing toward our thread failed, then another thread
 568     // succeeded in biasing it toward itself and we need to revoke that
 569     // bias. The revocation will occur in the runtime in the slow case.
 570     bind(here);
 571     if (counters != NULL) {
 572       atomic_incw(Address((address)counters-&gt;rebiased_lock_entry_count_addr()),
 573                   tmp_reg, rscratch1, rscratch2);
 574     }
 575   }
 576   b(done);
 577 
 578   bind(try_revoke_bias);
 579   // The prototype mark in the klass doesn&#39;t have the bias bit set any
 580   // more, indicating that objects of this data type are not supposed
 581   // to be biased any more. We are going to try to reset the mark of
 582   // this object to the prototype value and fall through to the
 583   // CAS-based locking scheme. Note that if our CAS fails, it means
 584   // that another thread raced us for the privilege of revoking the
 585   // bias of this particular object, so it&#39;s okay to continue in the
 586   // normal locking code.
 587   //
 588   // FIXME: due to a lack of registers we currently blow away the age
 589   // bits in this situation. Should attempt to preserve them.
 590   {
 591     Label here, nope;
 592     load_prototype_header(tmp_reg, obj_reg);
 593     cmpxchg_obj_header(swap_reg, tmp_reg, obj_reg, rscratch1, here, &amp;nope);
 594     bind(here);
 595 
 596     // Fall through to the normal CAS-based lock, because no matter what
 597     // the result of the above CAS, some thread must have succeeded in
 598     // removing the bias bit from the object&#39;s header.
 599     if (counters != NULL) {
 600       atomic_incw(Address((address)counters-&gt;revoked_lock_entry_count_addr()), tmp_reg,
 601                   rscratch1, rscratch2);
 602     }
 603     bind(nope);
 604   }
 605 
 606   bind(cas_label);
 607 
 608   return null_check_offset;
 609 }
 610 
 611 void MacroAssembler::biased_locking_exit(Register obj_reg, Register temp_reg, Label&amp; done) {
 612   assert(UseBiasedLocking, &quot;why call this otherwise?&quot;);
 613 
 614   // Check for biased locking unlock case, which is a no-op
 615   // Note: we do not have to check the thread ID for two reasons.
 616   // First, the interpreter checks for IllegalMonitorStateException at
 617   // a higher level. Second, if the bias was revoked while we held the
 618   // lock, the object could not be rebiased toward another thread, so
 619   // the bias bit would be clear.
 620   ldr(temp_reg, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
 621   andr(temp_reg, temp_reg, markWord::biased_lock_mask_in_place);
 622   cmp(temp_reg, (u1)markWord::biased_lock_pattern);
 623   br(Assembler::EQ, done);
 624 }
 625 
 626 static void pass_arg0(MacroAssembler* masm, Register arg) {
 627   if (c_rarg0 != arg ) {
 628     masm-&gt;mov(c_rarg0, arg);
 629   }
 630 }
 631 
 632 static void pass_arg1(MacroAssembler* masm, Register arg) {
 633   if (c_rarg1 != arg ) {
 634     masm-&gt;mov(c_rarg1, arg);
 635   }
 636 }
 637 
 638 static void pass_arg2(MacroAssembler* masm, Register arg) {
 639   if (c_rarg2 != arg ) {
 640     masm-&gt;mov(c_rarg2, arg);
 641   }
 642 }
 643 
 644 static void pass_arg3(MacroAssembler* masm, Register arg) {
 645   if (c_rarg3 != arg ) {
 646     masm-&gt;mov(c_rarg3, arg);
 647   }
 648 }
 649 
 650 void MacroAssembler::call_VM_base(Register oop_result,
 651                                   Register java_thread,
 652                                   Register last_java_sp,
 653                                   address  entry_point,
 654                                   int      number_of_arguments,
 655                                   bool     check_exceptions) {
 656    // determine java_thread register
 657   if (!java_thread-&gt;is_valid()) {
 658     java_thread = rthread;
 659   }
 660 
 661   // determine last_java_sp register
 662   if (!last_java_sp-&gt;is_valid()) {
 663     last_java_sp = esp;
 664   }
 665 
 666   // debugging support
 667   assert(number_of_arguments &gt;= 0   , &quot;cannot have negative number of arguments&quot;);
 668   assert(java_thread == rthread, &quot;unexpected register&quot;);
 669 #ifdef ASSERT
 670   // TraceBytecodes does not use r12 but saves it over the call, so don&#39;t verify
 671   // if ((UseCompressedOops || UseCompressedClassPointers) &amp;&amp; !TraceBytecodes) verify_heapbase(&quot;call_VM_base: heap base corrupted?&quot;);
 672 #endif // ASSERT
 673 
 674   assert(java_thread != oop_result  , &quot;cannot use the same register for java_thread &amp; oop_result&quot;);
 675   assert(java_thread != last_java_sp, &quot;cannot use the same register for java_thread &amp; last_java_sp&quot;);
 676 
 677   // push java thread (becomes first argument of C function)
 678 
 679   mov(c_rarg0, java_thread);
 680 
 681   // set last Java frame before call
 682   assert(last_java_sp != rfp, &quot;can&#39;t use rfp&quot;);
 683 
 684   Label l;
 685   set_last_Java_frame(last_java_sp, rfp, l, rscratch1);
 686 
 687   // do the call, remove parameters
 688   MacroAssembler::call_VM_leaf_base(entry_point, number_of_arguments, &amp;l);
 689 
 690   // reset last Java frame
 691   // Only interpreter should have to clear fp
 692   reset_last_Java_frame(true);
 693 
 694    // C++ interp handles this in the interpreter
 695   check_and_handle_popframe(java_thread);
 696   check_and_handle_earlyret(java_thread);
 697 
 698   if (check_exceptions) {
 699     // check for pending exceptions (java_thread is set upon return)
 700     ldr(rscratch1, Address(java_thread, in_bytes(Thread::pending_exception_offset())));
 701     Label ok;
 702     cbz(rscratch1, ok);
 703     lea(rscratch1, RuntimeAddress(StubRoutines::forward_exception_entry()));
 704     br(rscratch1);
 705     bind(ok);
 706   }
 707 
 708   // get oop result if there is one and reset the value in the thread
 709   if (oop_result-&gt;is_valid()) {
 710     get_vm_result(oop_result, java_thread);
 711   }
 712 }
 713 
 714 void MacroAssembler::call_VM_helper(Register oop_result, address entry_point, int number_of_arguments, bool check_exceptions) {
 715   call_VM_base(oop_result, noreg, noreg, entry_point, number_of_arguments, check_exceptions);
 716 }
 717 
 718 // Maybe emit a call via a trampoline.  If the code cache is small
 719 // trampolines won&#39;t be emitted.
 720 
 721 address MacroAssembler::trampoline_call(Address entry, CodeBuffer *cbuf) {
 722   assert(JavaThread::current()-&gt;is_Compiler_thread(), &quot;just checking&quot;);
 723   assert(entry.rspec().type() == relocInfo::runtime_call_type
 724          || entry.rspec().type() == relocInfo::opt_virtual_call_type
 725          || entry.rspec().type() == relocInfo::static_call_type
 726          || entry.rspec().type() == relocInfo::virtual_call_type, &quot;wrong reloc type&quot;);
 727 
 728   // We need a trampoline if branches are far.
 729   if (far_branches()) {
 730     bool in_scratch_emit_size = false;
 731 #ifdef COMPILER2
 732     // We don&#39;t want to emit a trampoline if C2 is generating dummy
 733     // code during its branch shortening phase.
 734     CompileTask* task = ciEnv::current()-&gt;task();
 735     in_scratch_emit_size =
 736       (task != NULL &amp;&amp; is_c2_compile(task-&gt;comp_level()) &amp;&amp;
 737        Compile::current()-&gt;output()-&gt;in_scratch_emit_size());
 738 #endif
 739     if (!in_scratch_emit_size) {
 740       address stub = emit_trampoline_stub(offset(), entry.target());
 741       if (stub == NULL) {
 742         return NULL; // CodeCache is full
 743       }
 744     }
 745   }
 746 
 747   if (cbuf) cbuf-&gt;set_insts_mark();
 748   relocate(entry.rspec());
 749   if (!far_branches()) {
 750     bl(entry.target());
 751   } else {
 752     bl(pc());
 753   }
 754   // just need to return a non-null address
 755   return pc();
 756 }
 757 
 758 
 759 // Emit a trampoline stub for a call to a target which is too far away.
 760 //
 761 // code sequences:
 762 //
 763 // call-site:
 764 //   branch-and-link to &lt;destination&gt; or &lt;trampoline stub&gt;
 765 //
 766 // Related trampoline stub for this call site in the stub section:
 767 //   load the call target from the constant pool
 768 //   branch (LR still points to the call site above)
 769 
 770 address MacroAssembler::emit_trampoline_stub(int insts_call_instruction_offset,
 771                                              address dest) {
 772   // Max stub size: alignment nop, TrampolineStub.
 773   address stub = start_a_stub(NativeInstruction::instruction_size
 774                    + NativeCallTrampolineStub::instruction_size);
 775   if (stub == NULL) {
 776     return NULL;  // CodeBuffer::expand failed
 777   }
 778 
 779   // Create a trampoline stub relocation which relates this trampoline stub
 780   // with the call instruction at insts_call_instruction_offset in the
 781   // instructions code-section.
 782   align(wordSize);
 783   relocate(trampoline_stub_Relocation::spec(code()-&gt;insts()-&gt;start()
 784                                             + insts_call_instruction_offset));
 785   const int stub_start_offset = offset();
 786 
 787   // Now, create the trampoline stub&#39;s code:
 788   // - load the call
 789   // - call
 790   Label target;
 791   ldr(rscratch1, target);
 792   br(rscratch1);
 793   bind(target);
 794   assert(offset() - stub_start_offset == NativeCallTrampolineStub::data_offset,
 795          &quot;should be&quot;);
 796   emit_int64((int64_t)dest);
 797 
 798   const address stub_start_addr = addr_at(stub_start_offset);
 799 
 800   assert(is_NativeCallTrampolineStub_at(stub_start_addr), &quot;doesn&#39;t look like a trampoline&quot;);
 801 
 802   end_a_stub();
 803   return stub_start_addr;
 804 }
 805 
 806 void MacroAssembler::emit_static_call_stub() {
 807   // CompiledDirectStaticCall::set_to_interpreted knows the
 808   // exact layout of this stub.
 809 
 810   isb();
 811   mov_metadata(rmethod, (Metadata*)NULL);
 812 
 813   // Jump to the entry point of the i2c stub.
 814   movptr(rscratch1, 0);
 815   br(rscratch1);
 816 }
 817 
 818 void MacroAssembler::c2bool(Register x) {
 819   // implements x == 0 ? 0 : 1
 820   // note: must only look at least-significant byte of x
 821   //       since C-style booleans are stored in one byte
 822   //       only! (was bug)
 823   tst(x, 0xff);
 824   cset(x, Assembler::NE);
 825 }
 826 
 827 address MacroAssembler::ic_call(address entry, jint method_index) {
 828   RelocationHolder rh = virtual_call_Relocation::spec(pc(), method_index);
 829   // address const_ptr = long_constant((jlong)Universe::non_oop_word());
 830   // unsigned long offset;
 831   // ldr_constant(rscratch2, const_ptr);
 832   movptr(rscratch2, (uintptr_t)Universe::non_oop_word());
 833   return trampoline_call(Address(entry, rh));
 834 }
 835 
 836 // Implementation of call_VM versions
 837 
 838 void MacroAssembler::call_VM(Register oop_result,
 839                              address entry_point,
 840                              bool check_exceptions) {
 841   call_VM_helper(oop_result, entry_point, 0, check_exceptions);
 842 }
 843 
 844 void MacroAssembler::call_VM(Register oop_result,
 845                              address entry_point,
 846                              Register arg_1,
 847                              bool check_exceptions) {
 848   pass_arg1(this, arg_1);
 849   call_VM_helper(oop_result, entry_point, 1, check_exceptions);
 850 }
 851 
 852 void MacroAssembler::call_VM(Register oop_result,
 853                              address entry_point,
 854                              Register arg_1,
 855                              Register arg_2,
 856                              bool check_exceptions) {
 857   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 858   pass_arg2(this, arg_2);
 859   pass_arg1(this, arg_1);
 860   call_VM_helper(oop_result, entry_point, 2, check_exceptions);
 861 }
 862 
 863 void MacroAssembler::call_VM(Register oop_result,
 864                              address entry_point,
 865                              Register arg_1,
 866                              Register arg_2,
 867                              Register arg_3,
 868                              bool check_exceptions) {
 869   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
 870   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
 871   pass_arg3(this, arg_3);
 872 
 873   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 874   pass_arg2(this, arg_2);
 875 
 876   pass_arg1(this, arg_1);
 877   call_VM_helper(oop_result, entry_point, 3, check_exceptions);
 878 }
 879 
 880 void MacroAssembler::call_VM(Register oop_result,
 881                              Register last_java_sp,
 882                              address entry_point,
 883                              int number_of_arguments,
 884                              bool check_exceptions) {
 885   call_VM_base(oop_result, rthread, last_java_sp, entry_point, number_of_arguments, check_exceptions);
 886 }
 887 
 888 void MacroAssembler::call_VM(Register oop_result,
 889                              Register last_java_sp,
 890                              address entry_point,
 891                              Register arg_1,
 892                              bool check_exceptions) {
 893   pass_arg1(this, arg_1);
 894   call_VM(oop_result, last_java_sp, entry_point, 1, check_exceptions);
 895 }
 896 
 897 void MacroAssembler::call_VM(Register oop_result,
 898                              Register last_java_sp,
 899                              address entry_point,
 900                              Register arg_1,
 901                              Register arg_2,
 902                              bool check_exceptions) {
 903 
 904   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 905   pass_arg2(this, arg_2);
 906   pass_arg1(this, arg_1);
 907   call_VM(oop_result, last_java_sp, entry_point, 2, check_exceptions);
 908 }
 909 
 910 void MacroAssembler::call_VM(Register oop_result,
 911                              Register last_java_sp,
 912                              address entry_point,
 913                              Register arg_1,
 914                              Register arg_2,
 915                              Register arg_3,
 916                              bool check_exceptions) {
 917   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
 918   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
 919   pass_arg3(this, arg_3);
 920   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
 921   pass_arg2(this, arg_2);
 922   pass_arg1(this, arg_1);
 923   call_VM(oop_result, last_java_sp, entry_point, 3, check_exceptions);
 924 }
 925 
 926 
 927 void MacroAssembler::get_vm_result(Register oop_result, Register java_thread) {
 928   ldr(oop_result, Address(java_thread, JavaThread::vm_result_offset()));
 929   str(zr, Address(java_thread, JavaThread::vm_result_offset()));
 930   verify_oop(oop_result, &quot;broken oop in call_VM_base&quot;);
 931 }
 932 
 933 void MacroAssembler::get_vm_result_2(Register metadata_result, Register java_thread) {
 934   ldr(metadata_result, Address(java_thread, JavaThread::vm_result_2_offset()));
 935   str(zr, Address(java_thread, JavaThread::vm_result_2_offset()));
 936 }
 937 
 938 void MacroAssembler::align(int modulus) {
 939   while (offset() % modulus != 0) nop();
 940 }
 941 
 942 // these are no-ops overridden by InterpreterMacroAssembler
 943 
 944 void MacroAssembler::check_and_handle_earlyret(Register java_thread) { }
 945 
 946 void MacroAssembler::check_and_handle_popframe(Register java_thread) { }
 947 
 948 
 949 RegisterOrConstant MacroAssembler::delayed_value_impl(intptr_t* delayed_value_addr,
 950                                                       Register tmp,
 951                                                       int offset) {
 952   intptr_t value = *delayed_value_addr;
 953   if (value != 0)
 954     return RegisterOrConstant(value + offset);
 955 
 956   // load indirectly to solve generation ordering problem
 957   ldr(tmp, ExternalAddress((address) delayed_value_addr));
 958 
 959   if (offset != 0)
 960     add(tmp, tmp, offset);
 961 
 962   return RegisterOrConstant(tmp);
 963 }
 964 
 965 // Look up the method for a megamorphic invokeinterface call.
 966 // The target method is determined by &lt;intf_klass, itable_index&gt;.
 967 // The receiver klass is in recv_klass.
 968 // On success, the result will be in method_result, and execution falls through.
 969 // On failure, execution transfers to the given label.
 970 void MacroAssembler::lookup_interface_method(Register recv_klass,
 971                                              Register intf_klass,
 972                                              RegisterOrConstant itable_index,
 973                                              Register method_result,
 974                                              Register scan_temp,
 975                                              Label&amp; L_no_such_interface,
 976                          bool return_method) {
 977   assert_different_registers(recv_klass, intf_klass, scan_temp);
 978   assert_different_registers(method_result, intf_klass, scan_temp);
 979   assert(recv_klass != method_result || !return_method,
 980      &quot;recv_klass can be destroyed when method isn&#39;t needed&quot;);
 981   assert(itable_index.is_constant() || itable_index.as_register() == method_result,
 982          &quot;caller must use same register for non-constant itable index as for method&quot;);
 983 
 984   // Compute start of first itableOffsetEntry (which is at the end of the vtable)
 985   int vtable_base = in_bytes(Klass::vtable_start_offset());
 986   int itentry_off = itableMethodEntry::method_offset_in_bytes();
 987   int scan_step   = itableOffsetEntry::size() * wordSize;
 988   int vte_size    = vtableEntry::size_in_bytes();
 989   assert(vte_size == wordSize, &quot;else adjust times_vte_scale&quot;);
 990 
 991   ldrw(scan_temp, Address(recv_klass, Klass::vtable_length_offset()));
 992 
 993   // %%% Could store the aligned, prescaled offset in the klassoop.
 994   // lea(scan_temp, Address(recv_klass, scan_temp, times_vte_scale, vtable_base));
 995   lea(scan_temp, Address(recv_klass, scan_temp, Address::lsl(3)));
 996   add(scan_temp, scan_temp, vtable_base);
 997 
 998   if (return_method) {
 999     // Adjust recv_klass by scaled itable_index, so we can free itable_index.
1000     assert(itableMethodEntry::size() * wordSize == wordSize, &quot;adjust the scaling in the code below&quot;);
1001     // lea(recv_klass, Address(recv_klass, itable_index, Address::times_ptr, itentry_off));
1002     lea(recv_klass, Address(recv_klass, itable_index, Address::lsl(3)));
1003     if (itentry_off)
1004       add(recv_klass, recv_klass, itentry_off);
1005   }
1006 
1007   // for (scan = klass-&gt;itable(); scan-&gt;interface() != NULL; scan += scan_step) {
1008   //   if (scan-&gt;interface() == intf) {
1009   //     result = (klass + scan-&gt;offset() + itable_index);
1010   //   }
1011   // }
1012   Label search, found_method;
1013 
1014   for (int peel = 1; peel &gt;= 0; peel--) {
1015     ldr(method_result, Address(scan_temp, itableOffsetEntry::interface_offset_in_bytes()));
1016     cmp(intf_klass, method_result);
1017 
1018     if (peel) {
1019       br(Assembler::EQ, found_method);
1020     } else {
1021       br(Assembler::NE, search);
1022       // (invert the test to fall through to found_method...)
1023     }
1024 
1025     if (!peel)  break;
1026 
1027     bind(search);
1028 
1029     // Check that the previous entry is non-null.  A null entry means that
1030     // the receiver class doesn&#39;t implement the interface, and wasn&#39;t the
1031     // same as when the caller was compiled.
1032     cbz(method_result, L_no_such_interface);
1033     add(scan_temp, scan_temp, scan_step);
1034   }
1035 
1036   bind(found_method);
1037 
1038   // Got a hit.
1039   if (return_method) {
1040     ldrw(scan_temp, Address(scan_temp, itableOffsetEntry::offset_offset_in_bytes()));
1041     ldr(method_result, Address(recv_klass, scan_temp, Address::uxtw(0)));
1042   }
1043 }
1044 
1045 // virtual method calling
1046 void MacroAssembler::lookup_virtual_method(Register recv_klass,
1047                                            RegisterOrConstant vtable_index,
1048                                            Register method_result) {
1049   const int base = in_bytes(Klass::vtable_start_offset());
1050   assert(vtableEntry::size() * wordSize == 8,
1051          &quot;adjust the scaling in the code below&quot;);
1052   int vtable_offset_in_bytes = base + vtableEntry::method_offset_in_bytes();
1053 
1054   if (vtable_index.is_register()) {
1055     lea(method_result, Address(recv_klass,
1056                                vtable_index.as_register(),
1057                                Address::lsl(LogBytesPerWord)));
1058     ldr(method_result, Address(method_result, vtable_offset_in_bytes));
1059   } else {
1060     vtable_offset_in_bytes += vtable_index.as_constant() * wordSize;
1061     ldr(method_result,
1062         form_address(rscratch1, recv_klass, vtable_offset_in_bytes, 0));
1063   }
1064 }
1065 
1066 void MacroAssembler::check_klass_subtype(Register sub_klass,
1067                            Register super_klass,
1068                            Register temp_reg,
1069                            Label&amp; L_success) {
1070   Label L_failure;
1071   check_klass_subtype_fast_path(sub_klass, super_klass, temp_reg,        &amp;L_success, &amp;L_failure, NULL);
1072   check_klass_subtype_slow_path(sub_klass, super_klass, temp_reg, noreg, &amp;L_success, NULL);
1073   bind(L_failure);
1074 }
1075 
1076 
1077 void MacroAssembler::check_klass_subtype_fast_path(Register sub_klass,
1078                                                    Register super_klass,
1079                                                    Register temp_reg,
1080                                                    Label* L_success,
1081                                                    Label* L_failure,
1082                                                    Label* L_slow_path,
1083                                         RegisterOrConstant super_check_offset) {
1084   assert_different_registers(sub_klass, super_klass, temp_reg);
1085   bool must_load_sco = (super_check_offset.constant_or_zero() == -1);
1086   if (super_check_offset.is_register()) {
1087     assert_different_registers(sub_klass, super_klass,
1088                                super_check_offset.as_register());
1089   } else if (must_load_sco) {
1090     assert(temp_reg != noreg, &quot;supply either a temp or a register offset&quot;);
1091   }
1092 
1093   Label L_fallthrough;
1094   int label_nulls = 0;
1095   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
1096   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
1097   if (L_slow_path == NULL) { L_slow_path = &amp;L_fallthrough; label_nulls++; }
1098   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
1099 
1100   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
1101   int sco_offset = in_bytes(Klass::super_check_offset_offset());
1102   Address super_check_offset_addr(super_klass, sco_offset);
1103 
1104   // Hacked jmp, which may only be used just before L_fallthrough.
1105 #define final_jmp(label)                                                \
1106   if (&amp;(label) == &amp;L_fallthrough) { /*do nothing*/ }                    \
1107   else                            b(label)                /*omit semi*/
1108 
1109   // If the pointers are equal, we are done (e.g., String[] elements).
1110   // This self-check enables sharing of secondary supertype arrays among
1111   // non-primary types such as array-of-interface.  Otherwise, each such
1112   // type would need its own customized SSA.
1113   // We move this check to the front of the fast path because many
1114   // type checks are in fact trivially successful in this manner,
1115   // so we get a nicely predicted branch right at the start of the check.
1116   cmp(sub_klass, super_klass);
1117   br(Assembler::EQ, *L_success);
1118 
1119   // Check the supertype display:
1120   if (must_load_sco) {
1121     ldrw(temp_reg, super_check_offset_addr);
1122     super_check_offset = RegisterOrConstant(temp_reg);
1123   }
1124   Address super_check_addr(sub_klass, super_check_offset);
1125   ldr(rscratch1, super_check_addr);
1126   cmp(super_klass, rscratch1); // load displayed supertype
1127 
1128   // This check has worked decisively for primary supers.
1129   // Secondary supers are sought in the super_cache (&#39;super_cache_addr&#39;).
1130   // (Secondary supers are interfaces and very deeply nested subtypes.)
1131   // This works in the same check above because of a tricky aliasing
1132   // between the super_cache and the primary super display elements.
1133   // (The &#39;super_check_addr&#39; can address either, as the case requires.)
1134   // Note that the cache is updated below if it does not help us find
1135   // what we need immediately.
1136   // So if it was a primary super, we can just fail immediately.
1137   // Otherwise, it&#39;s the slow path for us (no success at this point).
1138 
1139   if (super_check_offset.is_register()) {
1140     br(Assembler::EQ, *L_success);
1141     subs(zr, super_check_offset.as_register(), sc_offset);
1142     if (L_failure == &amp;L_fallthrough) {
1143       br(Assembler::EQ, *L_slow_path);
1144     } else {
1145       br(Assembler::NE, *L_failure);
1146       final_jmp(*L_slow_path);
1147     }
1148   } else if (super_check_offset.as_constant() == sc_offset) {
1149     // Need a slow path; fast failure is impossible.
1150     if (L_slow_path == &amp;L_fallthrough) {
1151       br(Assembler::EQ, *L_success);
1152     } else {
1153       br(Assembler::NE, *L_slow_path);
1154       final_jmp(*L_success);
1155     }
1156   } else {
1157     // No slow path; it&#39;s a fast decision.
1158     if (L_failure == &amp;L_fallthrough) {
1159       br(Assembler::EQ, *L_success);
1160     } else {
1161       br(Assembler::NE, *L_failure);
1162       final_jmp(*L_success);
1163     }
1164   }
1165 
1166   bind(L_fallthrough);
1167 
1168 #undef final_jmp
1169 }
1170 
1171 // These two are taken from x86, but they look generally useful
1172 
1173 // scans count pointer sized words at [addr] for occurence of value,
1174 // generic
1175 void MacroAssembler::repne_scan(Register addr, Register value, Register count,
1176                                 Register scratch) {
1177   Label Lloop, Lexit;
1178   cbz(count, Lexit);
1179   bind(Lloop);
1180   ldr(scratch, post(addr, wordSize));
1181   cmp(value, scratch);
1182   br(EQ, Lexit);
1183   sub(count, count, 1);
1184   cbnz(count, Lloop);
1185   bind(Lexit);
1186 }
1187 
1188 // scans count 4 byte words at [addr] for occurence of value,
1189 // generic
1190 void MacroAssembler::repne_scanw(Register addr, Register value, Register count,
1191                                 Register scratch) {
1192   Label Lloop, Lexit;
1193   cbz(count, Lexit);
1194   bind(Lloop);
1195   ldrw(scratch, post(addr, wordSize));
1196   cmpw(value, scratch);
1197   br(EQ, Lexit);
1198   sub(count, count, 1);
1199   cbnz(count, Lloop);
1200   bind(Lexit);
1201 }
1202 
1203 void MacroAssembler::check_klass_subtype_slow_path(Register sub_klass,
1204                                                    Register super_klass,
1205                                                    Register temp_reg,
1206                                                    Register temp2_reg,
1207                                                    Label* L_success,
1208                                                    Label* L_failure,
1209                                                    bool set_cond_codes) {
1210   assert_different_registers(sub_klass, super_klass, temp_reg);
1211   if (temp2_reg != noreg)
1212     assert_different_registers(sub_klass, super_klass, temp_reg, temp2_reg, rscratch1);
1213 #define IS_A_TEMP(reg) ((reg) == temp_reg || (reg) == temp2_reg)
1214 
1215   Label L_fallthrough;
1216   int label_nulls = 0;
1217   if (L_success == NULL)   { L_success   = &amp;L_fallthrough; label_nulls++; }
1218   if (L_failure == NULL)   { L_failure   = &amp;L_fallthrough; label_nulls++; }
1219   assert(label_nulls &lt;= 1, &quot;at most one NULL in the batch&quot;);
1220 
1221   // a couple of useful fields in sub_klass:
1222   int ss_offset = in_bytes(Klass::secondary_supers_offset());
1223   int sc_offset = in_bytes(Klass::secondary_super_cache_offset());
1224   Address secondary_supers_addr(sub_klass, ss_offset);
1225   Address super_cache_addr(     sub_klass, sc_offset);
1226 
1227   BLOCK_COMMENT(&quot;check_klass_subtype_slow_path&quot;);
1228 
1229   // Do a linear scan of the secondary super-klass chain.
1230   // This code is rarely used, so simplicity is a virtue here.
1231   // The repne_scan instruction uses fixed registers, which we must spill.
1232   // Don&#39;t worry too much about pre-existing connections with the input regs.
1233 
1234   assert(sub_klass != r0, &quot;killed reg&quot;); // killed by mov(r0, super)
1235   assert(sub_klass != r2, &quot;killed reg&quot;); // killed by lea(r2, &amp;pst_counter)
1236 
1237   RegSet pushed_registers;
1238   if (!IS_A_TEMP(r2))    pushed_registers += r2;
1239   if (!IS_A_TEMP(r5))    pushed_registers += r5;
1240 
1241   if (super_klass != r0 || UseCompressedOops) {
1242     if (!IS_A_TEMP(r0))   pushed_registers += r0;
1243   }
1244 
1245   push(pushed_registers, sp);
1246 
1247   // Get super_klass value into r0 (even if it was in r5 or r2).
1248   if (super_klass != r0) {
1249     mov(r0, super_klass);
1250   }
1251 
1252 #ifndef PRODUCT
1253   mov(rscratch2, (address)&amp;SharedRuntime::_partial_subtype_ctr);
1254   Address pst_counter_addr(rscratch2);
1255   ldr(rscratch1, pst_counter_addr);
1256   add(rscratch1, rscratch1, 1);
1257   str(rscratch1, pst_counter_addr);
1258 #endif //PRODUCT
1259 
1260   // We will consult the secondary-super array.
1261   ldr(r5, secondary_supers_addr);
1262   // Load the array length.
1263   ldrw(r2, Address(r5, Array&lt;Klass*&gt;::length_offset_in_bytes()));
1264   // Skip to start of data.
1265   add(r5, r5, Array&lt;Klass*&gt;::base_offset_in_bytes());
1266 
1267   cmp(sp, zr); // Clear Z flag; SP is never zero
1268   // Scan R2 words at [R5] for an occurrence of R0.
1269   // Set NZ/Z based on last compare.
1270   repne_scan(r5, r0, r2, rscratch1);
1271 
1272   // Unspill the temp. registers:
1273   pop(pushed_registers, sp);
1274 
1275   br(Assembler::NE, *L_failure);
1276 
1277   // Success.  Cache the super we found and proceed in triumph.
1278   str(super_klass, super_cache_addr);
1279 
1280   if (L_success != &amp;L_fallthrough) {
1281     b(*L_success);
1282   }
1283 
1284 #undef IS_A_TEMP
1285 
1286   bind(L_fallthrough);
1287 }
1288 
1289 void MacroAssembler::clinit_barrier(Register klass, Register scratch, Label* L_fast_path, Label* L_slow_path) {
1290   assert(L_fast_path != NULL || L_slow_path != NULL, &quot;at least one is required&quot;);
1291   assert_different_registers(klass, rthread, scratch);
1292 
1293   Label L_fallthrough, L_tmp;
1294   if (L_fast_path == NULL) {
1295     L_fast_path = &amp;L_fallthrough;
1296   } else if (L_slow_path == NULL) {
1297     L_slow_path = &amp;L_fallthrough;
1298   }
1299   // Fast path check: class is fully initialized
1300   ldrb(scratch, Address(klass, InstanceKlass::init_state_offset()));
1301   subs(zr, scratch, InstanceKlass::fully_initialized);
1302   br(Assembler::EQ, *L_fast_path);
1303 
1304   // Fast path check: current thread is initializer thread
1305   ldr(scratch, Address(klass, InstanceKlass::init_thread_offset()));
1306   cmp(rthread, scratch);
1307 
1308   if (L_slow_path == &amp;L_fallthrough) {
1309     br(Assembler::EQ, *L_fast_path);
1310     bind(*L_slow_path);
1311   } else if (L_fast_path == &amp;L_fallthrough) {
1312     br(Assembler::NE, *L_slow_path);
1313     bind(*L_fast_path);
1314   } else {
1315     Unimplemented();
1316   }
1317 }
1318 
1319 void MacroAssembler::verify_oop(Register reg, const char* s) {
1320   if (!VerifyOops || VerifyAdapterSharing) {
1321     // Below address of the code string confuses VerifyAdapterSharing
1322     // because it may differ between otherwise equivalent adapters.
1323     return;
1324   }
1325 
1326   // Pass register number to verify_oop_subroutine
1327   const char* b = NULL;
1328   {
1329     ResourceMark rm;
1330     stringStream ss;
1331     ss.print(&quot;verify_oop: %s: %s&quot;, reg-&gt;name(), s);
1332     b = code_string(ss.as_string());
1333   }
1334   BLOCK_COMMENT(&quot;verify_oop {&quot;);
1335 
1336   stp(r0, rscratch1, Address(pre(sp, -2 * wordSize)));
1337   stp(rscratch2, lr, Address(pre(sp, -2 * wordSize)));
1338 
1339   mov(r0, reg);
1340   mov(rscratch1, (address)b);
1341 
1342   // call indirectly to solve generation ordering problem
1343   lea(rscratch2, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
1344   ldr(rscratch2, Address(rscratch2));
1345   blr(rscratch2);
1346 
1347   ldp(rscratch2, lr, Address(post(sp, 2 * wordSize)));
1348   ldp(r0, rscratch1, Address(post(sp, 2 * wordSize)));
1349 
1350   BLOCK_COMMENT(&quot;} verify_oop&quot;);
1351 }
1352 
1353 void MacroAssembler::verify_oop_addr(Address addr, const char* s) {
1354   if (!VerifyOops || VerifyAdapterSharing) {
1355     // Below address of the code string confuses VerifyAdapterSharing
1356     // because it may differ between otherwise equivalent adapters.
1357     return;
1358   }
1359 
1360   const char* b = NULL;
1361   {
1362     ResourceMark rm;
1363     stringStream ss;
1364     ss.print(&quot;verify_oop_addr: %s&quot;, s);
1365     b = code_string(ss.as_string());
1366   }
1367   BLOCK_COMMENT(&quot;verify_oop_addr {&quot;);
1368 
1369   stp(r0, rscratch1, Address(pre(sp, -2 * wordSize)));
1370   stp(rscratch2, lr, Address(pre(sp, -2 * wordSize)));
1371 
1372   // addr may contain sp so we will have to adjust it based on the
1373   // pushes that we just did.
1374   if (addr.uses(sp)) {
1375     lea(r0, addr);
1376     ldr(r0, Address(r0, 4 * wordSize));
1377   } else {
1378     ldr(r0, addr);
1379   }
1380   mov(rscratch1, (address)b);
1381 
1382   // call indirectly to solve generation ordering problem
1383   lea(rscratch2, ExternalAddress(StubRoutines::verify_oop_subroutine_entry_address()));
1384   ldr(rscratch2, Address(rscratch2));
1385   blr(rscratch2);
1386 
1387   ldp(rscratch2, lr, Address(post(sp, 2 * wordSize)));
1388   ldp(r0, rscratch1, Address(post(sp, 2 * wordSize)));
1389 
1390   BLOCK_COMMENT(&quot;} verify_oop_addr&quot;);
1391 }
1392 
1393 Address MacroAssembler::argument_address(RegisterOrConstant arg_slot,
1394                                          int extra_slot_offset) {
1395   // cf. TemplateTable::prepare_invoke(), if (load_receiver).
1396   int stackElementSize = Interpreter::stackElementSize;
1397   int offset = Interpreter::expr_offset_in_bytes(extra_slot_offset+0);
1398 #ifdef ASSERT
1399   int offset1 = Interpreter::expr_offset_in_bytes(extra_slot_offset+1);
1400   assert(offset1 - offset == stackElementSize, &quot;correct arithmetic&quot;);
1401 #endif
1402   if (arg_slot.is_constant()) {
1403     return Address(esp, arg_slot.as_constant() * stackElementSize
1404                    + offset);
1405   } else {
1406     add(rscratch1, esp, arg_slot.as_register(),
1407         ext::uxtx, exact_log2(stackElementSize));
1408     return Address(rscratch1, offset);
1409   }
1410 }
1411 
1412 void MacroAssembler::call_VM_leaf_base(address entry_point,
1413                                        int number_of_arguments,
1414                                        Label *retaddr) {
1415   Label E, L;
1416 
1417   stp(rscratch1, rmethod, Address(pre(sp, -2 * wordSize)));
1418 
1419   mov(rscratch1, entry_point);
1420   blr(rscratch1);
1421   if (retaddr)
1422     bind(*retaddr);
1423 
1424   ldp(rscratch1, rmethod, Address(post(sp, 2 * wordSize)));
1425   maybe_isb();
1426 }
1427 
1428 void MacroAssembler::call_VM_leaf(address entry_point, int number_of_arguments) {
1429   call_VM_leaf_base(entry_point, number_of_arguments);
1430 }
1431 
1432 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0) {
1433   pass_arg0(this, arg_0);
1434   call_VM_leaf_base(entry_point, 1);
1435 }
1436 
1437 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1438   pass_arg0(this, arg_0);
1439   pass_arg1(this, arg_1);
1440   call_VM_leaf_base(entry_point, 2);
1441 }
1442 
1443 void MacroAssembler::call_VM_leaf(address entry_point, Register arg_0,
1444                                   Register arg_1, Register arg_2) {
1445   pass_arg0(this, arg_0);
1446   pass_arg1(this, arg_1);
1447   pass_arg2(this, arg_2);
1448   call_VM_leaf_base(entry_point, 3);
1449 }
1450 
1451 void MacroAssembler::super_call_VM_leaf(address entry_point) {
1452   MacroAssembler::call_VM_leaf_base(entry_point, 1);
1453 }
1454 
1455 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0) {
1456   pass_arg0(this, arg_0);
1457   MacroAssembler::call_VM_leaf_base(entry_point, 1);
1458 }
1459 
1460 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1) {
1461 
1462   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1463   pass_arg1(this, arg_1);
1464   pass_arg0(this, arg_0);
1465   MacroAssembler::call_VM_leaf_base(entry_point, 2);
1466 }
1467 
1468 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2) {
1469   assert(arg_0 != c_rarg2, &quot;smashed arg&quot;);
1470   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
1471   pass_arg2(this, arg_2);
1472   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1473   pass_arg1(this, arg_1);
1474   pass_arg0(this, arg_0);
1475   MacroAssembler::call_VM_leaf_base(entry_point, 3);
1476 }
1477 
1478 void MacroAssembler::super_call_VM_leaf(address entry_point, Register arg_0, Register arg_1, Register arg_2, Register arg_3) {
1479   assert(arg_0 != c_rarg3, &quot;smashed arg&quot;);
1480   assert(arg_1 != c_rarg3, &quot;smashed arg&quot;);
1481   assert(arg_2 != c_rarg3, &quot;smashed arg&quot;);
1482   pass_arg3(this, arg_3);
1483   assert(arg_0 != c_rarg2, &quot;smashed arg&quot;);
1484   assert(arg_1 != c_rarg2, &quot;smashed arg&quot;);
1485   pass_arg2(this, arg_2);
1486   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1487   pass_arg1(this, arg_1);
1488   pass_arg0(this, arg_0);
1489   MacroAssembler::call_VM_leaf_base(entry_point, 4);
1490 }
1491 
1492 void MacroAssembler::null_check(Register reg, int offset) {
1493   if (needs_explicit_null_check(offset)) {
1494     // provoke OS NULL exception if reg = NULL by
1495     // accessing M[reg] w/o changing any registers
1496     // NOTE: this is plenty to provoke a segv
1497     ldr(zr, Address(reg));
1498   } else {
1499     // nothing to do, (later) access of M[reg + offset]
1500     // will provoke OS NULL exception if reg = NULL
1501   }
1502 }
1503 
1504 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1505   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
1506   andr(temp_reg, temp_reg, JVM_ACC_VALUE);
1507   cbnz(temp_reg, is_value);
1508 }
1509 
1510 void MacroAssembler::test_field_is_flattenable(Register flags, Register temp_reg, Label&amp; is_flattenable) {
1511   (void) temp_reg; // keep signature uniform with x86
1512   tbnz(flags, ConstantPoolCacheEntry::is_flattenable_field_shift, is_flattenable);
1513 }
1514 
1515 void MacroAssembler::test_field_is_not_flattenable(Register flags, Register temp_reg, Label&amp; not_flattenable) {
1516   (void) temp_reg; // keep signature uniform with x86
1517   tbz(flags, ConstantPoolCacheEntry::is_flattenable_field_shift, not_flattenable);
1518 }
1519 
1520 void MacroAssembler::test_field_is_flattened(Register flags, Register temp_reg, Label&amp; is_flattened) {
1521   (void) temp_reg; // keep signature uniform with x86
1522   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1523 }
1524 
1525 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1526   load_storage_props(temp_reg, oop);
1527   andr(temp_reg, temp_reg, ArrayStorageProperties::flattened_value);
1528   cbnz(temp_reg, is_flattened_array);
1529 }
1530 
1531 void MacroAssembler::test_null_free_array_oop(Register oop, Register temp_reg, Label&amp; is_null_free_array) {
1532   load_storage_props(temp_reg, oop);
1533   andr(temp_reg, temp_reg, ArrayStorageProperties::null_free_value);
1534   cbnz(temp_reg, is_null_free_array);
1535 }
1536 
1537 // MacroAssembler protected routines needed to implement
1538 // public methods
1539 
1540 void MacroAssembler::mov(Register r, Address dest) {
1541   code_section()-&gt;relocate(pc(), dest.rspec());
1542   u_int64_t imm64 = (u_int64_t)dest.target();
1543   movptr(r, imm64);
1544 }
1545 
1546 // Move a constant pointer into r.  In AArch64 mode the virtual
1547 // address space is 48 bits in size, so we only need three
1548 // instructions to create a patchable instruction sequence that can
1549 // reach anywhere.
1550 void MacroAssembler::movptr(Register r, uintptr_t imm64) {
1551 #ifndef PRODUCT
1552   {
1553     char buffer[64];
1554     snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX64, imm64);
1555     block_comment(buffer);
1556   }
1557 #endif
1558   assert(imm64 &lt; (1ul &lt;&lt; 48), &quot;48-bit overflow in address constant&quot;);
1559   movz(r, imm64 &amp; 0xffff);
1560   imm64 &gt;&gt;= 16;
1561   movk(r, imm64 &amp; 0xffff, 16);
1562   imm64 &gt;&gt;= 16;
1563   movk(r, imm64 &amp; 0xffff, 32);
1564 }
1565 
1566 // Macro to mov replicated immediate to vector register.
1567 //  Vd will get the following values for different arrangements in T
1568 //   imm32 == hex 000000gh  T8B:  Vd = ghghghghghghghgh
1569 //   imm32 == hex 000000gh  T16B: Vd = ghghghghghghghghghghghghghghghgh
1570 //   imm32 == hex 0000efgh  T4H:  Vd = efghefghefghefgh
1571 //   imm32 == hex 0000efgh  T8H:  Vd = efghefghefghefghefghefghefghefgh
1572 //   imm32 == hex abcdefgh  T2S:  Vd = abcdefghabcdefgh
1573 //   imm32 == hex abcdefgh  T4S:  Vd = abcdefghabcdefghabcdefghabcdefgh
1574 //   T1D/T2D: invalid
1575 void MacroAssembler::mov(FloatRegister Vd, SIMD_Arrangement T, u_int32_t imm32) {
1576   assert(T != T1D &amp;&amp; T != T2D, &quot;invalid arrangement&quot;);
1577   if (T == T8B || T == T16B) {
1578     assert((imm32 &amp; ~0xff) == 0, &quot;extraneous bits in unsigned imm32 (T8B/T16B)&quot;);
1579     movi(Vd, T, imm32 &amp; 0xff, 0);
1580     return;
1581   }
1582   u_int32_t nimm32 = ~imm32;
1583   if (T == T4H || T == T8H) {
1584     assert((imm32  &amp; ~0xffff) == 0, &quot;extraneous bits in unsigned imm32 (T4H/T8H)&quot;);
1585     imm32 &amp;= 0xffff;
1586     nimm32 &amp;= 0xffff;
1587   }
1588   u_int32_t x = imm32;
1589   int movi_cnt = 0;
1590   int movn_cnt = 0;
1591   while (x) { if (x &amp; 0xff) movi_cnt++; x &gt;&gt;= 8; }
1592   x = nimm32;
1593   while (x) { if (x &amp; 0xff) movn_cnt++; x &gt;&gt;= 8; }
1594   if (movn_cnt &lt; movi_cnt) imm32 = nimm32;
1595   unsigned lsl = 0;
1596   while (imm32 &amp;&amp; (imm32 &amp; 0xff) == 0) { lsl += 8; imm32 &gt;&gt;= 8; }
1597   if (movn_cnt &lt; movi_cnt)
1598     mvni(Vd, T, imm32 &amp; 0xff, lsl);
1599   else
1600     movi(Vd, T, imm32 &amp; 0xff, lsl);
1601   imm32 &gt;&gt;= 8; lsl += 8;
1602   while (imm32) {
1603     while ((imm32 &amp; 0xff) == 0) { lsl += 8; imm32 &gt;&gt;= 8; }
1604     if (movn_cnt &lt; movi_cnt)
1605       bici(Vd, T, imm32 &amp; 0xff, lsl);
1606     else
1607       orri(Vd, T, imm32 &amp; 0xff, lsl);
1608     lsl += 8; imm32 &gt;&gt;= 8;
1609   }
1610 }
1611 
1612 void MacroAssembler::mov_immediate64(Register dst, u_int64_t imm64)
1613 {
1614 #ifndef PRODUCT
1615   {
1616     char buffer[64];
1617     snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX64, imm64);
1618     block_comment(buffer);
1619   }
1620 #endif
1621   if (operand_valid_for_logical_immediate(false, imm64)) {
1622     orr(dst, zr, imm64);
1623   } else {
1624     // we can use a combination of MOVZ or MOVN with
1625     // MOVK to build up the constant
1626     u_int64_t imm_h[4];
1627     int zero_count = 0;
1628     int neg_count = 0;
1629     int i;
1630     for (i = 0; i &lt; 4; i++) {
1631       imm_h[i] = ((imm64 &gt;&gt; (i * 16)) &amp; 0xffffL);
1632       if (imm_h[i] == 0) {
1633         zero_count++;
1634       } else if (imm_h[i] == 0xffffL) {
1635         neg_count++;
1636       }
1637     }
1638     if (zero_count == 4) {
1639       // one MOVZ will do
1640       movz(dst, 0);
1641     } else if (neg_count == 4) {
1642       // one MOVN will do
1643       movn(dst, 0);
1644     } else if (zero_count == 3) {
1645       for (i = 0; i &lt; 4; i++) {
1646         if (imm_h[i] != 0L) {
1647           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1648           break;
1649         }
1650       }
1651     } else if (neg_count == 3) {
1652       // one MOVN will do
1653       for (int i = 0; i &lt; 4; i++) {
1654         if (imm_h[i] != 0xffffL) {
1655           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1656           break;
1657         }
1658       }
1659     } else if (zero_count == 2) {
1660       // one MOVZ and one MOVK will do
1661       for (i = 0; i &lt; 3; i++) {
1662         if (imm_h[i] != 0L) {
1663           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1664           i++;
1665           break;
1666         }
1667       }
1668       for (;i &lt; 4; i++) {
1669         if (imm_h[i] != 0L) {
1670           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1671         }
1672       }
1673     } else if (neg_count == 2) {
1674       // one MOVN and one MOVK will do
1675       for (i = 0; i &lt; 4; i++) {
1676         if (imm_h[i] != 0xffffL) {
1677           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1678           i++;
1679           break;
1680         }
1681       }
1682       for (;i &lt; 4; i++) {
1683         if (imm_h[i] != 0xffffL) {
1684           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1685         }
1686       }
1687     } else if (zero_count == 1) {
1688       // one MOVZ and two MOVKs will do
1689       for (i = 0; i &lt; 4; i++) {
1690         if (imm_h[i] != 0L) {
1691           movz(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1692           i++;
1693           break;
1694         }
1695       }
1696       for (;i &lt; 4; i++) {
1697         if (imm_h[i] != 0x0L) {
1698           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1699         }
1700       }
1701     } else if (neg_count == 1) {
1702       // one MOVN and two MOVKs will do
1703       for (i = 0; i &lt; 4; i++) {
1704         if (imm_h[i] != 0xffffL) {
1705           movn(dst, (u_int32_t)imm_h[i] ^ 0xffffL, (i &lt;&lt; 4));
1706           i++;
1707           break;
1708         }
1709       }
1710       for (;i &lt; 4; i++) {
1711         if (imm_h[i] != 0xffffL) {
1712           movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1713         }
1714       }
1715     } else {
1716       // use a MOVZ and 3 MOVKs (makes it easier to debug)
1717       movz(dst, (u_int32_t)imm_h[0], 0);
1718       for (i = 1; i &lt; 4; i++) {
1719         movk(dst, (u_int32_t)imm_h[i], (i &lt;&lt; 4));
1720       }
1721     }
1722   }
1723 }
1724 
1725 void MacroAssembler::mov_immediate32(Register dst, u_int32_t imm32)
1726 {
1727 #ifndef PRODUCT
1728     {
1729       char buffer[64];
1730       snprintf(buffer, sizeof(buffer), &quot;0x%&quot; PRIX32, imm32);
1731       block_comment(buffer);
1732     }
1733 #endif
1734   if (operand_valid_for_logical_immediate(true, imm32)) {
1735     orrw(dst, zr, imm32);
1736   } else {
1737     // we can use MOVZ, MOVN or two calls to MOVK to build up the
1738     // constant
1739     u_int32_t imm_h[2];
1740     imm_h[0] = imm32 &amp; 0xffff;
1741     imm_h[1] = ((imm32 &gt;&gt; 16) &amp; 0xffff);
1742     if (imm_h[0] == 0) {
1743       movzw(dst, imm_h[1], 16);
1744     } else if (imm_h[0] == 0xffff) {
1745       movnw(dst, imm_h[1] ^ 0xffff, 16);
1746     } else if (imm_h[1] == 0) {
1747       movzw(dst, imm_h[0], 0);
1748     } else if (imm_h[1] == 0xffff) {
1749       movnw(dst, imm_h[0] ^ 0xffff, 0);
1750     } else {
1751       // use a MOVZ and MOVK (makes it easier to debug)
1752       movzw(dst, imm_h[0], 0);
1753       movkw(dst, imm_h[1], 16);
1754     }
1755   }
1756 }
1757 
1758 // Form an address from base + offset in Rd.  Rd may or may
1759 // not actually be used: you must use the Address that is returned.
1760 // It is up to you to ensure that the shift provided matches the size
1761 // of your data.
1762 Address MacroAssembler::form_address(Register Rd, Register base, long byte_offset, int shift) {
1763   if (Address::offset_ok_for_immed(byte_offset, shift))
1764     // It fits; no need for any heroics
1765     return Address(base, byte_offset);
1766 
1767   // Don&#39;t do anything clever with negative or misaligned offsets
1768   unsigned mask = (1 &lt;&lt; shift) - 1;
1769   if (byte_offset &lt; 0 || byte_offset &amp; mask) {
1770     mov(Rd, byte_offset);
1771     add(Rd, base, Rd);
1772     return Address(Rd);
1773   }
1774 
1775   // See if we can do this with two 12-bit offsets
1776   {
1777     unsigned long word_offset = byte_offset &gt;&gt; shift;
1778     unsigned long masked_offset = word_offset &amp; 0xfff000;
1779     if (Address::offset_ok_for_immed(word_offset - masked_offset, 0)
1780         &amp;&amp; Assembler::operand_valid_for_add_sub_immediate(masked_offset &lt;&lt; shift)) {
1781       add(Rd, base, masked_offset &lt;&lt; shift);
1782       word_offset -= masked_offset;
1783       return Address(Rd, word_offset &lt;&lt; shift);
1784     }
1785   }
1786 
1787   // Do it the hard way
1788   mov(Rd, byte_offset);
1789   add(Rd, base, Rd);
1790   return Address(Rd);
1791 }
1792 
1793 void MacroAssembler::atomic_incw(Register counter_addr, Register tmp, Register tmp2) {
1794   if (UseLSE) {
1795     mov(tmp, 1);
1796     ldadd(Assembler::word, tmp, zr, counter_addr);
1797     return;
1798   }
1799   Label retry_load;
1800   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
1801     prfm(Address(counter_addr), PSTL1STRM);
1802   bind(retry_load);
1803   // flush and load exclusive from the memory location
1804   ldxrw(tmp, counter_addr);
1805   addw(tmp, tmp, 1);
1806   // if we store+flush with no intervening write tmp wil be zero
1807   stxrw(tmp2, tmp, counter_addr);
1808   cbnzw(tmp2, retry_load);
1809 }
1810 
1811 
1812 int MacroAssembler::corrected_idivl(Register result, Register ra, Register rb,
1813                                     bool want_remainder, Register scratch)
1814 {
1815   // Full implementation of Java idiv and irem.  The function
1816   // returns the (pc) offset of the div instruction - may be needed
1817   // for implicit exceptions.
1818   //
1819   // constraint : ra/rb =/= scratch
1820   //         normal case
1821   //
1822   // input : ra: dividend
1823   //         rb: divisor
1824   //
1825   // result: either
1826   //         quotient  (= ra idiv rb)
1827   //         remainder (= ra irem rb)
1828 
1829   assert(ra != scratch &amp;&amp; rb != scratch, &quot;reg cannot be scratch&quot;);
1830 
1831   int idivl_offset = offset();
1832   if (! want_remainder) {
1833     sdivw(result, ra, rb);
1834   } else {
1835     sdivw(scratch, ra, rb);
1836     Assembler::msubw(result, scratch, rb, ra);
1837   }
1838 
1839   return idivl_offset;
1840 }
1841 
1842 int MacroAssembler::corrected_idivq(Register result, Register ra, Register rb,
1843                                     bool want_remainder, Register scratch)
1844 {
1845   // Full implementation of Java ldiv and lrem.  The function
1846   // returns the (pc) offset of the div instruction - may be needed
1847   // for implicit exceptions.
1848   //
1849   // constraint : ra/rb =/= scratch
1850   //         normal case
1851   //
1852   // input : ra: dividend
1853   //         rb: divisor
1854   //
1855   // result: either
1856   //         quotient  (= ra idiv rb)
1857   //         remainder (= ra irem rb)
1858 
1859   assert(ra != scratch &amp;&amp; rb != scratch, &quot;reg cannot be scratch&quot;);
1860 
1861   int idivq_offset = offset();
1862   if (! want_remainder) {
1863     sdiv(result, ra, rb);
1864   } else {
1865     sdiv(scratch, ra, rb);
1866     Assembler::msub(result, scratch, rb, ra);
1867   }
1868 
1869   return idivq_offset;
1870 }
1871 
1872 void MacroAssembler::membar(Membar_mask_bits order_constraint) {
1873   address prev = pc() - NativeMembar::instruction_size;
1874   address last = code()-&gt;last_insn();
1875   if (last != NULL &amp;&amp; nativeInstruction_at(last)-&gt;is_Membar() &amp;&amp; prev == last) {
1876     NativeMembar *bar = NativeMembar_at(prev);
1877     // We are merging two memory barrier instructions.  On AArch64 we
1878     // can do this simply by ORing them together.
1879     bar-&gt;set_kind(bar-&gt;get_kind() | order_constraint);
1880     BLOCK_COMMENT(&quot;merged membar&quot;);
1881   } else {
1882     code()-&gt;set_last_insn(pc());
1883     dmb(Assembler::barrier(order_constraint));
1884   }
1885 }
1886 
1887 bool MacroAssembler::try_merge_ldst(Register rt, const Address &amp;adr, size_t size_in_bytes, bool is_store) {
1888   if (ldst_can_merge(rt, adr, size_in_bytes, is_store)) {
1889     merge_ldst(rt, adr, size_in_bytes, is_store);
1890     code()-&gt;clear_last_insn();
1891     return true;
1892   } else {
1893     assert(size_in_bytes == 8 || size_in_bytes == 4, &quot;only 8 bytes or 4 bytes load/store is supported.&quot;);
1894     const unsigned mask = size_in_bytes - 1;
1895     if (adr.getMode() == Address::base_plus_offset &amp;&amp;
1896         (adr.offset() &amp; mask) == 0) { // only supports base_plus_offset.
1897       code()-&gt;set_last_insn(pc());
1898     }
1899     return false;
1900   }
1901 }
1902 
1903 void MacroAssembler::ldr(Register Rx, const Address &amp;adr) {
1904   // We always try to merge two adjacent loads into one ldp.
1905   if (!try_merge_ldst(Rx, adr, 8, false)) {
1906     Assembler::ldr(Rx, adr);
1907   }
1908 }
1909 
1910 void MacroAssembler::ldrw(Register Rw, const Address &amp;adr) {
1911   // We always try to merge two adjacent loads into one ldp.
1912   if (!try_merge_ldst(Rw, adr, 4, false)) {
1913     Assembler::ldrw(Rw, adr);
1914   }
1915 }
1916 
1917 void MacroAssembler::str(Register Rx, const Address &amp;adr) {
1918   // We always try to merge two adjacent stores into one stp.
1919   if (!try_merge_ldst(Rx, adr, 8, true)) {
1920     Assembler::str(Rx, adr);
1921   }
1922 }
1923 
1924 void MacroAssembler::strw(Register Rw, const Address &amp;adr) {
1925   // We always try to merge two adjacent stores into one stp.
1926   if (!try_merge_ldst(Rw, adr, 4, true)) {
1927     Assembler::strw(Rw, adr);
1928   }
1929 }
1930 
1931 // MacroAssembler routines found actually to be needed
1932 
1933 void MacroAssembler::push(Register src)
1934 {
1935   str(src, Address(pre(esp, -1 * wordSize)));
1936 }
1937 
1938 void MacroAssembler::pop(Register dst)
1939 {
1940   ldr(dst, Address(post(esp, 1 * wordSize)));
1941 }
1942 
1943 // Note: load_unsigned_short used to be called load_unsigned_word.
1944 int MacroAssembler::load_unsigned_short(Register dst, Address src) {
1945   int off = offset();
1946   ldrh(dst, src);
1947   return off;
1948 }
1949 
1950 int MacroAssembler::load_unsigned_byte(Register dst, Address src) {
1951   int off = offset();
1952   ldrb(dst, src);
1953   return off;
1954 }
1955 
1956 int MacroAssembler::load_signed_short(Register dst, Address src) {
1957   int off = offset();
1958   ldrsh(dst, src);
1959   return off;
1960 }
1961 
1962 int MacroAssembler::load_signed_byte(Register dst, Address src) {
1963   int off = offset();
1964   ldrsb(dst, src);
1965   return off;
1966 }
1967 
1968 int MacroAssembler::load_signed_short32(Register dst, Address src) {
1969   int off = offset();
1970   ldrshw(dst, src);
1971   return off;
1972 }
1973 
1974 int MacroAssembler::load_signed_byte32(Register dst, Address src) {
1975   int off = offset();
1976   ldrsbw(dst, src);
1977   return off;
1978 }
1979 
1980 void MacroAssembler::load_sized_value(Register dst, Address src, size_t size_in_bytes, bool is_signed, Register dst2) {
1981   switch (size_in_bytes) {
1982   case  8:  ldr(dst, src); break;
1983   case  4:  ldrw(dst, src); break;
1984   case  2:  is_signed ? load_signed_short(dst, src) : load_unsigned_short(dst, src); break;
1985   case  1:  is_signed ? load_signed_byte( dst, src) : load_unsigned_byte( dst, src); break;
1986   default:  ShouldNotReachHere();
1987   }
1988 }
1989 
1990 void MacroAssembler::store_sized_value(Address dst, Register src, size_t size_in_bytes, Register src2) {
1991   switch (size_in_bytes) {
1992   case  8:  str(src, dst); break;
1993   case  4:  strw(src, dst); break;
1994   case  2:  strh(src, dst); break;
1995   case  1:  strb(src, dst); break;
1996   default:  ShouldNotReachHere();
1997   }
1998 }
1999 
2000 void MacroAssembler::decrementw(Register reg, int value)
2001 {
2002   if (value &lt; 0)  { incrementw(reg, -value);      return; }
2003   if (value == 0) {                               return; }
2004   if (value &lt; (1 &lt;&lt; 12)) { subw(reg, reg, value); return; }
2005   /* else */ {
2006     guarantee(reg != rscratch2, &quot;invalid dst for register decrement&quot;);
2007     movw(rscratch2, (unsigned)value);
2008     subw(reg, reg, rscratch2);
2009   }
2010 }
2011 
2012 void MacroAssembler::decrement(Register reg, int value)
2013 {
2014   if (value &lt; 0)  { increment(reg, -value);      return; }
2015   if (value == 0) {                              return; }
2016   if (value &lt; (1 &lt;&lt; 12)) { sub(reg, reg, value); return; }
2017   /* else */ {
2018     assert(reg != rscratch2, &quot;invalid dst for register decrement&quot;);
2019     mov(rscratch2, (unsigned long)value);
2020     sub(reg, reg, rscratch2);
2021   }
2022 }
2023 
2024 void MacroAssembler::decrementw(Address dst, int value)
2025 {
2026   assert(!dst.uses(rscratch1), &quot;invalid dst for address decrement&quot;);
2027   if (dst.getMode() == Address::literal) {
2028     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2029     lea(rscratch2, dst);
2030     dst = Address(rscratch2);
2031   }
2032   ldrw(rscratch1, dst);
2033   decrementw(rscratch1, value);
2034   strw(rscratch1, dst);
2035 }
2036 
2037 void MacroAssembler::decrement(Address dst, int value)
2038 {
2039   assert(!dst.uses(rscratch1), &quot;invalid address for decrement&quot;);
2040   if (dst.getMode() == Address::literal) {
2041     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2042     lea(rscratch2, dst);
2043     dst = Address(rscratch2);
2044   }
2045   ldr(rscratch1, dst);
2046   decrement(rscratch1, value);
2047   str(rscratch1, dst);
2048 }
2049 
2050 void MacroAssembler::incrementw(Register reg, int value)
2051 {
2052   if (value &lt; 0)  { decrementw(reg, -value);      return; }
2053   if (value == 0) {                               return; }
2054   if (value &lt; (1 &lt;&lt; 12)) { addw(reg, reg, value); return; }
2055   /* else */ {
2056     assert(reg != rscratch2, &quot;invalid dst for register increment&quot;);
2057     movw(rscratch2, (unsigned)value);
2058     addw(reg, reg, rscratch2);
2059   }
2060 }
2061 
2062 void MacroAssembler::increment(Register reg, int value)
2063 {
2064   if (value &lt; 0)  { decrement(reg, -value);      return; }
2065   if (value == 0) {                              return; }
2066   if (value &lt; (1 &lt;&lt; 12)) { add(reg, reg, value); return; }
2067   /* else */ {
2068     assert(reg != rscratch2, &quot;invalid dst for register increment&quot;);
2069     movw(rscratch2, (unsigned)value);
2070     add(reg, reg, rscratch2);
2071   }
2072 }
2073 
2074 void MacroAssembler::incrementw(Address dst, int value)
2075 {
2076   assert(!dst.uses(rscratch1), &quot;invalid dst for address increment&quot;);
2077   if (dst.getMode() == Address::literal) {
2078     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2079     lea(rscratch2, dst);
2080     dst = Address(rscratch2);
2081   }
2082   ldrw(rscratch1, dst);
2083   incrementw(rscratch1, value);
2084   strw(rscratch1, dst);
2085 }
2086 
2087 void MacroAssembler::increment(Address dst, int value)
2088 {
2089   assert(!dst.uses(rscratch1), &quot;invalid dst for address increment&quot;);
2090   if (dst.getMode() == Address::literal) {
2091     assert(abs(value) &lt; (1 &lt;&lt; 12), &quot;invalid value and address mode combination&quot;);
2092     lea(rscratch2, dst);
2093     dst = Address(rscratch2);
2094   }
2095   ldr(rscratch1, dst);
2096   increment(rscratch1, value);
2097   str(rscratch1, dst);
2098 }
2099 
2100 
2101 void MacroAssembler::pusha() {
2102   push(0x7fffffff, sp);
2103 }
2104 
2105 void MacroAssembler::popa() {
2106   pop(0x7fffffff, sp);
2107 }
2108 
2109 // Push lots of registers in the bit set supplied.  Don&#39;t push sp.
2110 // Return the number of words pushed
2111 int MacroAssembler::push(unsigned int bitset, Register stack) {
2112   int words_pushed = 0;
2113 
2114   // Scan bitset to accumulate register pairs
2115   unsigned char regs[32];
2116   int count = 0;
2117   for (int reg = 0; reg &lt;= 30; reg++) {
2118     if (1 &amp; bitset)
2119       regs[count++] = reg;
2120     bitset &gt;&gt;= 1;
2121   }
2122   regs[count++] = zr-&gt;encoding_nocheck();
2123   count &amp;= ~1;  // Only push an even nuber of regs
2124 
2125   if (count) {
2126     stp(as_Register(regs[0]), as_Register(regs[1]),
2127        Address(pre(stack, -count * wordSize)));
2128     words_pushed += 2;
2129   }
2130   for (int i = 2; i &lt; count; i += 2) {
2131     stp(as_Register(regs[i]), as_Register(regs[i+1]),
2132        Address(stack, i * wordSize));
2133     words_pushed += 2;
2134   }
2135 
2136   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2137 
2138   return count;
2139 }
2140 
2141 int MacroAssembler::pop(unsigned int bitset, Register stack) {
2142   int words_pushed = 0;
2143 
2144   // Scan bitset to accumulate register pairs
2145   unsigned char regs[32];
2146   int count = 0;
2147   for (int reg = 0; reg &lt;= 30; reg++) {
2148     if (1 &amp; bitset)
2149       regs[count++] = reg;
2150     bitset &gt;&gt;= 1;
2151   }
2152   regs[count++] = zr-&gt;encoding_nocheck();
2153   count &amp;= ~1;
2154 
2155   for (int i = 2; i &lt; count; i += 2) {
2156     ldp(as_Register(regs[i]), as_Register(regs[i+1]),
2157        Address(stack, i * wordSize));
2158     words_pushed += 2;
2159   }
2160   if (count) {
2161     ldp(as_Register(regs[0]), as_Register(regs[1]),
2162        Address(post(stack, count * wordSize)));
2163     words_pushed += 2;
2164   }
2165 
2166   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2167 
2168   return count;
2169 }
2170 
2171 // Push lots of registers in the bit set supplied.  Don&#39;t push sp.
2172 // Return the number of words pushed
2173 int MacroAssembler::push_fp(unsigned int bitset, Register stack) {
2174   int words_pushed = 0;
2175 
2176   // Scan bitset to accumulate register pairs
2177   unsigned char regs[32];
2178   int count = 0;
2179   for (int reg = 0; reg &lt;= 31; reg++) {
2180     if (1 &amp; bitset)
2181       regs[count++] = reg;
2182     bitset &gt;&gt;= 1;
2183   }
2184   regs[count++] = zr-&gt;encoding_nocheck();
2185   count &amp;= ~1;  // Only push an even number of regs
2186 
2187   // Always pushing full 128 bit registers.
2188   if (count) {
2189     stpq(as_FloatRegister(regs[0]), as_FloatRegister(regs[1]), Address(pre(stack, -count * wordSize * 2)));
2190     words_pushed += 2;
2191   }
2192   for (int i = 2; i &lt; count; i += 2) {
2193     stpq(as_FloatRegister(regs[i]), as_FloatRegister(regs[i+1]), Address(stack, i * wordSize * 2));
2194     words_pushed += 2;
2195   }
2196 
2197   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2198   return count;
2199 }
2200 
2201 int MacroAssembler::pop_fp(unsigned int bitset, Register stack) {
2202   int words_pushed = 0;
2203 
2204   // Scan bitset to accumulate register pairs
2205   unsigned char regs[32];
2206   int count = 0;
2207   for (int reg = 0; reg &lt;= 31; reg++) {
2208     if (1 &amp; bitset)
2209       regs[count++] = reg;
2210     bitset &gt;&gt;= 1;
2211   }
2212   regs[count++] = zr-&gt;encoding_nocheck();
2213   count &amp;= ~1;
2214 
2215   for (int i = 2; i &lt; count; i += 2) {
2216     ldpq(as_FloatRegister(regs[i]), as_FloatRegister(regs[i+1]), Address(stack, i * wordSize * 2));
2217     words_pushed += 2;
2218   }
2219   if (count) {
2220     ldpq(as_FloatRegister(regs[0]), as_FloatRegister(regs[1]), Address(post(stack, count * wordSize * 2)));
2221     words_pushed += 2;
2222   }
2223 
2224   assert(words_pushed == count, &quot;oops, pushed != count&quot;);
2225 
2226   return count;
2227 }
2228 
2229 #ifdef ASSERT
2230 void MacroAssembler::verify_heapbase(const char* msg) {
2231 #if 0
2232   assert (UseCompressedOops || UseCompressedClassPointers, &quot;should be compressed&quot;);
2233   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
2234   if (CheckCompressedOops) {
2235     Label ok;
2236     push(1 &lt;&lt; rscratch1-&gt;encoding(), sp); // cmpptr trashes rscratch1
2237     cmpptr(rheapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
2238     br(Assembler::EQ, ok);
2239     stop(msg);
2240     bind(ok);
2241     pop(1 &lt;&lt; rscratch1-&gt;encoding(), sp);
2242   }
2243 #endif
2244 }
2245 #endif
2246 
2247 void MacroAssembler::resolve_jobject(Register value, Register thread, Register tmp) {
2248   Label done, not_weak;
2249   cbz(value, done);           // Use NULL as-is.
2250 
2251   STATIC_ASSERT(JNIHandles::weak_tag_mask == 1u);
2252   tbz(r0, 0, not_weak);    // Test for jweak tag.
2253 
2254   // Resolve jweak.
2255   access_load_at(T_OBJECT, IN_NATIVE | ON_PHANTOM_OOP_REF, value,
2256                  Address(value, -JNIHandles::weak_tag_value), tmp, thread);
2257   verify_oop(value);
2258   b(done);
2259 
2260   bind(not_weak);
2261   // Resolve (untagged) jobject.
2262   access_load_at(T_OBJECT, IN_NATIVE, value, Address(value, 0), tmp, thread);
2263   verify_oop(value);
2264   bind(done);
2265 }
2266 
2267 void MacroAssembler::stop(const char* msg) {
2268   address ip = pc();
2269   pusha();
2270   mov(c_rarg0, (address)msg);
2271   mov(c_rarg1, (address)ip);
2272   mov(c_rarg2, sp);
2273   mov(c_rarg3, CAST_FROM_FN_PTR(address, MacroAssembler::debug64));
2274   blr(c_rarg3);
2275   hlt(0);
2276 }
2277 
2278 void MacroAssembler::warn(const char* msg) {
2279   pusha();
2280   mov(c_rarg0, (address)msg);
2281   mov(lr, CAST_FROM_FN_PTR(address, warning));
2282   blr(lr);
2283   popa();
2284 }
2285 
2286 void MacroAssembler::unimplemented(const char* what) {
2287   const char* buf = NULL;
2288   {
2289     ResourceMark rm;
2290     stringStream ss;
2291     ss.print(&quot;unimplemented: %s&quot;, what);
2292     buf = code_string(ss.as_string());
2293   }
2294   stop(buf);
2295 }
2296 
2297 // If a constant does not fit in an immediate field, generate some
2298 // number of MOV instructions and then perform the operation.
2299 void MacroAssembler::wrap_add_sub_imm_insn(Register Rd, Register Rn, unsigned imm,
2300                                            add_sub_imm_insn insn1,
2301                                            add_sub_reg_insn insn2) {
2302   assert(Rd != zr, &quot;Rd = zr and not setting flags?&quot;);
2303   if (operand_valid_for_add_sub_immediate((int)imm)) {
2304     (this-&gt;*insn1)(Rd, Rn, imm);
2305   } else {
2306     if (uabs(imm) &lt; (1 &lt;&lt; 24)) {
2307        (this-&gt;*insn1)(Rd, Rn, imm &amp; -(1 &lt;&lt; 12));
2308        (this-&gt;*insn1)(Rd, Rd, imm &amp; ((1 &lt;&lt; 12)-1));
2309     } else {
2310        assert_different_registers(Rd, Rn);
2311        mov(Rd, (uint64_t)imm);
2312        (this-&gt;*insn2)(Rd, Rn, Rd, LSL, 0);
2313     }
2314   }
2315 }
2316 
2317 // Seperate vsn which sets the flags. Optimisations are more restricted
2318 // because we must set the flags correctly.
2319 void MacroAssembler::wrap_adds_subs_imm_insn(Register Rd, Register Rn, unsigned imm,
2320                                            add_sub_imm_insn insn1,
2321                                            add_sub_reg_insn insn2) {
2322   if (operand_valid_for_add_sub_immediate((int)imm)) {
2323     (this-&gt;*insn1)(Rd, Rn, imm);
2324   } else {
2325     assert_different_registers(Rd, Rn);
2326     assert(Rd != zr, &quot;overflow in immediate operand&quot;);
2327     mov(Rd, (uint64_t)imm);
2328     (this-&gt;*insn2)(Rd, Rn, Rd, LSL, 0);
2329   }
2330 }
2331 
2332 
2333 void MacroAssembler::add(Register Rd, Register Rn, RegisterOrConstant increment) {
2334   if (increment.is_register()) {
2335     add(Rd, Rn, increment.as_register());
2336   } else {
2337     add(Rd, Rn, increment.as_constant());
2338   }
2339 }
2340 
2341 void MacroAssembler::addw(Register Rd, Register Rn, RegisterOrConstant increment) {
2342   if (increment.is_register()) {
2343     addw(Rd, Rn, increment.as_register());
2344   } else {
2345     addw(Rd, Rn, increment.as_constant());
2346   }
2347 }
2348 
2349 void MacroAssembler::sub(Register Rd, Register Rn, RegisterOrConstant decrement) {
2350   if (decrement.is_register()) {
2351     sub(Rd, Rn, decrement.as_register());
2352   } else {
2353     sub(Rd, Rn, decrement.as_constant());
2354   }
2355 }
2356 
2357 void MacroAssembler::subw(Register Rd, Register Rn, RegisterOrConstant decrement) {
2358   if (decrement.is_register()) {
2359     subw(Rd, Rn, decrement.as_register());
2360   } else {
2361     subw(Rd, Rn, decrement.as_constant());
2362   }
2363 }
2364 
2365 void MacroAssembler::reinit_heapbase()
2366 {
2367   if (UseCompressedOops) {
2368     if (Universe::is_fully_initialized()) {
2369       mov(rheapbase, CompressedOops::ptrs_base());
2370     } else {
2371       lea(rheapbase, ExternalAddress((address)CompressedOops::ptrs_base_addr()));
2372       ldr(rheapbase, Address(rheapbase));
2373     }
2374   }
2375 }
2376 
2377 // this simulates the behaviour of the x86 cmpxchg instruction using a
2378 // load linked/store conditional pair. we use the acquire/release
2379 // versions of these instructions so that we flush pending writes as
2380 // per Java semantics.
2381 
2382 // n.b the x86 version assumes the old value to be compared against is
2383 // in rax and updates rax with the value located in memory if the
2384 // cmpxchg fails. we supply a register for the old value explicitly
2385 
2386 // the aarch64 load linked/store conditional instructions do not
2387 // accept an offset. so, unlike x86, we must provide a plain register
2388 // to identify the memory word to be compared/exchanged rather than a
2389 // register+offset Address.
2390 
2391 void MacroAssembler::cmpxchgptr(Register oldv, Register newv, Register addr, Register tmp,
2392                                 Label &amp;succeed, Label *fail) {
2393   // oldv holds comparison value
2394   // newv holds value to write in exchange
2395   // addr identifies memory word to compare against/update
2396   if (UseLSE) {
2397     mov(tmp, oldv);
2398     casal(Assembler::xword, oldv, newv, addr);
2399     cmp(tmp, oldv);
2400     br(Assembler::EQ, succeed);
2401     membar(AnyAny);
2402   } else {
2403     Label retry_load, nope;
2404     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2405       prfm(Address(addr), PSTL1STRM);
2406     bind(retry_load);
2407     // flush and load exclusive from the memory location
2408     // and fail if it is not what we expect
2409     ldaxr(tmp, addr);
2410     cmp(tmp, oldv);
2411     br(Assembler::NE, nope);
2412     // if we store+flush with no intervening write tmp wil be zero
2413     stlxr(tmp, newv, addr);
2414     cbzw(tmp, succeed);
2415     // retry so we only ever return after a load fails to compare
2416     // ensures we don&#39;t return a stale value after a failed write.
2417     b(retry_load);
2418     // if the memory word differs we return it in oldv and signal a fail
2419     bind(nope);
2420     membar(AnyAny);
2421     mov(oldv, tmp);
2422   }
2423   if (fail)
2424     b(*fail);
2425 }
2426 
2427 void MacroAssembler::cmpxchg_obj_header(Register oldv, Register newv, Register obj, Register tmp,
2428                                         Label &amp;succeed, Label *fail) {
2429   assert(oopDesc::mark_offset_in_bytes() == 0, &quot;assumption&quot;);
2430   cmpxchgptr(oldv, newv, obj, tmp, succeed, fail);
2431 }
2432 
2433 void MacroAssembler::cmpxchgw(Register oldv, Register newv, Register addr, Register tmp,
2434                                 Label &amp;succeed, Label *fail) {
2435   // oldv holds comparison value
2436   // newv holds value to write in exchange
2437   // addr identifies memory word to compare against/update
2438   // tmp returns 0/1 for success/failure
2439   if (UseLSE) {
2440     mov(tmp, oldv);
2441     casal(Assembler::word, oldv, newv, addr);
2442     cmp(tmp, oldv);
2443     br(Assembler::EQ, succeed);
2444     membar(AnyAny);
2445   } else {
2446     Label retry_load, nope;
2447     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2448       prfm(Address(addr), PSTL1STRM);
2449     bind(retry_load);
2450     // flush and load exclusive from the memory location
2451     // and fail if it is not what we expect
2452     ldaxrw(tmp, addr);
2453     cmp(tmp, oldv);
2454     br(Assembler::NE, nope);
2455     // if we store+flush with no intervening write tmp wil be zero
2456     stlxrw(tmp, newv, addr);
2457     cbzw(tmp, succeed);
2458     // retry so we only ever return after a load fails to compare
2459     // ensures we don&#39;t return a stale value after a failed write.
2460     b(retry_load);
2461     // if the memory word differs we return it in oldv and signal a fail
2462     bind(nope);
2463     membar(AnyAny);
2464     mov(oldv, tmp);
2465   }
2466   if (fail)
2467     b(*fail);
2468 }
2469 
2470 // A generic CAS; success or failure is in the EQ flag.  A weak CAS
2471 // doesn&#39;t retry and may fail spuriously.  If the oldval is wanted,
2472 // Pass a register for the result, otherwise pass noreg.
2473 
2474 // Clobbers rscratch1
2475 void MacroAssembler::cmpxchg(Register addr, Register expected,
2476                              Register new_val,
2477                              enum operand_size size,
2478                              bool acquire, bool release,
2479                              bool weak,
2480                              Register result) {
2481   if (result == noreg)  result = rscratch1;
2482   BLOCK_COMMENT(&quot;cmpxchg {&quot;);
2483   if (UseLSE) {
2484     mov(result, expected);
2485     lse_cas(result, new_val, addr, size, acquire, release, /*not_pair*/ true);
2486     compare_eq(result, expected, size);
2487   } else {
2488     Label retry_load, done;
2489     if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))
2490       prfm(Address(addr), PSTL1STRM);
2491     bind(retry_load);
2492     load_exclusive(result, addr, size, acquire);
2493     compare_eq(result, expected, size);
2494     br(Assembler::NE, done);
2495     store_exclusive(rscratch1, new_val, addr, size, release);
2496     if (weak) {
2497       cmpw(rscratch1, 0u);  // If the store fails, return NE to our caller.
2498     } else {
2499       cbnzw(rscratch1, retry_load);
2500     }
2501     bind(done);
2502   }
2503   BLOCK_COMMENT(&quot;} cmpxchg&quot;);
2504 }
2505 
2506 // A generic comparison. Only compares for equality, clobbers rscratch1.
2507 void MacroAssembler::compare_eq(Register rm, Register rn, enum operand_size size) {
2508   if (size == xword) {
2509     cmp(rm, rn);
2510   } else if (size == word) {
2511     cmpw(rm, rn);
2512   } else if (size == halfword) {
2513     eorw(rscratch1, rm, rn);
2514     ands(zr, rscratch1, 0xffff);
2515   } else if (size == byte) {
2516     eorw(rscratch1, rm, rn);
2517     ands(zr, rscratch1, 0xff);
2518   } else {
2519     ShouldNotReachHere();
2520   }
2521 }
2522 
2523 
2524 static bool different(Register a, RegisterOrConstant b, Register c) {
2525   if (b.is_constant())
2526     return a != c;
2527   else
2528     return a != b.as_register() &amp;&amp; a != c &amp;&amp; b.as_register() != c;
2529 }
2530 
2531 #define ATOMIC_OP(NAME, LDXR, OP, IOP, AOP, STXR, sz)                   \
2532 void MacroAssembler::atomic_##NAME(Register prev, RegisterOrConstant incr, Register addr) { \
2533   if (UseLSE) {                                                         \
2534     prev = prev-&gt;is_valid() ? prev : zr;                                \
2535     if (incr.is_register()) {                                           \
2536       AOP(sz, incr.as_register(), prev, addr);                          \
2537     } else {                                                            \
2538       mov(rscratch2, incr.as_constant());                               \
2539       AOP(sz, rscratch2, prev, addr);                                   \
2540     }                                                                   \
2541     return;                                                             \
2542   }                                                                     \
2543   Register result = rscratch2;                                          \
2544   if (prev-&gt;is_valid())                                                 \
2545     result = different(prev, incr, addr) ? prev : rscratch2;            \
2546                                                                         \
2547   Label retry_load;                                                     \
2548   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))         \
2549     prfm(Address(addr), PSTL1STRM);                                     \
2550   bind(retry_load);                                                     \
2551   LDXR(result, addr);                                                   \
2552   OP(rscratch1, result, incr);                                          \
2553   STXR(rscratch2, rscratch1, addr);                                     \
2554   cbnzw(rscratch2, retry_load);                                         \
2555   if (prev-&gt;is_valid() &amp;&amp; prev != result) {                             \
2556     IOP(prev, rscratch1, incr);                                         \
2557   }                                                                     \
2558 }
2559 
2560 ATOMIC_OP(add, ldxr, add, sub, ldadd, stxr, Assembler::xword)
2561 ATOMIC_OP(addw, ldxrw, addw, subw, ldadd, stxrw, Assembler::word)
2562 ATOMIC_OP(addal, ldaxr, add, sub, ldaddal, stlxr, Assembler::xword)
2563 ATOMIC_OP(addalw, ldaxrw, addw, subw, ldaddal, stlxrw, Assembler::word)
2564 
2565 #undef ATOMIC_OP
2566 
2567 #define ATOMIC_XCHG(OP, AOP, LDXR, STXR, sz)                            \
2568 void MacroAssembler::atomic_##OP(Register prev, Register newv, Register addr) { \
2569   if (UseLSE) {                                                         \
2570     prev = prev-&gt;is_valid() ? prev : zr;                                \
2571     AOP(sz, newv, prev, addr);                                          \
2572     return;                                                             \
2573   }                                                                     \
2574   Register result = rscratch2;                                          \
2575   if (prev-&gt;is_valid())                                                 \
2576     result = different(prev, newv, addr) ? prev : rscratch2;            \
2577                                                                         \
2578   Label retry_load;                                                     \
2579   if ((VM_Version::features() &amp; VM_Version::CPU_STXR_PREFETCH))         \
2580     prfm(Address(addr), PSTL1STRM);                                     \
2581   bind(retry_load);                                                     \
2582   LDXR(result, addr);                                                   \
2583   STXR(rscratch1, newv, addr);                                          \
2584   cbnzw(rscratch1, retry_load);                                         \
2585   if (prev-&gt;is_valid() &amp;&amp; prev != result)                               \
2586     mov(prev, result);                                                  \
2587 }
2588 
2589 ATOMIC_XCHG(xchg, swp, ldxr, stxr, Assembler::xword)
2590 ATOMIC_XCHG(xchgw, swp, ldxrw, stxrw, Assembler::word)
2591 ATOMIC_XCHG(xchgal, swpal, ldaxr, stlxr, Assembler::xword)
2592 ATOMIC_XCHG(xchgalw, swpal, ldaxrw, stlxrw, Assembler::word)
2593 
2594 #undef ATOMIC_XCHG
2595 
2596 #ifndef PRODUCT
2597 extern &quot;C&quot; void findpc(intptr_t x);
2598 #endif
2599 
2600 void MacroAssembler::debug64(char* msg, int64_t pc, int64_t regs[])
2601 {
2602   // In order to get locks to work, we need to fake a in_VM state
2603   if (ShowMessageBoxOnError ) {
2604     JavaThread* thread = JavaThread::current();
2605     JavaThreadState saved_state = thread-&gt;thread_state();
2606     thread-&gt;set_thread_state(_thread_in_vm);
2607 #ifndef PRODUCT
2608     if (CountBytecodes || TraceBytecodes || StopInterpreterAt) {
2609       ttyLocker ttyl;
2610       BytecodeCounter::print();
2611     }
2612 #endif
2613     if (os::message_box(msg, &quot;Execution stopped, print registers?&quot;)) {
2614       ttyLocker ttyl;
2615       tty-&gt;print_cr(&quot; pc = 0x%016lx&quot;, pc);
2616 #ifndef PRODUCT
2617       tty-&gt;cr();
2618       findpc(pc);
2619       tty-&gt;cr();
2620 #endif
2621       tty-&gt;print_cr(&quot; r0 = 0x%016lx&quot;, regs[0]);
2622       tty-&gt;print_cr(&quot; r1 = 0x%016lx&quot;, regs[1]);
2623       tty-&gt;print_cr(&quot; r2 = 0x%016lx&quot;, regs[2]);
2624       tty-&gt;print_cr(&quot; r3 = 0x%016lx&quot;, regs[3]);
2625       tty-&gt;print_cr(&quot; r4 = 0x%016lx&quot;, regs[4]);
2626       tty-&gt;print_cr(&quot; r5 = 0x%016lx&quot;, regs[5]);
2627       tty-&gt;print_cr(&quot; r6 = 0x%016lx&quot;, regs[6]);
2628       tty-&gt;print_cr(&quot; r7 = 0x%016lx&quot;, regs[7]);
2629       tty-&gt;print_cr(&quot; r8 = 0x%016lx&quot;, regs[8]);
2630       tty-&gt;print_cr(&quot; r9 = 0x%016lx&quot;, regs[9]);
2631       tty-&gt;print_cr(&quot;r10 = 0x%016lx&quot;, regs[10]);
2632       tty-&gt;print_cr(&quot;r11 = 0x%016lx&quot;, regs[11]);
2633       tty-&gt;print_cr(&quot;r12 = 0x%016lx&quot;, regs[12]);
2634       tty-&gt;print_cr(&quot;r13 = 0x%016lx&quot;, regs[13]);
2635       tty-&gt;print_cr(&quot;r14 = 0x%016lx&quot;, regs[14]);
2636       tty-&gt;print_cr(&quot;r15 = 0x%016lx&quot;, regs[15]);
2637       tty-&gt;print_cr(&quot;r16 = 0x%016lx&quot;, regs[16]);
2638       tty-&gt;print_cr(&quot;r17 = 0x%016lx&quot;, regs[17]);
2639       tty-&gt;print_cr(&quot;r18 = 0x%016lx&quot;, regs[18]);
2640       tty-&gt;print_cr(&quot;r19 = 0x%016lx&quot;, regs[19]);
2641       tty-&gt;print_cr(&quot;r20 = 0x%016lx&quot;, regs[20]);
2642       tty-&gt;print_cr(&quot;r21 = 0x%016lx&quot;, regs[21]);
2643       tty-&gt;print_cr(&quot;r22 = 0x%016lx&quot;, regs[22]);
2644       tty-&gt;print_cr(&quot;r23 = 0x%016lx&quot;, regs[23]);
2645       tty-&gt;print_cr(&quot;r24 = 0x%016lx&quot;, regs[24]);
2646       tty-&gt;print_cr(&quot;r25 = 0x%016lx&quot;, regs[25]);
2647       tty-&gt;print_cr(&quot;r26 = 0x%016lx&quot;, regs[26]);
2648       tty-&gt;print_cr(&quot;r27 = 0x%016lx&quot;, regs[27]);
2649       tty-&gt;print_cr(&quot;r28 = 0x%016lx&quot;, regs[28]);
2650       tty-&gt;print_cr(&quot;r30 = 0x%016lx&quot;, regs[30]);
2651       tty-&gt;print_cr(&quot;r31 = 0x%016lx&quot;, regs[31]);
2652       BREAKPOINT;
2653     }
2654   }
2655   fatal(&quot;DEBUG MESSAGE: %s&quot;, msg);
2656 }
2657 
2658 void MacroAssembler::push_call_clobbered_registers() {
2659   int step = 4 * wordSize;
2660   push(RegSet::range(r0, r18) - RegSet::of(rscratch1, rscratch2), sp);
2661   sub(sp, sp, step);
2662   mov(rscratch1, -step);
2663   // Push v0-v7, v16-v31.
2664   for (int i = 31; i&gt;= 4; i -= 4) {
2665     if (i &lt;= v7-&gt;encoding() || i &gt;= v16-&gt;encoding())
2666       st1(as_FloatRegister(i-3), as_FloatRegister(i-2), as_FloatRegister(i-1),
2667           as_FloatRegister(i), T1D, Address(post(sp, rscratch1)));
2668   }
2669   st1(as_FloatRegister(0), as_FloatRegister(1), as_FloatRegister(2),
2670       as_FloatRegister(3), T1D, Address(sp));
2671 }
2672 
2673 void MacroAssembler::pop_call_clobbered_registers() {
2674   for (int i = 0; i &lt; 32; i += 4) {
2675     if (i &lt;= v7-&gt;encoding() || i &gt;= v16-&gt;encoding())
2676       ld1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2677           as_FloatRegister(i+3), T1D, Address(post(sp, 4 * wordSize)));
2678   }
2679 
2680   pop(RegSet::range(r0, r18) - RegSet::of(rscratch1, rscratch2), sp);
2681 }
2682 
2683 void MacroAssembler::push_CPU_state(bool save_vectors) {
2684   int step = (save_vectors ? 8 : 4) * wordSize;
2685   push(0x3fffffff, sp);         // integer registers except lr &amp; sp
2686   mov(rscratch1, -step);
2687   sub(sp, sp, step);
2688   for (int i = 28; i &gt;= 4; i -= 4) {
2689     st1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2690         as_FloatRegister(i+3), save_vectors ? T2D : T1D, Address(post(sp, rscratch1)));
2691   }
2692   st1(v0, v1, v2, v3, save_vectors ? T2D : T1D, sp);
2693 }
2694 
2695 void MacroAssembler::pop_CPU_state(bool restore_vectors) {
2696   int step = (restore_vectors ? 8 : 4) * wordSize;
2697   for (int i = 0; i &lt;= 28; i += 4)
2698     ld1(as_FloatRegister(i), as_FloatRegister(i+1), as_FloatRegister(i+2),
2699         as_FloatRegister(i+3), restore_vectors ? T2D : T1D, Address(post(sp, step)));
2700   pop(0x3fffffff, sp);         // integer registers except lr &amp; sp
2701 }
2702 
2703 /**
2704  * Helpers for multiply_to_len().
2705  */
2706 void MacroAssembler::add2_with_carry(Register final_dest_hi, Register dest_hi, Register dest_lo,
2707                                      Register src1, Register src2) {
2708   adds(dest_lo, dest_lo, src1);
2709   adc(dest_hi, dest_hi, zr);
2710   adds(dest_lo, dest_lo, src2);
2711   adc(final_dest_hi, dest_hi, zr);
2712 }
2713 
2714 // Generate an address from (r + r1 extend offset).  &quot;size&quot; is the
2715 // size of the operand.  The result may be in rscratch2.
2716 Address MacroAssembler::offsetted_address(Register r, Register r1,
2717                                           Address::extend ext, int offset, int size) {
2718   if (offset || (ext.shift() % size != 0)) {
2719     lea(rscratch2, Address(r, r1, ext));
2720     return Address(rscratch2, offset);
2721   } else {
2722     return Address(r, r1, ext);
2723   }
2724 }
2725 
2726 Address MacroAssembler::spill_address(int size, int offset, Register tmp)
2727 {
2728   assert(offset &gt;= 0, &quot;spill to negative address?&quot;);
2729   // Offset reachable ?
2730   //   Not aligned - 9 bits signed offset
2731   //   Aligned - 12 bits unsigned offset shifted
2732   Register base = sp;
2733   if ((offset &amp; (size-1)) &amp;&amp; offset &gt;= (1&lt;&lt;8)) {
2734     add(tmp, base, offset &amp; ((1&lt;&lt;12)-1));
2735     base = tmp;
2736     offset &amp;= -1u&lt;&lt;12;
2737   }
2738 
2739   if (offset &gt;= (1&lt;&lt;12) * size) {
2740     add(tmp, base, offset &amp; (((1&lt;&lt;12)-1)&lt;&lt;12));
2741     base = tmp;
2742     offset &amp;= ~(((1&lt;&lt;12)-1)&lt;&lt;12);
2743   }
2744 
2745   return Address(base, offset);
2746 }
2747 
2748 // Checks whether offset is aligned.
2749 // Returns true if it is, else false.
2750 bool MacroAssembler::merge_alignment_check(Register base,
2751                                            size_t size,
2752                                            long cur_offset,
2753                                            long prev_offset) const {
2754   if (AvoidUnalignedAccesses) {
2755     if (base == sp) {
2756       // Checks whether low offset if aligned to pair of registers.
2757       long pair_mask = size * 2 - 1;
2758       long offset = prev_offset &gt; cur_offset ? cur_offset : prev_offset;
2759       return (offset &amp; pair_mask) == 0;
2760     } else { // If base is not sp, we can&#39;t guarantee the access is aligned.
2761       return false;
2762     }
2763   } else {
2764     long mask = size - 1;
2765     // Load/store pair instruction only supports element size aligned offset.
2766     return (cur_offset &amp; mask) == 0 &amp;&amp; (prev_offset &amp; mask) == 0;
2767   }
2768 }
2769 
2770 // Checks whether current and previous loads/stores can be merged.
2771 // Returns true if it can be merged, else false.
2772 bool MacroAssembler::ldst_can_merge(Register rt,
2773                                     const Address &amp;adr,
2774                                     size_t cur_size_in_bytes,
2775                                     bool is_store) const {
2776   address prev = pc() - NativeInstruction::instruction_size;
2777   address last = code()-&gt;last_insn();
2778 
2779   if (last == NULL || !nativeInstruction_at(last)-&gt;is_Imm_LdSt()) {
2780     return false;
2781   }
2782 
2783   if (adr.getMode() != Address::base_plus_offset || prev != last) {
2784     return false;
2785   }
2786 
2787   NativeLdSt* prev_ldst = NativeLdSt_at(prev);
2788   size_t prev_size_in_bytes = prev_ldst-&gt;size_in_bytes();
2789 
2790   assert(prev_size_in_bytes == 4 || prev_size_in_bytes == 8, &quot;only supports 64/32bit merging.&quot;);
2791   assert(cur_size_in_bytes == 4 || cur_size_in_bytes == 8, &quot;only supports 64/32bit merging.&quot;);
2792 
2793   if (cur_size_in_bytes != prev_size_in_bytes || is_store != prev_ldst-&gt;is_store()) {
2794     return false;
2795   }
2796 
2797   long max_offset = 63 * prev_size_in_bytes;
2798   long min_offset = -64 * prev_size_in_bytes;
2799 
2800   assert(prev_ldst-&gt;is_not_pre_post_index(), &quot;pre-index or post-index is not supported to be merged.&quot;);
2801 
2802   // Only same base can be merged.
2803   if (adr.base() != prev_ldst-&gt;base()) {
2804     return false;
2805   }
2806 
2807   long cur_offset = adr.offset();
2808   long prev_offset = prev_ldst-&gt;offset();
2809   size_t diff = abs(cur_offset - prev_offset);
2810   if (diff != prev_size_in_bytes) {
2811     return false;
2812   }
2813 
2814   // Following cases can not be merged:
2815   // ldr x2, [x2, #8]
2816   // ldr x3, [x2, #16]
2817   // or:
2818   // ldr x2, [x3, #8]
2819   // ldr x2, [x3, #16]
2820   // If t1 and t2 is the same in &quot;ldp t1, t2, [xn, #imm]&quot;, we&#39;ll get SIGILL.
2821   if (!is_store &amp;&amp; (adr.base() == prev_ldst-&gt;target() || rt == prev_ldst-&gt;target())) {
2822     return false;
2823   }
2824 
2825   long low_offset = prev_offset &gt; cur_offset ? cur_offset : prev_offset;
2826   // Offset range must be in ldp/stp instruction&#39;s range.
2827   if (low_offset &gt; max_offset || low_offset &lt; min_offset) {
2828     return false;
2829   }
2830 
2831   if (merge_alignment_check(adr.base(), prev_size_in_bytes, cur_offset, prev_offset)) {
2832     return true;
2833   }
2834 
2835   return false;
2836 }
2837 
2838 // Merge current load/store with previous load/store into ldp/stp.
2839 void MacroAssembler::merge_ldst(Register rt,
2840                                 const Address &amp;adr,
2841                                 size_t cur_size_in_bytes,
2842                                 bool is_store) {
2843 
2844   assert(ldst_can_merge(rt, adr, cur_size_in_bytes, is_store) == true, &quot;cur and prev must be able to be merged.&quot;);
2845 
2846   Register rt_low, rt_high;
2847   address prev = pc() - NativeInstruction::instruction_size;
2848   NativeLdSt* prev_ldst = NativeLdSt_at(prev);
2849 
2850   long offset;
2851 
2852   if (adr.offset() &lt; prev_ldst-&gt;offset()) {
2853     offset = adr.offset();
2854     rt_low = rt;
2855     rt_high = prev_ldst-&gt;target();
2856   } else {
2857     offset = prev_ldst-&gt;offset();
2858     rt_low = prev_ldst-&gt;target();
2859     rt_high = rt;
2860   }
2861 
2862   Address adr_p = Address(prev_ldst-&gt;base(), offset);
2863   // Overwrite previous generated binary.
2864   code_section()-&gt;set_end(prev);
2865 
2866   const int sz = prev_ldst-&gt;size_in_bytes();
2867   assert(sz == 8 || sz == 4, &quot;only supports 64/32bit merging.&quot;);
2868   if (!is_store) {
2869     BLOCK_COMMENT(&quot;merged ldr pair&quot;);
2870     if (sz == 8) {
2871       ldp(rt_low, rt_high, adr_p);
2872     } else {
2873       ldpw(rt_low, rt_high, adr_p);
2874     }
2875   } else {
2876     BLOCK_COMMENT(&quot;merged str pair&quot;);
2877     if (sz == 8) {
2878       stp(rt_low, rt_high, adr_p);
2879     } else {
2880       stpw(rt_low, rt_high, adr_p);
2881     }
2882   }
2883 }
2884 
2885 /**
2886  * Multiply 64 bit by 64 bit first loop.
2887  */
2888 void MacroAssembler::multiply_64_x_64_loop(Register x, Register xstart, Register x_xstart,
2889                                            Register y, Register y_idx, Register z,
2890                                            Register carry, Register product,
2891                                            Register idx, Register kdx) {
2892   //
2893   //  jlong carry, x[], y[], z[];
2894   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
2895   //    huge_128 product = y[idx] * x[xstart] + carry;
2896   //    z[kdx] = (jlong)product;
2897   //    carry  = (jlong)(product &gt;&gt;&gt; 64);
2898   //  }
2899   //  z[xstart] = carry;
2900   //
2901 
2902   Label L_first_loop, L_first_loop_exit;
2903   Label L_one_x, L_one_y, L_multiply;
2904 
2905   subsw(xstart, xstart, 1);
2906   br(Assembler::MI, L_one_x);
2907 
2908   lea(rscratch1, Address(x, xstart, Address::lsl(LogBytesPerInt)));
2909   ldr(x_xstart, Address(rscratch1));
2910   ror(x_xstart, x_xstart, 32); // convert big-endian to little-endian
2911 
2912   bind(L_first_loop);
2913   subsw(idx, idx, 1);
2914   br(Assembler::MI, L_first_loop_exit);
2915   subsw(idx, idx, 1);
2916   br(Assembler::MI, L_one_y);
2917   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
2918   ldr(y_idx, Address(rscratch1));
2919   ror(y_idx, y_idx, 32); // convert big-endian to little-endian
2920   bind(L_multiply);
2921 
2922   // AArch64 has a multiply-accumulate instruction that we can&#39;t use
2923   // here because it has no way to process carries, so we have to use
2924   // separate add and adc instructions.  Bah.
2925   umulh(rscratch1, x_xstart, y_idx); // x_xstart * y_idx -&gt; rscratch1:product
2926   mul(product, x_xstart, y_idx);
2927   adds(product, product, carry);
2928   adc(carry, rscratch1, zr);   // x_xstart * y_idx + carry -&gt; carry:product
2929 
2930   subw(kdx, kdx, 2);
2931   ror(product, product, 32); // back to big-endian
2932   str(product, offsetted_address(z, kdx, Address::uxtw(LogBytesPerInt), 0, BytesPerLong));
2933 
2934   b(L_first_loop);
2935 
2936   bind(L_one_y);
2937   ldrw(y_idx, Address(y,  0));
2938   b(L_multiply);
2939 
2940   bind(L_one_x);
2941   ldrw(x_xstart, Address(x,  0));
2942   b(L_first_loop);
2943 
2944   bind(L_first_loop_exit);
2945 }
2946 
2947 /**
2948  * Multiply 128 bit by 128. Unrolled inner loop.
2949  *
2950  */
2951 void MacroAssembler::multiply_128_x_128_loop(Register y, Register z,
2952                                              Register carry, Register carry2,
2953                                              Register idx, Register jdx,
2954                                              Register yz_idx1, Register yz_idx2,
2955                                              Register tmp, Register tmp3, Register tmp4,
2956                                              Register tmp6, Register product_hi) {
2957 
2958   //   jlong carry, x[], y[], z[];
2959   //   int kdx = ystart+1;
2960   //   for (int idx=ystart-2; idx &gt;= 0; idx -= 2) { // Third loop
2961   //     huge_128 tmp3 = (y[idx+1] * product_hi) + z[kdx+idx+1] + carry;
2962   //     jlong carry2  = (jlong)(tmp3 &gt;&gt;&gt; 64);
2963   //     huge_128 tmp4 = (y[idx]   * product_hi) + z[kdx+idx] + carry2;
2964   //     carry  = (jlong)(tmp4 &gt;&gt;&gt; 64);
2965   //     z[kdx+idx+1] = (jlong)tmp3;
2966   //     z[kdx+idx] = (jlong)tmp4;
2967   //   }
2968   //   idx += 2;
2969   //   if (idx &gt; 0) {
2970   //     yz_idx1 = (y[idx] * product_hi) + z[kdx+idx] + carry;
2971   //     z[kdx+idx] = (jlong)yz_idx1;
2972   //     carry  = (jlong)(yz_idx1 &gt;&gt;&gt; 64);
2973   //   }
2974   //
2975 
2976   Label L_third_loop, L_third_loop_exit, L_post_third_loop_done;
2977 
2978   lsrw(jdx, idx, 2);
2979 
2980   bind(L_third_loop);
2981 
2982   subsw(jdx, jdx, 1);
2983   br(Assembler::MI, L_third_loop_exit);
2984   subw(idx, idx, 4);
2985 
2986   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
2987 
2988   ldp(yz_idx2, yz_idx1, Address(rscratch1, 0));
2989 
2990   lea(tmp6, Address(z, idx, Address::uxtw(LogBytesPerInt)));
2991 
2992   ror(yz_idx1, yz_idx1, 32); // convert big-endian to little-endian
2993   ror(yz_idx2, yz_idx2, 32);
2994 
2995   ldp(rscratch2, rscratch1, Address(tmp6, 0));
2996 
2997   mul(tmp3, product_hi, yz_idx1);  //  yz_idx1 * product_hi -&gt; tmp4:tmp3
2998   umulh(tmp4, product_hi, yz_idx1);
2999 
3000   ror(rscratch1, rscratch1, 32); // convert big-endian to little-endian
3001   ror(rscratch2, rscratch2, 32);
3002 
3003   mul(tmp, product_hi, yz_idx2);   //  yz_idx2 * product_hi -&gt; carry2:tmp
3004   umulh(carry2, product_hi, yz_idx2);
3005 
3006   // propagate sum of both multiplications into carry:tmp4:tmp3
3007   adds(tmp3, tmp3, carry);
3008   adc(tmp4, tmp4, zr);
3009   adds(tmp3, tmp3, rscratch1);
3010   adcs(tmp4, tmp4, tmp);
3011   adc(carry, carry2, zr);
3012   adds(tmp4, tmp4, rscratch2);
3013   adc(carry, carry, zr);
3014 
3015   ror(tmp3, tmp3, 32); // convert little-endian to big-endian
3016   ror(tmp4, tmp4, 32);
3017   stp(tmp4, tmp3, Address(tmp6, 0));
3018 
3019   b(L_third_loop);
3020   bind (L_third_loop_exit);
3021 
3022   andw (idx, idx, 0x3);
3023   cbz(idx, L_post_third_loop_done);
3024 
3025   Label L_check_1;
3026   subsw(idx, idx, 2);
3027   br(Assembler::MI, L_check_1);
3028 
3029   lea(rscratch1, Address(y, idx, Address::uxtw(LogBytesPerInt)));
3030   ldr(yz_idx1, Address(rscratch1, 0));
3031   ror(yz_idx1, yz_idx1, 32);
3032   mul(tmp3, product_hi, yz_idx1);  //  yz_idx1 * product_hi -&gt; tmp4:tmp3
3033   umulh(tmp4, product_hi, yz_idx1);
3034   lea(rscratch1, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3035   ldr(yz_idx2, Address(rscratch1, 0));
3036   ror(yz_idx2, yz_idx2, 32);
3037 
3038   add2_with_carry(carry, tmp4, tmp3, carry, yz_idx2);
3039 
3040   ror(tmp3, tmp3, 32);
3041   str(tmp3, Address(rscratch1, 0));
3042 
3043   bind (L_check_1);
3044 
3045   andw (idx, idx, 0x1);
3046   subsw(idx, idx, 1);
3047   br(Assembler::MI, L_post_third_loop_done);
3048   ldrw(tmp4, Address(y, idx, Address::uxtw(LogBytesPerInt)));
3049   mul(tmp3, tmp4, product_hi);  //  tmp4 * product_hi -&gt; carry2:tmp3
3050   umulh(carry2, tmp4, product_hi);
3051   ldrw(tmp4, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3052 
3053   add2_with_carry(carry2, tmp3, tmp4, carry);
3054 
3055   strw(tmp3, Address(z, idx, Address::uxtw(LogBytesPerInt)));
3056   extr(carry, carry2, tmp3, 32);
3057 
3058   bind(L_post_third_loop_done);
3059 }
3060 
3061 /**
3062  * Code for BigInteger::multiplyToLen() instrinsic.
3063  *
3064  * r0: x
3065  * r1: xlen
3066  * r2: y
3067  * r3: ylen
3068  * r4:  z
3069  * r5: zlen
3070  * r10: tmp1
3071  * r11: tmp2
3072  * r12: tmp3
3073  * r13: tmp4
3074  * r14: tmp5
3075  * r15: tmp6
3076  * r16: tmp7
3077  *
3078  */
3079 void MacroAssembler::multiply_to_len(Register x, Register xlen, Register y, Register ylen,
3080                                      Register z, Register zlen,
3081                                      Register tmp1, Register tmp2, Register tmp3, Register tmp4,
3082                                      Register tmp5, Register tmp6, Register product_hi) {
3083 
3084   assert_different_registers(x, xlen, y, ylen, z, zlen, tmp1, tmp2, tmp3, tmp4, tmp5, tmp6);
3085 
3086   const Register idx = tmp1;
3087   const Register kdx = tmp2;
3088   const Register xstart = tmp3;
3089 
3090   const Register y_idx = tmp4;
3091   const Register carry = tmp5;
3092   const Register product  = xlen;
3093   const Register x_xstart = zlen;  // reuse register
3094 
3095   // First Loop.
3096   //
3097   //  final static long LONG_MASK = 0xffffffffL;
3098   //  int xstart = xlen - 1;
3099   //  int ystart = ylen - 1;
3100   //  long carry = 0;
3101   //  for (int idx=ystart, kdx=ystart+1+xstart; idx &gt;= 0; idx-, kdx--) {
3102   //    long product = (y[idx] &amp; LONG_MASK) * (x[xstart] &amp; LONG_MASK) + carry;
3103   //    z[kdx] = (int)product;
3104   //    carry = product &gt;&gt;&gt; 32;
3105   //  }
3106   //  z[xstart] = (int)carry;
3107   //
3108 
3109   movw(idx, ylen);      // idx = ylen;
3110   movw(kdx, zlen);      // kdx = xlen+ylen;
3111   mov(carry, zr);       // carry = 0;
3112 
3113   Label L_done;
3114 
3115   movw(xstart, xlen);
3116   subsw(xstart, xstart, 1);
3117   br(Assembler::MI, L_done);
3118 
3119   multiply_64_x_64_loop(x, xstart, x_xstart, y, y_idx, z, carry, product, idx, kdx);
3120 
3121   Label L_second_loop;
3122   cbzw(kdx, L_second_loop);
3123 
3124   Label L_carry;
3125   subw(kdx, kdx, 1);
3126   cbzw(kdx, L_carry);
3127 
3128   strw(carry, Address(z, kdx, Address::uxtw(LogBytesPerInt)));
3129   lsr(carry, carry, 32);
3130   subw(kdx, kdx, 1);
3131 
3132   bind(L_carry);
3133   strw(carry, Address(z, kdx, Address::uxtw(LogBytesPerInt)));
3134 
3135   // Second and third (nested) loops.
3136   //
3137   // for (int i = xstart-1; i &gt;= 0; i--) { // Second loop
3138   //   carry = 0;
3139   //   for (int jdx=ystart, k=ystart+1+i; jdx &gt;= 0; jdx--, k--) { // Third loop
3140   //     long product = (y[jdx] &amp; LONG_MASK) * (x[i] &amp; LONG_MASK) +
3141   //                    (z[k] &amp; LONG_MASK) + carry;
3142   //     z[k] = (int)product;
3143   //     carry = product &gt;&gt;&gt; 32;
3144   //   }
3145   //   z[i] = (int)carry;
3146   // }
3147   //
3148   // i = xlen, j = tmp1, k = tmp2, carry = tmp5, x[i] = product_hi
3149 
3150   const Register jdx = tmp1;
3151 
3152   bind(L_second_loop);
3153   mov(carry, zr);                // carry = 0;
3154   movw(jdx, ylen);               // j = ystart+1
3155 
3156   subsw(xstart, xstart, 1);      // i = xstart-1;
3157   br(Assembler::MI, L_done);
3158 
3159   str(z, Address(pre(sp, -4 * wordSize)));
3160 
3161   Label L_last_x;
3162   lea(z, offsetted_address(z, xstart, Address::uxtw(LogBytesPerInt), 4, BytesPerInt)); // z = z + k - j
3163   subsw(xstart, xstart, 1);       // i = xstart-1;
3164   br(Assembler::MI, L_last_x);
3165 
3166   lea(rscratch1, Address(x, xstart, Address::uxtw(LogBytesPerInt)));
3167   ldr(product_hi, Address(rscratch1));
3168   ror(product_hi, product_hi, 32);  // convert big-endian to little-endian
3169 
3170   Label L_third_loop_prologue;
3171   bind(L_third_loop_prologue);
3172 
3173   str(ylen, Address(sp, wordSize));
3174   stp(x, xstart, Address(sp, 2 * wordSize));
3175   multiply_128_x_128_loop(y, z, carry, x, jdx, ylen, product,
3176                           tmp2, x_xstart, tmp3, tmp4, tmp6, product_hi);
3177   ldp(z, ylen, Address(post(sp, 2 * wordSize)));
3178   ldp(x, xlen, Address(post(sp, 2 * wordSize)));   // copy old xstart -&gt; xlen
3179 
3180   addw(tmp3, xlen, 1);
3181   strw(carry, Address(z, tmp3, Address::uxtw(LogBytesPerInt)));
3182   subsw(tmp3, tmp3, 1);
3183   br(Assembler::MI, L_done);
3184 
3185   lsr(carry, carry, 32);
3186   strw(carry, Address(z, tmp3, Address::uxtw(LogBytesPerInt)));
3187   b(L_second_loop);
3188 
3189   // Next infrequent code is moved outside loops.
3190   bind(L_last_x);
3191   ldrw(product_hi, Address(x,  0));
3192   b(L_third_loop_prologue);
3193 
3194   bind(L_done);
3195 }
3196 
3197 // Code for BigInteger::mulAdd instrinsic
3198 // out     = r0
3199 // in      = r1
3200 // offset  = r2  (already out.length-offset)
3201 // len     = r3
3202 // k       = r4
3203 //
3204 // pseudo code from java implementation:
3205 // carry = 0;
3206 // offset = out.length-offset - 1;
3207 // for (int j=len-1; j &gt;= 0; j--) {
3208 //     product = (in[j] &amp; LONG_MASK) * kLong + (out[offset] &amp; LONG_MASK) + carry;
3209 //     out[offset--] = (int)product;
3210 //     carry = product &gt;&gt;&gt; 32;
3211 // }
3212 // return (int)carry;
3213 void MacroAssembler::mul_add(Register out, Register in, Register offset,
3214       Register len, Register k) {
3215     Label LOOP, END;
3216     // pre-loop
3217     cmp(len, zr); // cmp, not cbz/cbnz: to use condition twice =&gt; less branches
3218     csel(out, zr, out, Assembler::EQ);
3219     br(Assembler::EQ, END);
3220     add(in, in, len, LSL, 2); // in[j+1] address
3221     add(offset, out, offset, LSL, 2); // out[offset + 1] address
3222     mov(out, zr); // used to keep carry now
3223     BIND(LOOP);
3224     ldrw(rscratch1, Address(pre(in, -4)));
3225     madd(rscratch1, rscratch1, k, out);
3226     ldrw(rscratch2, Address(pre(offset, -4)));
3227     add(rscratch1, rscratch1, rscratch2);
3228     strw(rscratch1, Address(offset));
3229     lsr(out, rscratch1, 32);
3230     subs(len, len, 1);
3231     br(Assembler::NE, LOOP);
3232     BIND(END);
3233 }
3234 
3235 /**
3236  * Emits code to update CRC-32 with a byte value according to constants in table
3237  *
3238  * @param [in,out]crc   Register containing the crc.
3239  * @param [in]val       Register containing the byte to fold into the CRC.
3240  * @param [in]table     Register containing the table of crc constants.
3241  *
3242  * uint32_t crc;
3243  * val = crc_table[(val ^ crc) &amp; 0xFF];
3244  * crc = val ^ (crc &gt;&gt; 8);
3245  *
3246  */
3247 void MacroAssembler::update_byte_crc32(Register crc, Register val, Register table) {
3248   eor(val, val, crc);
3249   andr(val, val, 0xff);
3250   ldrw(val, Address(table, val, Address::lsl(2)));
3251   eor(crc, val, crc, Assembler::LSR, 8);
3252 }
3253 
3254 /**
3255  * Emits code to update CRC-32 with a 32-bit value according to tables 0 to 3
3256  *
3257  * @param [in,out]crc   Register containing the crc.
3258  * @param [in]v         Register containing the 32-bit to fold into the CRC.
3259  * @param [in]table0    Register containing table 0 of crc constants.
3260  * @param [in]table1    Register containing table 1 of crc constants.
3261  * @param [in]table2    Register containing table 2 of crc constants.
3262  * @param [in]table3    Register containing table 3 of crc constants.
3263  *
3264  * uint32_t crc;
3265  *   v = crc ^ v
3266  *   crc = table3[v&amp;0xff]^table2[(v&gt;&gt;8)&amp;0xff]^table1[(v&gt;&gt;16)&amp;0xff]^table0[v&gt;&gt;24]
3267  *
3268  */
3269 void MacroAssembler::update_word_crc32(Register crc, Register v, Register tmp,
3270         Register table0, Register table1, Register table2, Register table3,
3271         bool upper) {
3272   eor(v, crc, v, upper ? LSR:LSL, upper ? 32:0);
3273   uxtb(tmp, v);
3274   ldrw(crc, Address(table3, tmp, Address::lsl(2)));
3275   ubfx(tmp, v, 8, 8);
3276   ldrw(tmp, Address(table2, tmp, Address::lsl(2)));
3277   eor(crc, crc, tmp);
3278   ubfx(tmp, v, 16, 8);
3279   ldrw(tmp, Address(table1, tmp, Address::lsl(2)));
3280   eor(crc, crc, tmp);
3281   ubfx(tmp, v, 24, 8);
3282   ldrw(tmp, Address(table0, tmp, Address::lsl(2)));
3283   eor(crc, crc, tmp);
3284 }
3285 
3286 void MacroAssembler::kernel_crc32_using_crc32(Register crc, Register buf,
3287         Register len, Register tmp0, Register tmp1, Register tmp2,
3288         Register tmp3) {
3289     Label CRC_by64_loop, CRC_by4_loop, CRC_by1_loop, CRC_less64, CRC_by64_pre, CRC_by32_loop, CRC_less32, L_exit;
3290     assert_different_registers(crc, buf, len, tmp0, tmp1, tmp2, tmp3);
3291 
3292     mvnw(crc, crc);
3293 
3294     subs(len, len, 128);
3295     br(Assembler::GE, CRC_by64_pre);
3296   BIND(CRC_less64);
3297     adds(len, len, 128-32);
3298     br(Assembler::GE, CRC_by32_loop);
3299   BIND(CRC_less32);
3300     adds(len, len, 32-4);
3301     br(Assembler::GE, CRC_by4_loop);
3302     adds(len, len, 4);
3303     br(Assembler::GT, CRC_by1_loop);
3304     b(L_exit);
3305 
3306   BIND(CRC_by32_loop);
3307     ldp(tmp0, tmp1, Address(post(buf, 16)));
3308     subs(len, len, 32);
3309     crc32x(crc, crc, tmp0);
3310     ldr(tmp2, Address(post(buf, 8)));
3311     crc32x(crc, crc, tmp1);
3312     ldr(tmp3, Address(post(buf, 8)));
3313     crc32x(crc, crc, tmp2);
3314     crc32x(crc, crc, tmp3);
3315     br(Assembler::GE, CRC_by32_loop);
3316     cmn(len, 32);
3317     br(Assembler::NE, CRC_less32);
3318     b(L_exit);
3319 
3320   BIND(CRC_by4_loop);
3321     ldrw(tmp0, Address(post(buf, 4)));
3322     subs(len, len, 4);
3323     crc32w(crc, crc, tmp0);
3324     br(Assembler::GE, CRC_by4_loop);
3325     adds(len, len, 4);
3326     br(Assembler::LE, L_exit);
3327   BIND(CRC_by1_loop);
3328     ldrb(tmp0, Address(post(buf, 1)));
3329     subs(len, len, 1);
3330     crc32b(crc, crc, tmp0);
3331     br(Assembler::GT, CRC_by1_loop);
3332     b(L_exit);
3333 
3334   BIND(CRC_by64_pre);
3335     sub(buf, buf, 8);
3336     ldp(tmp0, tmp1, Address(buf, 8));
3337     crc32x(crc, crc, tmp0);
3338     ldr(tmp2, Address(buf, 24));
3339     crc32x(crc, crc, tmp1);
3340     ldr(tmp3, Address(buf, 32));
3341     crc32x(crc, crc, tmp2);
3342     ldr(tmp0, Address(buf, 40));
3343     crc32x(crc, crc, tmp3);
3344     ldr(tmp1, Address(buf, 48));
3345     crc32x(crc, crc, tmp0);
3346     ldr(tmp2, Address(buf, 56));
3347     crc32x(crc, crc, tmp1);
3348     ldr(tmp3, Address(pre(buf, 64)));
3349 
3350     b(CRC_by64_loop);
3351 
3352     align(CodeEntryAlignment);
3353   BIND(CRC_by64_loop);
3354     subs(len, len, 64);
3355     crc32x(crc, crc, tmp2);
3356     ldr(tmp0, Address(buf, 8));
3357     crc32x(crc, crc, tmp3);
3358     ldr(tmp1, Address(buf, 16));
3359     crc32x(crc, crc, tmp0);
3360     ldr(tmp2, Address(buf, 24));
3361     crc32x(crc, crc, tmp1);
3362     ldr(tmp3, Address(buf, 32));
3363     crc32x(crc, crc, tmp2);
3364     ldr(tmp0, Address(buf, 40));
3365     crc32x(crc, crc, tmp3);
3366     ldr(tmp1, Address(buf, 48));
3367     crc32x(crc, crc, tmp0);
3368     ldr(tmp2, Address(buf, 56));
3369     crc32x(crc, crc, tmp1);
3370     ldr(tmp3, Address(pre(buf, 64)));
3371     br(Assembler::GE, CRC_by64_loop);
3372 
3373     // post-loop
3374     crc32x(crc, crc, tmp2);
3375     crc32x(crc, crc, tmp3);
3376 
3377     sub(len, len, 64);
3378     add(buf, buf, 8);
3379     cmn(len, 128);
3380     br(Assembler::NE, CRC_less64);
3381   BIND(L_exit);
3382     mvnw(crc, crc);
3383 }
3384 
3385 /**
3386  * @param crc   register containing existing CRC (32-bit)
3387  * @param buf   register pointing to input byte buffer (byte*)
3388  * @param len   register containing number of bytes
3389  * @param table register that will contain address of CRC table
3390  * @param tmp   scratch register
3391  */
3392 void MacroAssembler::kernel_crc32(Register crc, Register buf, Register len,
3393         Register table0, Register table1, Register table2, Register table3,
3394         Register tmp, Register tmp2, Register tmp3) {
3395   Label L_by16, L_by16_loop, L_by4, L_by4_loop, L_by1, L_by1_loop, L_exit;
3396   unsigned long offset;
3397 
3398   if (UseCRC32) {
3399       kernel_crc32_using_crc32(crc, buf, len, table0, table1, table2, table3);
3400       return;
3401   }
3402 
3403     mvnw(crc, crc);
3404 
3405     adrp(table0, ExternalAddress(StubRoutines::crc_table_addr()), offset);
3406     if (offset) add(table0, table0, offset);
3407     add(table1, table0, 1*256*sizeof(juint));
3408     add(table2, table0, 2*256*sizeof(juint));
3409     add(table3, table0, 3*256*sizeof(juint));
3410 
3411   if (UseNeon) {
3412       cmp(len, (u1)64);
3413       br(Assembler::LT, L_by16);
3414       eor(v16, T16B, v16, v16);
3415 
3416     Label L_fold;
3417 
3418       add(tmp, table0, 4*256*sizeof(juint)); // Point at the Neon constants
3419 
3420       ld1(v0, v1, T2D, post(buf, 32));
3421       ld1r(v4, T2D, post(tmp, 8));
3422       ld1r(v5, T2D, post(tmp, 8));
3423       ld1r(v6, T2D, post(tmp, 8));
3424       ld1r(v7, T2D, post(tmp, 8));
3425       mov(v16, T4S, 0, crc);
3426 
3427       eor(v0, T16B, v0, v16);
3428       sub(len, len, 64);
3429 
3430     BIND(L_fold);
3431       pmull(v22, T8H, v0, v5, T8B);
3432       pmull(v20, T8H, v0, v7, T8B);
3433       pmull(v23, T8H, v0, v4, T8B);
3434       pmull(v21, T8H, v0, v6, T8B);
3435 
3436       pmull2(v18, T8H, v0, v5, T16B);
3437       pmull2(v16, T8H, v0, v7, T16B);
3438       pmull2(v19, T8H, v0, v4, T16B);
3439       pmull2(v17, T8H, v0, v6, T16B);
3440 
3441       uzp1(v24, T8H, v20, v22);
3442       uzp2(v25, T8H, v20, v22);
3443       eor(v20, T16B, v24, v25);
3444 
3445       uzp1(v26, T8H, v16, v18);
3446       uzp2(v27, T8H, v16, v18);
3447       eor(v16, T16B, v26, v27);
3448 
3449       ushll2(v22, T4S, v20, T8H, 8);
3450       ushll(v20, T4S, v20, T4H, 8);
3451 
3452       ushll2(v18, T4S, v16, T8H, 8);
3453       ushll(v16, T4S, v16, T4H, 8);
3454 
3455       eor(v22, T16B, v23, v22);
3456       eor(v18, T16B, v19, v18);
3457       eor(v20, T16B, v21, v20);
3458       eor(v16, T16B, v17, v16);
3459 
3460       uzp1(v17, T2D, v16, v20);
3461       uzp2(v21, T2D, v16, v20);
3462       eor(v17, T16B, v17, v21);
3463 
3464       ushll2(v20, T2D, v17, T4S, 16);
3465       ushll(v16, T2D, v17, T2S, 16);
3466 
3467       eor(v20, T16B, v20, v22);
3468       eor(v16, T16B, v16, v18);
3469 
3470       uzp1(v17, T2D, v20, v16);
3471       uzp2(v21, T2D, v20, v16);
3472       eor(v28, T16B, v17, v21);
3473 
3474       pmull(v22, T8H, v1, v5, T8B);
3475       pmull(v20, T8H, v1, v7, T8B);
3476       pmull(v23, T8H, v1, v4, T8B);
3477       pmull(v21, T8H, v1, v6, T8B);
3478 
3479       pmull2(v18, T8H, v1, v5, T16B);
3480       pmull2(v16, T8H, v1, v7, T16B);
3481       pmull2(v19, T8H, v1, v4, T16B);
3482       pmull2(v17, T8H, v1, v6, T16B);
3483 
3484       ld1(v0, v1, T2D, post(buf, 32));
3485 
3486       uzp1(v24, T8H, v20, v22);
3487       uzp2(v25, T8H, v20, v22);
3488       eor(v20, T16B, v24, v25);
3489 
3490       uzp1(v26, T8H, v16, v18);
3491       uzp2(v27, T8H, v16, v18);
3492       eor(v16, T16B, v26, v27);
3493 
3494       ushll2(v22, T4S, v20, T8H, 8);
3495       ushll(v20, T4S, v20, T4H, 8);
3496 
3497       ushll2(v18, T4S, v16, T8H, 8);
3498       ushll(v16, T4S, v16, T4H, 8);
3499 
3500       eor(v22, T16B, v23, v22);
3501       eor(v18, T16B, v19, v18);
3502       eor(v20, T16B, v21, v20);
3503       eor(v16, T16B, v17, v16);
3504 
3505       uzp1(v17, T2D, v16, v20);
3506       uzp2(v21, T2D, v16, v20);
3507       eor(v16, T16B, v17, v21);
3508 
3509       ushll2(v20, T2D, v16, T4S, 16);
3510       ushll(v16, T2D, v16, T2S, 16);
3511 
3512       eor(v20, T16B, v22, v20);
3513       eor(v16, T16B, v16, v18);
3514 
3515       uzp1(v17, T2D, v20, v16);
3516       uzp2(v21, T2D, v20, v16);
3517       eor(v20, T16B, v17, v21);
3518 
3519       shl(v16, T2D, v28, 1);
3520       shl(v17, T2D, v20, 1);
3521 
3522       eor(v0, T16B, v0, v16);
3523       eor(v1, T16B, v1, v17);
3524 
3525       subs(len, len, 32);
3526       br(Assembler::GE, L_fold);
3527 
3528       mov(crc, 0);
3529       mov(tmp, v0, T1D, 0);
3530       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3531       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3532       mov(tmp, v0, T1D, 1);
3533       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3534       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3535       mov(tmp, v1, T1D, 0);
3536       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3537       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3538       mov(tmp, v1, T1D, 1);
3539       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3540       update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3541 
3542       add(len, len, 32);
3543   }
3544 
3545   BIND(L_by16);
3546     subs(len, len, 16);
3547     br(Assembler::GE, L_by16_loop);
3548     adds(len, len, 16-4);
3549     br(Assembler::GE, L_by4_loop);
3550     adds(len, len, 4);
3551     br(Assembler::GT, L_by1_loop);
3552     b(L_exit);
3553 
3554   BIND(L_by4_loop);
3555     ldrw(tmp, Address(post(buf, 4)));
3556     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3);
3557     subs(len, len, 4);
3558     br(Assembler::GE, L_by4_loop);
3559     adds(len, len, 4);
3560     br(Assembler::LE, L_exit);
3561   BIND(L_by1_loop);
3562     subs(len, len, 1);
3563     ldrb(tmp, Address(post(buf, 1)));
3564     update_byte_crc32(crc, tmp, table0);
3565     br(Assembler::GT, L_by1_loop);
3566     b(L_exit);
3567 
3568     align(CodeEntryAlignment);
3569   BIND(L_by16_loop);
3570     subs(len, len, 16);
3571     ldp(tmp, tmp3, Address(post(buf, 16)));
3572     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, false);
3573     update_word_crc32(crc, tmp, tmp2, table0, table1, table2, table3, true);
3574     update_word_crc32(crc, tmp3, tmp2, table0, table1, table2, table3, false);
3575     update_word_crc32(crc, tmp3, tmp2, table0, table1, table2, table3, true);
3576     br(Assembler::GE, L_by16_loop);
3577     adds(len, len, 16-4);
3578     br(Assembler::GE, L_by4_loop);
3579     adds(len, len, 4);
3580     br(Assembler::GT, L_by1_loop);
3581   BIND(L_exit);
3582     mvnw(crc, crc);
3583 }
3584 
3585 void MacroAssembler::kernel_crc32c_using_crc32c(Register crc, Register buf,
3586         Register len, Register tmp0, Register tmp1, Register tmp2,
3587         Register tmp3) {
3588     Label CRC_by64_loop, CRC_by4_loop, CRC_by1_loop, CRC_less64, CRC_by64_pre, CRC_by32_loop, CRC_less32, L_exit;
3589     assert_different_registers(crc, buf, len, tmp0, tmp1, tmp2, tmp3);
3590 
3591     subs(len, len, 128);
3592     br(Assembler::GE, CRC_by64_pre);
3593   BIND(CRC_less64);
3594     adds(len, len, 128-32);
3595     br(Assembler::GE, CRC_by32_loop);
3596   BIND(CRC_less32);
3597     adds(len, len, 32-4);
3598     br(Assembler::GE, CRC_by4_loop);
3599     adds(len, len, 4);
3600     br(Assembler::GT, CRC_by1_loop);
3601     b(L_exit);
3602 
3603   BIND(CRC_by32_loop);
3604     ldp(tmp0, tmp1, Address(post(buf, 16)));
3605     subs(len, len, 32);
3606     crc32cx(crc, crc, tmp0);
3607     ldr(tmp2, Address(post(buf, 8)));
3608     crc32cx(crc, crc, tmp1);
3609     ldr(tmp3, Address(post(buf, 8)));
3610     crc32cx(crc, crc, tmp2);
3611     crc32cx(crc, crc, tmp3);
3612     br(Assembler::GE, CRC_by32_loop);
3613     cmn(len, 32);
3614     br(Assembler::NE, CRC_less32);
3615     b(L_exit);
3616 
3617   BIND(CRC_by4_loop);
3618     ldrw(tmp0, Address(post(buf, 4)));
3619     subs(len, len, 4);
3620     crc32cw(crc, crc, tmp0);
3621     br(Assembler::GE, CRC_by4_loop);
3622     adds(len, len, 4);
3623     br(Assembler::LE, L_exit);
3624   BIND(CRC_by1_loop);
3625     ldrb(tmp0, Address(post(buf, 1)));
3626     subs(len, len, 1);
3627     crc32cb(crc, crc, tmp0);
3628     br(Assembler::GT, CRC_by1_loop);
3629     b(L_exit);
3630 
3631   BIND(CRC_by64_pre);
3632     sub(buf, buf, 8);
3633     ldp(tmp0, tmp1, Address(buf, 8));
3634     crc32cx(crc, crc, tmp0);
3635     ldr(tmp2, Address(buf, 24));
3636     crc32cx(crc, crc, tmp1);
3637     ldr(tmp3, Address(buf, 32));
3638     crc32cx(crc, crc, tmp2);
3639     ldr(tmp0, Address(buf, 40));
3640     crc32cx(crc, crc, tmp3);
3641     ldr(tmp1, Address(buf, 48));
3642     crc32cx(crc, crc, tmp0);
3643     ldr(tmp2, Address(buf, 56));
3644     crc32cx(crc, crc, tmp1);
3645     ldr(tmp3, Address(pre(buf, 64)));
3646 
3647     b(CRC_by64_loop);
3648 
3649     align(CodeEntryAlignment);
3650   BIND(CRC_by64_loop);
3651     subs(len, len, 64);
3652     crc32cx(crc, crc, tmp2);
3653     ldr(tmp0, Address(buf, 8));
3654     crc32cx(crc, crc, tmp3);
3655     ldr(tmp1, Address(buf, 16));
3656     crc32cx(crc, crc, tmp0);
3657     ldr(tmp2, Address(buf, 24));
3658     crc32cx(crc, crc, tmp1);
3659     ldr(tmp3, Address(buf, 32));
3660     crc32cx(crc, crc, tmp2);
3661     ldr(tmp0, Address(buf, 40));
3662     crc32cx(crc, crc, tmp3);
3663     ldr(tmp1, Address(buf, 48));
3664     crc32cx(crc, crc, tmp0);
3665     ldr(tmp2, Address(buf, 56));
3666     crc32cx(crc, crc, tmp1);
3667     ldr(tmp3, Address(pre(buf, 64)));
3668     br(Assembler::GE, CRC_by64_loop);
3669 
3670     // post-loop
3671     crc32cx(crc, crc, tmp2);
3672     crc32cx(crc, crc, tmp3);
3673 
3674     sub(len, len, 64);
3675     add(buf, buf, 8);
3676     cmn(len, 128);
3677     br(Assembler::NE, CRC_less64);
3678   BIND(L_exit);
3679 }
3680 
3681 /**
3682  * @param crc   register containing existing CRC (32-bit)
3683  * @param buf   register pointing to input byte buffer (byte*)
3684  * @param len   register containing number of bytes
3685  * @param table register that will contain address of CRC table
3686  * @param tmp   scratch register
3687  */
3688 void MacroAssembler::kernel_crc32c(Register crc, Register buf, Register len,
3689         Register table0, Register table1, Register table2, Register table3,
3690         Register tmp, Register tmp2, Register tmp3) {
3691   kernel_crc32c_using_crc32c(crc, buf, len, table0, table1, table2, table3);
3692 }
3693 
3694 
3695 SkipIfEqual::SkipIfEqual(
3696     MacroAssembler* masm, const bool* flag_addr, bool value) {
3697   _masm = masm;
3698   unsigned long offset;
3699   _masm-&gt;adrp(rscratch1, ExternalAddress((address)flag_addr), offset);
3700   _masm-&gt;ldrb(rscratch1, Address(rscratch1, offset));
3701   _masm-&gt;cbzw(rscratch1, _label);
3702 }
3703 
3704 SkipIfEqual::~SkipIfEqual() {
3705   _masm-&gt;bind(_label);
3706 }
3707 
3708 void MacroAssembler::addptr(const Address &amp;dst, int32_t src) {
3709   Address adr;
3710   switch(dst.getMode()) {
3711   case Address::base_plus_offset:
3712     // This is the expected mode, although we allow all the other
3713     // forms below.
3714     adr = form_address(rscratch2, dst.base(), dst.offset(), LogBytesPerWord);
3715     break;
3716   default:
3717     lea(rscratch2, dst);
3718     adr = Address(rscratch2);
3719     break;
3720   }
3721   ldr(rscratch1, adr);
3722   add(rscratch1, rscratch1, src);
3723   str(rscratch1, adr);
3724 }
3725 
3726 void MacroAssembler::cmpptr(Register src1, Address src2) {
3727   unsigned long offset;
3728   adrp(rscratch1, src2, offset);
3729   ldr(rscratch1, Address(rscratch1, offset));
3730   cmp(src1, rscratch1);
3731 }
3732 
3733 void MacroAssembler::cmpoop(Register obj1, Register obj2) {
3734   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
3735   bs-&gt;obj_equals(this, obj1, obj2);
3736 }
3737 
3738 void MacroAssembler::load_method_holder(Register holder, Register method) {
3739   ldr(holder, Address(method, Method::const_offset()));                      // ConstMethod*
3740   ldr(holder, Address(holder, ConstMethod::constants_offset()));             // ConstantPool*
3741   ldr(holder, Address(holder, ConstantPool::pool_holder_offset_in_bytes())); // InstanceKlass*
3742 }
3743 
3744 void MacroAssembler::load_metadata(Register dst, Register src) {
3745   if (UseCompressedClassPointers) {
3746     ldrw(dst, Address(src, oopDesc::klass_offset_in_bytes()));
3747   } else {
3748     ldr(dst, Address(src, oopDesc::klass_offset_in_bytes()));
3749   }
3750 }
3751 
3752 void MacroAssembler::load_klass(Register dst, Register src) {
3753   load_metadata(dst, src);
3754   if (UseCompressedClassPointers) {
3755     andr(dst, dst, oopDesc::compressed_klass_mask());
3756     decode_klass_not_null(dst);
3757   } else {
3758     ubfm(dst, dst, 0, 63 - oopDesc::storage_props_nof_bits);
3759   }
3760 }
3761 
3762 // ((OopHandle)result).resolve();
3763 void MacroAssembler::resolve_oop_handle(Register result, Register tmp) {
3764   // OopHandle::resolve is an indirection.
3765   access_load_at(T_OBJECT, IN_NATIVE, result, Address(result, 0), tmp, noreg);
3766 }
3767 
3768 void MacroAssembler::load_mirror(Register dst, Register method, Register tmp) {
3769   const int mirror_offset = in_bytes(Klass::java_mirror_offset());
3770   ldr(dst, Address(rmethod, Method::const_offset()));
3771   ldr(dst, Address(dst, ConstMethod::constants_offset()));
3772   ldr(dst, Address(dst, ConstantPool::pool_holder_offset_in_bytes()));
3773   ldr(dst, Address(dst, mirror_offset));
3774   resolve_oop_handle(dst, tmp);
3775 }
3776 
3777 void MacroAssembler::load_storage_props(Register dst, Register src) {
3778   load_metadata(dst, src);
3779   if (UseCompressedClassPointers) {
3780     asrw(dst, dst, oopDesc::narrow_storage_props_shift);
3781   } else {
3782     asr(dst, dst, oopDesc::wide_storage_props_shift);
3783   }
3784 }
3785 
3786 void MacroAssembler::cmp_klass(Register oop, Register trial_klass, Register tmp) {
3787   if (UseCompressedClassPointers) {
3788     ldrw(tmp, Address(oop, oopDesc::klass_offset_in_bytes()));
3789     if (CompressedKlassPointers::base() == NULL) {
3790       cmp(trial_klass, tmp, LSL, CompressedKlassPointers::shift());
3791       return;
3792     } else if (((uint64_t)CompressedKlassPointers::base() &amp; 0xffffffff) == 0
3793                &amp;&amp; CompressedKlassPointers::shift() == 0) {
3794       // Only the bottom 32 bits matter
3795       cmpw(trial_klass, tmp);
3796       return;
3797     }
3798     decode_klass_not_null(tmp);
3799   } else {
3800     ldr(tmp, Address(oop, oopDesc::klass_offset_in_bytes()));
3801   }
3802   cmp(trial_klass, tmp);
3803 }
3804 
3805 void MacroAssembler::load_prototype_header(Register dst, Register src) {
3806   load_klass(dst, src);
3807   ldr(dst, Address(dst, Klass::prototype_header_offset()));
3808 }
3809 
3810 void MacroAssembler::store_klass(Register dst, Register src) {
3811   // FIXME: Should this be a store release?  concurrent gcs assumes
3812   // klass length is valid if klass field is not null.
3813   if (UseCompressedClassPointers) {
3814     encode_klass_not_null(src);
3815     strw(src, Address(dst, oopDesc::klass_offset_in_bytes()));
3816   } else {
3817     str(src, Address(dst, oopDesc::klass_offset_in_bytes()));
3818   }
3819 }
3820 
3821 void MacroAssembler::store_klass_gap(Register dst, Register src) {
3822   if (UseCompressedClassPointers) {
3823     // Store to klass gap in destination
3824     strw(src, Address(dst, oopDesc::klass_gap_offset_in_bytes()));
3825   }
3826 }
3827 
3828 // Algorithm must match CompressedOops::encode.
3829 void MacroAssembler::encode_heap_oop(Register d, Register s) {
3830 #ifdef ASSERT
3831   verify_heapbase(&quot;MacroAssembler::encode_heap_oop: heap base corrupted?&quot;);
3832 #endif
3833   verify_oop(s, &quot;broken oop in encode_heap_oop&quot;);
3834   if (CompressedOops::base() == NULL) {
3835     if (CompressedOops::shift() != 0) {
3836       assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3837       lsr(d, s, LogMinObjAlignmentInBytes);
3838     } else {
3839       mov(d, s);
3840     }
3841   } else {
3842     subs(d, s, rheapbase);
3843     csel(d, d, zr, Assembler::HS);
3844     lsr(d, d, LogMinObjAlignmentInBytes);
3845 
3846     /*  Old algorithm: is this any worse?
3847     Label nonnull;
3848     cbnz(r, nonnull);
3849     sub(r, r, rheapbase);
3850     bind(nonnull);
3851     lsr(r, r, LogMinObjAlignmentInBytes);
3852     */
3853   }
3854 }
3855 
3856 void MacroAssembler::encode_heap_oop_not_null(Register r) {
3857 #ifdef ASSERT
3858   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null: heap base corrupted?&quot;);
3859   if (CheckCompressedOops) {
3860     Label ok;
3861     cbnz(r, ok);
3862     stop(&quot;null oop passed to encode_heap_oop_not_null&quot;);
3863     bind(ok);
3864   }
3865 #endif
3866   verify_oop(r, &quot;broken oop in encode_heap_oop_not_null&quot;);
3867   if (CompressedOops::base() != NULL) {
3868     sub(r, r, rheapbase);
3869   }
3870   if (CompressedOops::shift() != 0) {
3871     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3872     lsr(r, r, LogMinObjAlignmentInBytes);
3873   }
3874 }
3875 
3876 void MacroAssembler::encode_heap_oop_not_null(Register dst, Register src) {
3877 #ifdef ASSERT
3878   verify_heapbase(&quot;MacroAssembler::encode_heap_oop_not_null2: heap base corrupted?&quot;);
3879   if (CheckCompressedOops) {
3880     Label ok;
3881     cbnz(src, ok);
3882     stop(&quot;null oop passed to encode_heap_oop_not_null2&quot;);
3883     bind(ok);
3884   }
3885 #endif
3886   verify_oop(src, &quot;broken oop in encode_heap_oop_not_null2&quot;);
3887 
3888   Register data = src;
3889   if (CompressedOops::base() != NULL) {
3890     sub(dst, src, rheapbase);
3891     data = dst;
3892   }
3893   if (CompressedOops::shift() != 0) {
3894     assert (LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3895     lsr(dst, data, LogMinObjAlignmentInBytes);
3896     data = dst;
3897   }
3898   if (data == src)
3899     mov(dst, src);
3900 }
3901 
3902 void  MacroAssembler::decode_heap_oop(Register d, Register s) {
3903 #ifdef ASSERT
3904   verify_heapbase(&quot;MacroAssembler::decode_heap_oop: heap base corrupted?&quot;);
3905 #endif
3906   if (CompressedOops::base() == NULL) {
3907     if (CompressedOops::shift() != 0 || d != s) {
3908       lsl(d, s, CompressedOops::shift());
3909     }
3910   } else {
3911     Label done;
3912     if (d != s)
3913       mov(d, s);
3914     cbz(s, done);
3915     add(d, rheapbase, s, Assembler::LSL, LogMinObjAlignmentInBytes);
3916     bind(done);
3917   }
3918   verify_oop(d, &quot;broken oop in decode_heap_oop&quot;);
3919 }
3920 
3921 void  MacroAssembler::decode_heap_oop_not_null(Register r) {
3922   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
3923   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
3924   // Cannot assert, unverified entry point counts instructions (see .ad file)
3925   // vtableStubs also counts instructions in pd_code_size_limit.
3926   // Also do not verify_oop as this is called by verify_oop.
3927   if (CompressedOops::shift() != 0) {
3928     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3929     if (CompressedOops::base() != NULL) {
3930       add(r, rheapbase, r, Assembler::LSL, LogMinObjAlignmentInBytes);
3931     } else {
3932       add(r, zr, r, Assembler::LSL, LogMinObjAlignmentInBytes);
3933     }
3934   } else {
3935     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
3936   }
3937 }
3938 
3939 void  MacroAssembler::decode_heap_oop_not_null(Register dst, Register src) {
3940   assert (UseCompressedOops, &quot;should only be used for compressed headers&quot;);
3941   assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
3942   // Cannot assert, unverified entry point counts instructions (see .ad file)
3943   // vtableStubs also counts instructions in pd_code_size_limit.
3944   // Also do not verify_oop as this is called by verify_oop.
3945   if (CompressedOops::shift() != 0) {
3946     assert(LogMinObjAlignmentInBytes == CompressedOops::shift(), &quot;decode alg wrong&quot;);
3947     if (CompressedOops::base() != NULL) {
3948       add(dst, rheapbase, src, Assembler::LSL, LogMinObjAlignmentInBytes);
3949     } else {
3950       add(dst, zr, src, Assembler::LSL, LogMinObjAlignmentInBytes);
3951     }
3952   } else {
3953     assert (CompressedOops::base() == NULL, &quot;sanity&quot;);
3954     if (dst != src) {
3955       mov(dst, src);
3956     }
3957   }
3958 }
3959 
3960 MacroAssembler::KlassDecodeMode MacroAssembler::_klass_decode_mode(KlassDecodeNone);
3961 
3962 MacroAssembler::KlassDecodeMode MacroAssembler::klass_decode_mode() {
3963   assert(UseCompressedClassPointers, &quot;not using compressed class pointers&quot;);
3964   assert(Metaspace::initialized(), &quot;metaspace not initialized yet&quot;);
3965 
3966   if (_klass_decode_mode != KlassDecodeNone) {
3967     return _klass_decode_mode;
3968   }
3969 
3970   assert(LogKlassAlignmentInBytes == CompressedKlassPointers::shift()
3971          || 0 == CompressedKlassPointers::shift(), &quot;decode alg wrong&quot;);
3972 
3973   if (CompressedKlassPointers::base() == NULL) {
3974     return (_klass_decode_mode = KlassDecodeZero);
3975   }
3976 
3977   if (operand_valid_for_logical_immediate(
3978         /*is32*/false, (uint64_t)CompressedKlassPointers::base())) {
3979     const uint64_t range_mask =
3980       (1UL &lt;&lt; log2_intptr(CompressedKlassPointers::range())) - 1;
3981     if (((uint64_t)CompressedKlassPointers::base() &amp; range_mask) == 0) {
3982       return (_klass_decode_mode = KlassDecodeXor);
3983     }
3984   }
3985 
3986   const uint64_t shifted_base =
3987     (uint64_t)CompressedKlassPointers::base() &gt;&gt; CompressedKlassPointers::shift();
3988   guarantee((shifted_base &amp; 0xffff0000ffffffff) == 0,
3989             &quot;compressed class base bad alignment&quot;);
3990 
3991   return (_klass_decode_mode = KlassDecodeMovk);
3992 }
3993 
3994 void MacroAssembler::encode_klass_not_null(Register dst, Register src) {
3995   switch (klass_decode_mode()) {
3996   case KlassDecodeZero:
3997     if (CompressedKlassPointers::shift() != 0) {
3998       lsr(dst, src, LogKlassAlignmentInBytes);
3999     } else {
4000       if (dst != src) mov(dst, src);
4001     }
4002     break;
4003 
4004   case KlassDecodeXor:
4005     if (CompressedKlassPointers::shift() != 0) {
4006       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
4007       lsr(dst, dst, LogKlassAlignmentInBytes);
4008     } else {
4009       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
4010     }
4011     break;
4012 
4013   case KlassDecodeMovk:
4014     if (CompressedKlassPointers::shift() != 0) {
4015       ubfx(dst, src, LogKlassAlignmentInBytes, 32);
4016     } else {
4017       movw(dst, src);
4018     }
4019     break;
4020 
4021   case KlassDecodeNone:
4022     ShouldNotReachHere();
4023     break;
4024   }
4025 }
4026 
4027 void MacroAssembler::encode_klass_not_null(Register r) {
4028   encode_klass_not_null(r, r);
4029 }
4030 
4031 void  MacroAssembler::decode_klass_not_null(Register dst, Register src) {
4032   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4033 
4034   switch (klass_decode_mode()) {
4035   case KlassDecodeZero:
4036     if (CompressedKlassPointers::shift() != 0) {
4037       lsl(dst, src, LogKlassAlignmentInBytes);
4038     } else {
4039       if (dst != src) mov(dst, src);
4040     }
4041     break;
4042 
4043   case KlassDecodeXor:
4044     if (CompressedKlassPointers::shift() != 0) {
4045       lsl(dst, src, LogKlassAlignmentInBytes);
4046       eor(dst, dst, (uint64_t)CompressedKlassPointers::base());
4047     } else {
4048       eor(dst, src, (uint64_t)CompressedKlassPointers::base());
4049     }
4050     break;
4051 
4052   case KlassDecodeMovk: {
4053     const uint64_t shifted_base =
4054       (uint64_t)CompressedKlassPointers::base() &gt;&gt; CompressedKlassPointers::shift();
4055 
4056     if (dst != src) movw(dst, src);
4057     movk(dst, shifted_base &gt;&gt; 32, 32);
4058 
4059     if (CompressedKlassPointers::shift() != 0) {
4060       lsl(dst, dst, LogKlassAlignmentInBytes);
4061     }
4062 
4063     break;
4064   }
4065 
4066   case KlassDecodeNone:
4067     ShouldNotReachHere();
4068     break;
4069   }
4070 }
4071 
4072 void  MacroAssembler::decode_klass_not_null(Register r) {
4073   decode_klass_not_null(r, r);
4074 }
4075 
4076 void  MacroAssembler::set_narrow_oop(Register dst, jobject obj) {
4077 #ifdef ASSERT
4078   {
4079     ThreadInVMfromUnknown tiv;
4080     assert (UseCompressedOops, &quot;should only be used for compressed oops&quot;);
4081     assert (Universe::heap() != NULL, &quot;java heap should be initialized&quot;);
4082     assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4083     assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;should be real oop&quot;);
4084   }
4085 #endif
4086   int oop_index = oop_recorder()-&gt;find_index(obj);
4087   InstructionMark im(this);
4088   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4089   code_section()-&gt;relocate(inst_mark(), rspec);
4090   movz(dst, 0xDEAD, 16);
4091   movk(dst, 0xBEEF);
4092 }
4093 
4094 void  MacroAssembler::set_narrow_klass(Register dst, Klass* k) {
4095   assert (UseCompressedClassPointers, &quot;should only be used for compressed headers&quot;);
4096   assert (oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4097   int index = oop_recorder()-&gt;find_index(k);
4098   assert(! Universe::heap()-&gt;is_in(k), &quot;should not be an oop&quot;);
4099 
4100   InstructionMark im(this);
4101   RelocationHolder rspec = metadata_Relocation::spec(index);
4102   code_section()-&gt;relocate(inst_mark(), rspec);
4103   narrowKlass nk = CompressedKlassPointers::encode(k);
4104   movz(dst, (nk &gt;&gt; 16), 16);
4105   movk(dst, nk &amp; 0xffff);
4106 }
4107 
4108 void MacroAssembler::access_load_at(BasicType type, DecoratorSet decorators,
4109                                     Register dst, Address src,
4110                                     Register tmp1, Register thread_tmp) {
4111   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4112   decorators = AccessInternal::decorator_fixup(decorators);
4113   bool as_raw = (decorators &amp; AS_RAW) != 0;
4114   if (as_raw) {
4115     bs-&gt;BarrierSetAssembler::load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4116   } else {
4117     bs-&gt;load_at(this, decorators, type, dst, src, tmp1, thread_tmp);
4118   }
4119 }
4120 
4121 void MacroAssembler::access_store_at(BasicType type, DecoratorSet decorators,
4122                                      Address dst, Register src,
4123                                      Register tmp1, Register thread_tmp, Register tmp3) {
4124 
4125   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4126   decorators = AccessInternal::decorator_fixup(decorators);
4127   bool as_raw = (decorators &amp; AS_RAW) != 0;
4128   if (as_raw) {
4129     bs-&gt;BarrierSetAssembler::store_at(this, decorators, type, dst, src, tmp1, thread_tmp, tmp3);
4130   } else {
4131     bs-&gt;store_at(this, decorators, type, dst, src, tmp1, thread_tmp, tmp3);
4132   }
4133 }
4134 
4135 void MacroAssembler::resolve(DecoratorSet decorators, Register obj) {
4136   // Use stronger ACCESS_WRITE|ACCESS_READ by default.
4137   if ((decorators &amp; (ACCESS_READ | ACCESS_WRITE)) == 0) {
4138     decorators |= ACCESS_READ | ACCESS_WRITE;
4139   }
4140   BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4141   return bs-&gt;resolve(this, decorators, obj);
4142 }
4143 
4144 void MacroAssembler::load_heap_oop(Register dst, Address src, Register tmp1,
4145                                    Register thread_tmp, DecoratorSet decorators) {
4146   access_load_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, thread_tmp);
4147 }
4148 
4149 void MacroAssembler::load_heap_oop_not_null(Register dst, Address src, Register tmp1,
4150                                             Register thread_tmp, DecoratorSet decorators) {
4151   access_load_at(T_OBJECT, IN_HEAP | IS_NOT_NULL | decorators, dst, src, tmp1, thread_tmp);
4152 }
4153 
4154 void MacroAssembler::store_heap_oop(Address dst, Register src, Register tmp1,
4155                                     Register thread_tmp, Register tmp3, DecoratorSet decorators) {
4156   access_store_at(T_OBJECT, IN_HEAP | decorators, dst, src, tmp1, thread_tmp, tmp3);
4157 }
4158 
4159 // Used for storing NULLs.
4160 void MacroAssembler::store_heap_oop_null(Address dst) {
4161   access_store_at(T_OBJECT, IN_HEAP, dst, noreg, noreg, noreg, noreg);
4162 }
4163 
4164 Address MacroAssembler::allocate_metadata_address(Metadata* obj) {
4165   assert(oop_recorder() != NULL, &quot;this assembler needs a Recorder&quot;);
4166   int index = oop_recorder()-&gt;allocate_metadata_index(obj);
4167   RelocationHolder rspec = metadata_Relocation::spec(index);
4168   return Address((address)obj, rspec);
4169 }
4170 
4171 // Move an oop into a register.  immediate is true if we want
4172 // immediate instrcutions, i.e. we are not going to patch this
4173 // instruction while the code is being executed by another thread.  In
4174 // that case we can use move immediates rather than the constant pool.
4175 void MacroAssembler::movoop(Register dst, jobject obj, bool immediate) {
4176   int oop_index;
4177   if (obj == NULL) {
4178     oop_index = oop_recorder()-&gt;allocate_oop_index(obj);
4179   } else {
4180 #ifdef ASSERT
4181     {
4182       ThreadInVMfromUnknown tiv;
4183       assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;should be real oop&quot;);
4184     }
4185 #endif
4186     oop_index = oop_recorder()-&gt;find_index(obj);
4187   }
4188   RelocationHolder rspec = oop_Relocation::spec(oop_index);
4189   if (! immediate) {
4190     address dummy = address(uintptr_t(pc()) &amp; -wordSize); // A nearby aligned address
4191     ldr_constant(dst, Address(dummy, rspec));
4192   } else
4193     mov(dst, Address((address)obj, rspec));
4194 }
4195 
4196 // Move a metadata address into a register.
4197 void MacroAssembler::mov_metadata(Register dst, Metadata* obj) {
4198   int oop_index;
4199   if (obj == NULL) {
4200     oop_index = oop_recorder()-&gt;allocate_metadata_index(obj);
4201   } else {
4202     oop_index = oop_recorder()-&gt;find_index(obj);
4203   }
4204   RelocationHolder rspec = metadata_Relocation::spec(oop_index);
4205   mov(dst, Address((address)obj, rspec));
4206 }
4207 
4208 Address MacroAssembler::constant_oop_address(jobject obj) {
4209 #ifdef ASSERT
4210   {
4211     ThreadInVMfromUnknown tiv;
4212     assert(oop_recorder() != NULL, &quot;this assembler needs an OopRecorder&quot;);
4213     assert(Universe::heap()-&gt;is_in(JNIHandles::resolve(obj)), &quot;not an oop&quot;);
4214   }
4215 #endif
4216   int oop_index = oop_recorder()-&gt;find_index(obj);
4217   return Address((address)obj, oop_Relocation::spec(oop_index));
4218 }
4219 
4220 // Defines obj, preserves var_size_in_bytes, okay for t2 == var_size_in_bytes.
4221 void MacroAssembler::tlab_allocate(Register obj,
4222                                    Register var_size_in_bytes,
4223                                    int con_size_in_bytes,
4224                                    Register t1,
4225                                    Register t2,
4226                                    Label&amp; slow_case) {
4227   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4228   bs-&gt;tlab_allocate(this, obj, var_size_in_bytes, con_size_in_bytes, t1, t2, slow_case);
4229 }
4230 
4231 // Defines obj, preserves var_size_in_bytes
4232 void MacroAssembler::eden_allocate(Register obj,
4233                                    Register var_size_in_bytes,
4234                                    int con_size_in_bytes,
4235                                    Register t1,
4236                                    Label&amp; slow_case) {
4237   BarrierSetAssembler *bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
4238   bs-&gt;eden_allocate(this, obj, var_size_in_bytes, con_size_in_bytes, t1, slow_case);
4239 }
4240 
4241 // Zero words; len is in bytes
4242 // Destroys all registers except addr
4243 // len must be a nonzero multiple of wordSize
4244 void MacroAssembler::zero_memory(Register addr, Register len, Register t1) {
4245   assert_different_registers(addr, len, t1, rscratch1, rscratch2);
4246 
4247 #ifdef ASSERT
4248   { Label L;
4249     tst(len, BytesPerWord - 1);
4250     br(Assembler::EQ, L);
4251     stop(&quot;len is not a multiple of BytesPerWord&quot;);
4252     bind(L);
4253   }
4254 #endif
4255 
4256 #ifndef PRODUCT
4257   block_comment(&quot;zero memory&quot;);
4258 #endif
4259 
4260   Label loop;
4261   Label entry;
4262 
4263 //  Algorithm:
4264 //
4265 //    scratch1 = cnt &amp; 7;
4266 //    cnt -= scratch1;
4267 //    p += scratch1;
4268 //    switch (scratch1) {
4269 //      do {
4270 //        cnt -= 8;
4271 //          p[-8] = 0;
4272 //        case 7:
4273 //          p[-7] = 0;
4274 //        case 6:
4275 //          p[-6] = 0;
4276 //          // ...
4277 //        case 1:
4278 //          p[-1] = 0;
4279 //        case 0:
4280 //          p += 8;
4281 //      } while (cnt);
4282 //    }
4283 
4284   const int unroll = 8; // Number of str(zr) instructions we&#39;ll unroll
4285 
4286   lsr(len, len, LogBytesPerWord);
4287   andr(rscratch1, len, unroll - 1);  // tmp1 = cnt % unroll
4288   sub(len, len, rscratch1);      // cnt -= unroll
4289   // t1 always points to the end of the region we&#39;re about to zero
4290   add(t1, addr, rscratch1, Assembler::LSL, LogBytesPerWord);
4291   adr(rscratch2, entry);
4292   sub(rscratch2, rscratch2, rscratch1, Assembler::LSL, 2);
4293   br(rscratch2);
4294   bind(loop);
4295   sub(len, len, unroll);
4296   for (int i = -unroll; i &lt; 0; i++)
4297     Assembler::str(zr, Address(t1, i * wordSize));
4298   bind(entry);
4299   add(t1, t1, unroll * wordSize);
4300   cbnz(len, loop);
4301 }
4302 
4303 void MacroAssembler::verify_tlab() {
4304 #ifdef ASSERT
4305   if (UseTLAB &amp;&amp; VerifyOops) {
4306     Label next, ok;
4307 
4308     stp(rscratch2, rscratch1, Address(pre(sp, -16)));
4309 
4310     ldr(rscratch2, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
4311     ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_start_offset())));
4312     cmp(rscratch2, rscratch1);
4313     br(Assembler::HS, next);
4314     STOP(&quot;assert(top &gt;= start)&quot;);
4315     should_not_reach_here();
4316 
4317     bind(next);
4318     ldr(rscratch2, Address(rthread, in_bytes(JavaThread::tlab_end_offset())));
4319     ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
4320     cmp(rscratch2, rscratch1);
4321     br(Assembler::HS, ok);
4322     STOP(&quot;assert(top &lt;= end)&quot;);
4323     should_not_reach_here();
4324 
4325     bind(ok);
4326     ldp(rscratch2, rscratch1, Address(post(sp, 16)));
4327   }
4328 #endif
4329 }
4330 
4331 // Writes to stack successive pages until offset reached to check for
4332 // stack overflow + shadow pages.  This clobbers tmp.
4333 void MacroAssembler::bang_stack_size(Register size, Register tmp) {
4334   assert_different_registers(tmp, size, rscratch1);
4335   mov(tmp, sp);
4336   // Bang stack for total size given plus shadow page size.
4337   // Bang one page at a time because large size can bang beyond yellow and
4338   // red zones.
4339   Label loop;
4340   mov(rscratch1, os::vm_page_size());
4341   bind(loop);
4342   lea(tmp, Address(tmp, -os::vm_page_size()));
4343   subsw(size, size, rscratch1);
4344   str(size, Address(tmp));
4345   br(Assembler::GT, loop);
4346 
4347   // Bang down shadow pages too.
4348   // At this point, (tmp-0) is the last address touched, so don&#39;t
4349   // touch it again.  (It was touched as (tmp-pagesize) but then tmp
4350   // was post-decremented.)  Skip this address by starting at i=1, and
4351   // touch a few more pages below.  N.B.  It is important to touch all
4352   // the way down to and including i=StackShadowPages.
4353   for (int i = 0; i &lt; (int)(JavaThread::stack_shadow_zone_size() / os::vm_page_size()) - 1; i++) {
4354     // this could be any sized move but this is can be a debugging crumb
4355     // so the bigger the better.
4356     lea(tmp, Address(tmp, -os::vm_page_size()));
4357     str(size, Address(tmp));
4358   }
4359 }
4360 
4361 // Move the address of the polling page into dest.
4362 void MacroAssembler::get_polling_page(Register dest, relocInfo::relocType rtype) {
4363   ldr(dest, Address(rthread, Thread::polling_page_offset()));
4364 }
4365 
4366 // Move the address of the polling page into r, then read the polling
4367 // page.
4368 address MacroAssembler::fetch_and_read_polling_page(Register r, relocInfo::relocType rtype) {
4369   get_polling_page(r, rtype);
4370   return read_polling_page(r, rtype);
4371 }
4372 
4373 // Read the polling page.  The address of the polling page must
4374 // already be in r.
4375 address MacroAssembler::read_polling_page(Register r, relocInfo::relocType rtype) {
4376   InstructionMark im(this);
4377   code_section()-&gt;relocate(inst_mark(), rtype);
4378   ldrw(zr, Address(r, 0));
4379   return inst_mark();
4380 }
4381 
4382 void MacroAssembler::adrp(Register reg1, const Address &amp;dest, unsigned long &amp;byte_offset) {
4383   relocInfo::relocType rtype = dest.rspec().reloc()-&gt;type();
4384   unsigned long low_page = (unsigned long)CodeCache::low_bound() &gt;&gt; 12;
4385   unsigned long high_page = (unsigned long)(CodeCache::high_bound()-1) &gt;&gt; 12;
4386   unsigned long dest_page = (unsigned long)dest.target() &gt;&gt; 12;
4387   long offset_low = dest_page - low_page;
4388   long offset_high = dest_page - high_page;
4389 
4390   assert(is_valid_AArch64_address(dest.target()), &quot;bad address&quot;);
4391   assert(dest.getMode() == Address::literal, &quot;ADRP must be applied to a literal address&quot;);
4392 
4393   InstructionMark im(this);
4394   code_section()-&gt;relocate(inst_mark(), dest.rspec());
4395   // 8143067: Ensure that the adrp can reach the dest from anywhere within
4396   // the code cache so that if it is relocated we know it will still reach
4397   if (offset_high &gt;= -(1&lt;&lt;20) &amp;&amp; offset_low &lt; (1&lt;&lt;20)) {
4398     _adrp(reg1, dest.target());
4399   } else {
4400     unsigned long target = (unsigned long)dest.target();
4401     unsigned long adrp_target
4402       = (target &amp; 0xffffffffUL) | ((unsigned long)pc() &amp; 0xffff00000000UL);
4403 
4404     _adrp(reg1, (address)adrp_target);
4405     movk(reg1, target &gt;&gt; 32, 32);
4406   }
4407   byte_offset = (unsigned long)dest.target() &amp; 0xfff;
4408 }
4409 
4410 void MacroAssembler::load_byte_map_base(Register reg) {
4411   CardTable::CardValue* byte_map_base =
4412     ((CardTableBarrierSet*)(BarrierSet::barrier_set()))-&gt;card_table()-&gt;byte_map_base();
4413 
4414   if (is_valid_AArch64_address((address)byte_map_base)) {
4415     // Strictly speaking the byte_map_base isn&#39;t an address at all,
4416     // and it might even be negative.
4417     unsigned long offset;
4418     adrp(reg, ExternalAddress((address)byte_map_base), offset);
4419     // We expect offset to be zero with most collectors.
4420     if (offset != 0) {
4421       add(reg, reg, offset);
4422     }
4423   } else {
4424     mov(reg, (uint64_t)byte_map_base);
4425   }
4426 }
4427 
4428 void MacroAssembler::build_frame(int framesize) {
4429   assert(framesize &gt; 0, &quot;framesize must be &gt; 0&quot;);
4430   if (framesize &lt; ((1 &lt;&lt; 9) + 2 * wordSize)) {
4431     sub(sp, sp, framesize);
4432     stp(rfp, lr, Address(sp, framesize - 2 * wordSize));
4433     if (PreserveFramePointer) add(rfp, sp, framesize - 2 * wordSize);
4434   } else {
4435     stp(rfp, lr, Address(pre(sp, -2 * wordSize)));
4436     if (PreserveFramePointer) mov(rfp, sp);
4437     if (framesize &lt; ((1 &lt;&lt; 12) + 2 * wordSize))
4438       sub(sp, sp, framesize - 2 * wordSize);
4439     else {
4440       mov(rscratch1, framesize - 2 * wordSize);
4441       sub(sp, sp, rscratch1);
4442     }
4443   }
4444 }
4445 
4446 void MacroAssembler::remove_frame(int framesize) {
4447   assert(framesize &gt; 0, &quot;framesize must be &gt; 0&quot;);
4448   if (framesize &lt; ((1 &lt;&lt; 9) + 2 * wordSize)) {
4449     ldp(rfp, lr, Address(sp, framesize - 2 * wordSize));
4450     add(sp, sp, framesize);
4451   } else {
4452     if (framesize &lt; ((1 &lt;&lt; 12) + 2 * wordSize))
4453       add(sp, sp, framesize - 2 * wordSize);
4454     else {
4455       mov(rscratch1, framesize - 2 * wordSize);
4456       add(sp, sp, rscratch1);
4457     }
4458     ldp(rfp, lr, Address(post(sp, 2 * wordSize)));
4459   }
4460 }
4461 
4462 
4463 // This method checks if provided byte array contains byte with highest bit set.
4464 void MacroAssembler::has_negatives(Register ary1, Register len, Register result) {
4465     // Simple and most common case of aligned small array which is not at the
4466     // end of memory page is placed here. All other cases are in stub.
4467     Label LOOP, END, STUB, STUB_LONG, SET_RESULT, DONE;
4468     const uint64_t UPPER_BIT_MASK=0x8080808080808080;
4469     assert_different_registers(ary1, len, result);
4470 
4471     cmpw(len, 0);
4472     br(LE, SET_RESULT);
4473     cmpw(len, 4 * wordSize);
4474     br(GE, STUB_LONG); // size &gt; 32 then go to stub
4475 
4476     int shift = 64 - exact_log2(os::vm_page_size());
4477     lsl(rscratch1, ary1, shift);
4478     mov(rscratch2, (size_t)(4 * wordSize) &lt;&lt; shift);
4479     adds(rscratch2, rscratch1, rscratch2);  // At end of page?
4480     br(CS, STUB); // at the end of page then go to stub
4481     subs(len, len, wordSize);
4482     br(LT, END);
4483 
4484   BIND(LOOP);
4485     ldr(rscratch1, Address(post(ary1, wordSize)));
4486     tst(rscratch1, UPPER_BIT_MASK);
4487     br(NE, SET_RESULT);
4488     subs(len, len, wordSize);
4489     br(GE, LOOP);
4490     cmpw(len, -wordSize);
4491     br(EQ, SET_RESULT);
4492 
4493   BIND(END);
4494     ldr(result, Address(ary1));
4495     sub(len, zr, len, LSL, 3); // LSL 3 is to get bits from bytes
4496     lslv(result, result, len);
4497     tst(result, UPPER_BIT_MASK);
4498     b(SET_RESULT);
4499 
4500   BIND(STUB);
4501     RuntimeAddress has_neg =  RuntimeAddress(StubRoutines::aarch64::has_negatives());
4502     assert(has_neg.target() != NULL, &quot;has_negatives stub has not been generated&quot;);
4503     trampoline_call(has_neg);
4504     b(DONE);
4505 
4506   BIND(STUB_LONG);
4507     RuntimeAddress has_neg_long =  RuntimeAddress(
4508             StubRoutines::aarch64::has_negatives_long());
4509     assert(has_neg_long.target() != NULL, &quot;has_negatives stub has not been generated&quot;);
4510     trampoline_call(has_neg_long);
4511     b(DONE);
4512 
4513   BIND(SET_RESULT);
4514     cset(result, NE); // set true or false
4515 
4516   BIND(DONE);
4517 }
4518 
4519 void MacroAssembler::arrays_equals(Register a1, Register a2, Register tmp3,
4520                                    Register tmp4, Register tmp5, Register result,
4521                                    Register cnt1, int elem_size) {
4522   Label DONE, SAME;
4523   Register tmp1 = rscratch1;
4524   Register tmp2 = rscratch2;
4525   Register cnt2 = tmp2;  // cnt2 only used in array length compare
4526   int elem_per_word = wordSize/elem_size;
4527   int log_elem_size = exact_log2(elem_size);
4528   int length_offset = arrayOopDesc::length_offset_in_bytes();
4529   int base_offset
4530     = arrayOopDesc::base_offset_in_bytes(elem_size == 2 ? T_CHAR : T_BYTE);
4531   int stubBytesThreshold = 3 * 64 + (UseSIMDForArrayEquals ? 0 : 16);
4532 
4533   assert(elem_size == 1 || elem_size == 2, &quot;must be char or byte&quot;);
4534   assert_different_registers(a1, a2, result, cnt1, rscratch1, rscratch2);
4535 
4536 #ifndef PRODUCT
4537   {
4538     const char kind = (elem_size == 2) ? &#39;U&#39; : &#39;L&#39;;
4539     char comment[64];
4540     snprintf(comment, sizeof comment, &quot;array_equals%c{&quot;, kind);
4541     BLOCK_COMMENT(comment);
4542   }
4543 #endif
4544 
4545   // if (a1 == a2)
4546   //     return true;
4547   cmpoop(a1, a2); // May have read barriers for a1 and a2.
4548   br(EQ, SAME);
4549 
4550   if (UseSimpleArrayEquals) {
4551     Label NEXT_WORD, SHORT, TAIL03, TAIL01, A_MIGHT_BE_NULL, A_IS_NOT_NULL;
4552     // if (a1 == null || a2 == null)
4553     //     return false;
4554     // a1 &amp; a2 == 0 means (some-pointer is null) or
4555     // (very-rare-or-even-probably-impossible-pointer-values)
4556     // so, we can save one branch in most cases
4557     tst(a1, a2);
4558     mov(result, false);
4559     br(EQ, A_MIGHT_BE_NULL);
4560     // if (a1.length != a2.length)
4561     //      return false;
4562     bind(A_IS_NOT_NULL);
4563     ldrw(cnt1, Address(a1, length_offset));
4564     ldrw(cnt2, Address(a2, length_offset));
4565     eorw(tmp5, cnt1, cnt2);
4566     cbnzw(tmp5, DONE);
4567     lea(a1, Address(a1, base_offset));
4568     lea(a2, Address(a2, base_offset));
4569     // Check for short strings, i.e. smaller than wordSize.
4570     subs(cnt1, cnt1, elem_per_word);
4571     br(Assembler::LT, SHORT);
4572     // Main 8 byte comparison loop.
4573     bind(NEXT_WORD); {
4574       ldr(tmp1, Address(post(a1, wordSize)));
4575       ldr(tmp2, Address(post(a2, wordSize)));
4576       subs(cnt1, cnt1, elem_per_word);
4577       eor(tmp5, tmp1, tmp2);
4578       cbnz(tmp5, DONE);
4579     } br(GT, NEXT_WORD);
4580     // Last longword.  In the case where length == 4 we compare the
4581     // same longword twice, but that&#39;s still faster than another
4582     // conditional branch.
4583     // cnt1 could be 0, -1, -2, -3, -4 for chars; -4 only happens when
4584     // length == 4.
4585     if (log_elem_size &gt; 0)
4586       lsl(cnt1, cnt1, log_elem_size);
4587     ldr(tmp3, Address(a1, cnt1));
4588     ldr(tmp4, Address(a2, cnt1));
4589     eor(tmp5, tmp3, tmp4);
4590     cbnz(tmp5, DONE);
4591     b(SAME);
4592     bind(A_MIGHT_BE_NULL);
4593     // in case both a1 and a2 are not-null, proceed with loads
4594     cbz(a1, DONE);
4595     cbz(a2, DONE);
4596     b(A_IS_NOT_NULL);
4597     bind(SHORT);
4598 
4599     tbz(cnt1, 2 - log_elem_size, TAIL03); // 0-7 bytes left.
4600     {
4601       ldrw(tmp1, Address(post(a1, 4)));
4602       ldrw(tmp2, Address(post(a2, 4)));
4603       eorw(tmp5, tmp1, tmp2);
4604       cbnzw(tmp5, DONE);
4605     }
4606     bind(TAIL03);
4607     tbz(cnt1, 1 - log_elem_size, TAIL01); // 0-3 bytes left.
4608     {
4609       ldrh(tmp3, Address(post(a1, 2)));
4610       ldrh(tmp4, Address(post(a2, 2)));
4611       eorw(tmp5, tmp3, tmp4);
4612       cbnzw(tmp5, DONE);
4613     }
4614     bind(TAIL01);
4615     if (elem_size == 1) { // Only needed when comparing byte arrays.
4616       tbz(cnt1, 0, SAME); // 0-1 bytes left.
4617       {
4618         ldrb(tmp1, a1);
4619         ldrb(tmp2, a2);
4620         eorw(tmp5, tmp1, tmp2);
4621         cbnzw(tmp5, DONE);
4622       }
4623     }
4624   } else {
4625     Label NEXT_DWORD, SHORT, TAIL, TAIL2, STUB, EARLY_OUT,
4626         CSET_EQ, LAST_CHECK;
4627     mov(result, false);
4628     cbz(a1, DONE);
4629     ldrw(cnt1, Address(a1, length_offset));
4630     cbz(a2, DONE);
4631     ldrw(cnt2, Address(a2, length_offset));
4632     // on most CPUs a2 is still &quot;locked&quot;(surprisingly) in ldrw and it&#39;s
4633     // faster to perform another branch before comparing a1 and a2
4634     cmp(cnt1, (u1)elem_per_word);
4635     br(LE, SHORT); // short or same
4636     ldr(tmp3, Address(pre(a1, base_offset)));
4637     subs(zr, cnt1, stubBytesThreshold);
4638     br(GE, STUB);
4639     ldr(tmp4, Address(pre(a2, base_offset)));
4640     sub(tmp5, zr, cnt1, LSL, 3 + log_elem_size);
4641     cmp(cnt2, cnt1);
4642     br(NE, DONE);
4643 
4644     // Main 16 byte comparison loop with 2 exits
4645     bind(NEXT_DWORD); {
4646       ldr(tmp1, Address(pre(a1, wordSize)));
4647       ldr(tmp2, Address(pre(a2, wordSize)));
4648       subs(cnt1, cnt1, 2 * elem_per_word);
4649       br(LE, TAIL);
4650       eor(tmp4, tmp3, tmp4);
4651       cbnz(tmp4, DONE);
4652       ldr(tmp3, Address(pre(a1, wordSize)));
4653       ldr(tmp4, Address(pre(a2, wordSize)));
4654       cmp(cnt1, (u1)elem_per_word);
4655       br(LE, TAIL2);
4656       cmp(tmp1, tmp2);
4657     } br(EQ, NEXT_DWORD);
4658     b(DONE);
4659 
4660     bind(TAIL);
4661     eor(tmp4, tmp3, tmp4);
4662     eor(tmp2, tmp1, tmp2);
4663     lslv(tmp2, tmp2, tmp5);
4664     orr(tmp5, tmp4, tmp2);
4665     cmp(tmp5, zr);
4666     b(CSET_EQ);
4667 
4668     bind(TAIL2);
4669     eor(tmp2, tmp1, tmp2);
4670     cbnz(tmp2, DONE);
4671     b(LAST_CHECK);
4672 
4673     bind(STUB);
4674     ldr(tmp4, Address(pre(a2, base_offset)));
4675     cmp(cnt2, cnt1);
4676     br(NE, DONE);
4677     if (elem_size == 2) { // convert to byte counter
4678       lsl(cnt1, cnt1, 1);
4679     }
4680     eor(tmp5, tmp3, tmp4);
4681     cbnz(tmp5, DONE);
4682     RuntimeAddress stub = RuntimeAddress(StubRoutines::aarch64::large_array_equals());
4683     assert(stub.target() != NULL, &quot;array_equals_long stub has not been generated&quot;);
4684     trampoline_call(stub);
4685     b(DONE);
4686 
4687     bind(EARLY_OUT);
4688     // (a1 != null &amp;&amp; a2 == null) || (a1 != null &amp;&amp; a2 != null &amp;&amp; a1 == a2)
4689     // so, if a2 == null =&gt; return false(0), else return true, so we can return a2
4690     mov(result, a2);
4691     b(DONE);
4692     bind(SHORT);
4693     cmp(cnt2, cnt1);
4694     br(NE, DONE);
4695     cbz(cnt1, SAME);
4696     sub(tmp5, zr, cnt1, LSL, 3 + log_elem_size);
4697     ldr(tmp3, Address(a1, base_offset));
4698     ldr(tmp4, Address(a2, base_offset));
4699     bind(LAST_CHECK);
4700     eor(tmp4, tmp3, tmp4);
4701     lslv(tmp5, tmp4, tmp5);
4702     cmp(tmp5, zr);
4703     bind(CSET_EQ);
4704     cset(result, EQ);
4705     b(DONE);
4706   }
4707 
4708   bind(SAME);
4709   mov(result, true);
4710   // That&#39;s it.
4711   bind(DONE);
4712 
4713   BLOCK_COMMENT(&quot;} array_equals&quot;);
4714 }
4715 
4716 // Compare Strings
4717 
4718 // For Strings we&#39;re passed the address of the first characters in a1
4719 // and a2 and the length in cnt1.
4720 // elem_size is the element size in bytes: either 1 or 2.
4721 // There are two implementations.  For arrays &gt;= 8 bytes, all
4722 // comparisons (including the final one, which may overlap) are
4723 // performed 8 bytes at a time.  For strings &lt; 8 bytes, we compare a
4724 // halfword, then a short, and then a byte.
4725 
4726 void MacroAssembler::string_equals(Register a1, Register a2,
4727                                    Register result, Register cnt1, int elem_size)
4728 {
4729   Label SAME, DONE, SHORT, NEXT_WORD;
4730   Register tmp1 = rscratch1;
4731   Register tmp2 = rscratch2;
4732   Register cnt2 = tmp2;  // cnt2 only used in array length compare
4733 
4734   assert(elem_size == 1 || elem_size == 2, &quot;must be 2 or 1 byte&quot;);
4735   assert_different_registers(a1, a2, result, cnt1, rscratch1, rscratch2);
4736 
4737 #ifndef PRODUCT
4738   {
4739     const char kind = (elem_size == 2) ? &#39;U&#39; : &#39;L&#39;;
4740     char comment[64];
4741     snprintf(comment, sizeof comment, &quot;{string_equals%c&quot;, kind);
4742     BLOCK_COMMENT(comment);
4743   }
4744 #endif
4745 
4746   mov(result, false);
4747 
4748   // Check for short strings, i.e. smaller than wordSize.
4749   subs(cnt1, cnt1, wordSize);
4750   br(Assembler::LT, SHORT);
4751   // Main 8 byte comparison loop.
4752   bind(NEXT_WORD); {
4753     ldr(tmp1, Address(post(a1, wordSize)));
4754     ldr(tmp2, Address(post(a2, wordSize)));
4755     subs(cnt1, cnt1, wordSize);
4756     eor(tmp1, tmp1, tmp2);
4757     cbnz(tmp1, DONE);
4758   } br(GT, NEXT_WORD);
4759   // Last longword.  In the case where length == 4 we compare the
4760   // same longword twice, but that&#39;s still faster than another
4761   // conditional branch.
4762   // cnt1 could be 0, -1, -2, -3, -4 for chars; -4 only happens when
4763   // length == 4.
4764   ldr(tmp1, Address(a1, cnt1));
4765   ldr(tmp2, Address(a2, cnt1));
4766   eor(tmp2, tmp1, tmp2);
4767   cbnz(tmp2, DONE);
4768   b(SAME);
4769 
4770   bind(SHORT);
4771   Label TAIL03, TAIL01;
4772 
4773   tbz(cnt1, 2, TAIL03); // 0-7 bytes left.
4774   {
4775     ldrw(tmp1, Address(post(a1, 4)));
4776     ldrw(tmp2, Address(post(a2, 4)));
4777     eorw(tmp1, tmp1, tmp2);
4778     cbnzw(tmp1, DONE);
4779   }
4780   bind(TAIL03);
4781   tbz(cnt1, 1, TAIL01); // 0-3 bytes left.
4782   {
4783     ldrh(tmp1, Address(post(a1, 2)));
4784     ldrh(tmp2, Address(post(a2, 2)));
4785     eorw(tmp1, tmp1, tmp2);
4786     cbnzw(tmp1, DONE);
4787   }
4788   bind(TAIL01);
4789   if (elem_size == 1) { // Only needed when comparing 1-byte elements
4790     tbz(cnt1, 0, SAME); // 0-1 bytes left.
4791     {
4792       ldrb(tmp1, a1);
4793       ldrb(tmp2, a2);
4794       eorw(tmp1, tmp1, tmp2);
4795       cbnzw(tmp1, DONE);
4796     }
4797   }
4798   // Arrays are equal.
4799   bind(SAME);
4800   mov(result, true);
4801 
4802   // That&#39;s it.
4803   bind(DONE);
4804   BLOCK_COMMENT(&quot;} string_equals&quot;);
4805 }
4806 
4807 
4808 // The size of the blocks erased by the zero_blocks stub.  We must
4809 // handle anything smaller than this ourselves in zero_words().
4810 const int MacroAssembler::zero_words_block_size = 8;
4811 
4812 // zero_words() is used by C2 ClearArray patterns.  It is as small as
4813 // possible, handling small word counts locally and delegating
4814 // anything larger to the zero_blocks stub.  It is expanded many times
4815 // in compiled code, so it is important to keep it short.
4816 
4817 // ptr:   Address of a buffer to be zeroed.
4818 // cnt:   Count in HeapWords.
4819 //
4820 // ptr, cnt, rscratch1, and rscratch2 are clobbered.
4821 void MacroAssembler::zero_words(Register ptr, Register cnt)
4822 {
4823   assert(is_power_of_2(zero_words_block_size), &quot;adjust this&quot;);
4824   assert(ptr == r10 &amp;&amp; cnt == r11, &quot;mismatch in register usage&quot;);
4825 
4826   BLOCK_COMMENT(&quot;zero_words {&quot;);
4827   cmp(cnt, (u1)zero_words_block_size);
4828   Label around;
4829   br(LO, around);
4830   {
4831     RuntimeAddress zero_blocks =  RuntimeAddress(StubRoutines::aarch64::zero_blocks());
4832     assert(zero_blocks.target() != NULL, &quot;zero_blocks stub has not been generated&quot;);
4833     if (StubRoutines::aarch64::complete()) {
4834       trampoline_call(zero_blocks);
4835     } else {
4836       bl(zero_blocks);
4837     }
4838   }
4839   bind(around);
4840   for (int i = zero_words_block_size &gt;&gt; 1; i &gt; 1; i &gt;&gt;= 1) {
4841     Label l;
4842     tbz(cnt, exact_log2(i), l);
4843     for (int j = 0; j &lt; i; j += 2) {
4844       stp(zr, zr, post(ptr, 16));
4845     }
4846     bind(l);
4847   }
4848   {
4849     Label l;
4850     tbz(cnt, 0, l);
4851     str(zr, Address(ptr));
4852     bind(l);
4853   }
4854   BLOCK_COMMENT(&quot;} zero_words&quot;);
4855 }
4856 
4857 // base:         Address of a buffer to be zeroed, 8 bytes aligned.
4858 // cnt:          Immediate count in HeapWords.
4859 #define SmallArraySize (18 * BytesPerLong)
4860 void MacroAssembler::zero_words(Register base, u_int64_t cnt)
4861 {
4862   BLOCK_COMMENT(&quot;zero_words {&quot;);
4863   int i = cnt &amp; 1;  // store any odd word to start
4864   if (i) str(zr, Address(base));
4865 
4866   if (cnt &lt;= SmallArraySize / BytesPerLong) {
4867     for (; i &lt; (int)cnt; i += 2)
4868       stp(zr, zr, Address(base, i * wordSize));
4869   } else {
4870     const int unroll = 4; // Number of stp(zr, zr) instructions we&#39;ll unroll
4871     int remainder = cnt % (2 * unroll);
4872     for (; i &lt; remainder; i += 2)
4873       stp(zr, zr, Address(base, i * wordSize));
4874 
4875     Label loop;
4876     Register cnt_reg = rscratch1;
4877     Register loop_base = rscratch2;
4878     cnt = cnt - remainder;
4879     mov(cnt_reg, cnt);
4880     // adjust base and prebias by -2 * wordSize so we can pre-increment
4881     add(loop_base, base, (remainder - 2) * wordSize);
4882     bind(loop);
4883     sub(cnt_reg, cnt_reg, 2 * unroll);
4884     for (i = 1; i &lt; unroll; i++)
4885       stp(zr, zr, Address(loop_base, 2 * i * wordSize));
4886     stp(zr, zr, Address(pre(loop_base, 2 * unroll * wordSize)));
4887     cbnz(cnt_reg, loop);
4888   }
4889   BLOCK_COMMENT(&quot;} zero_words&quot;);
4890 }
4891 
4892 // Zero blocks of memory by using DC ZVA.
4893 //
4894 // Aligns the base address first sufficently for DC ZVA, then uses
4895 // DC ZVA repeatedly for every full block.  cnt is the size to be
4896 // zeroed in HeapWords.  Returns the count of words left to be zeroed
4897 // in cnt.
4898 //
4899 // NOTE: This is intended to be used in the zero_blocks() stub.  If
4900 // you want to use it elsewhere, note that cnt must be &gt;= 2*zva_length.
4901 void MacroAssembler::zero_dcache_blocks(Register base, Register cnt) {
4902   Register tmp = rscratch1;
4903   Register tmp2 = rscratch2;
4904   int zva_length = VM_Version::zva_length();
4905   Label initial_table_end, loop_zva;
4906   Label fini;
4907 
4908   // Base must be 16 byte aligned. If not just return and let caller handle it
4909   tst(base, 0x0f);
4910   br(Assembler::NE, fini);
4911   // Align base with ZVA length.
4912   neg(tmp, base);
4913   andr(tmp, tmp, zva_length - 1);
4914 
4915   // tmp: the number of bytes to be filled to align the base with ZVA length.
4916   add(base, base, tmp);
4917   sub(cnt, cnt, tmp, Assembler::ASR, 3);
4918   adr(tmp2, initial_table_end);
4919   sub(tmp2, tmp2, tmp, Assembler::LSR, 2);
4920   br(tmp2);
4921 
4922   for (int i = -zva_length + 16; i &lt; 0; i += 16)
4923     stp(zr, zr, Address(base, i));
4924   bind(initial_table_end);
4925 
4926   sub(cnt, cnt, zva_length &gt;&gt; 3);
4927   bind(loop_zva);
4928   dc(Assembler::ZVA, base);
4929   subs(cnt, cnt, zva_length &gt;&gt; 3);
4930   add(base, base, zva_length);
4931   br(Assembler::GE, loop_zva);
4932   add(cnt, cnt, zva_length &gt;&gt; 3); // count not zeroed by DC ZVA
4933   bind(fini);
4934 }
4935 
4936 // base:   Address of a buffer to be filled, 8 bytes aligned.
4937 // cnt:    Count in 8-byte unit.
4938 // value:  Value to be filled with.
4939 // base will point to the end of the buffer after filling.
4940 void MacroAssembler::fill_words(Register base, Register cnt, Register value)
4941 {
4942 //  Algorithm:
4943 //
4944 //    scratch1 = cnt &amp; 7;
4945 //    cnt -= scratch1;
4946 //    p += scratch1;
4947 //    switch (scratch1) {
4948 //      do {
4949 //        cnt -= 8;
4950 //          p[-8] = v;
4951 //        case 7:
4952 //          p[-7] = v;
4953 //        case 6:
4954 //          p[-6] = v;
4955 //          // ...
4956 //        case 1:
4957 //          p[-1] = v;
4958 //        case 0:
4959 //          p += 8;
4960 //      } while (cnt);
4961 //    }
4962 
4963   assert_different_registers(base, cnt, value, rscratch1, rscratch2);
4964 
4965   Label fini, skip, entry, loop;
4966   const int unroll = 8; // Number of stp instructions we&#39;ll unroll
4967 
4968   cbz(cnt, fini);
4969   tbz(base, 3, skip);
4970   str(value, Address(post(base, 8)));
4971   sub(cnt, cnt, 1);
4972   bind(skip);
4973 
4974   andr(rscratch1, cnt, (unroll-1) * 2);
4975   sub(cnt, cnt, rscratch1);
4976   add(base, base, rscratch1, Assembler::LSL, 3);
4977   adr(rscratch2, entry);
4978   sub(rscratch2, rscratch2, rscratch1, Assembler::LSL, 1);
4979   br(rscratch2);
4980 
4981   bind(loop);
4982   add(base, base, unroll * 16);
4983   for (int i = -unroll; i &lt; 0; i++)
4984     stp(value, value, Address(base, i * 16));
4985   bind(entry);
4986   subs(cnt, cnt, unroll * 2);
4987   br(Assembler::GE, loop);
4988 
4989   tbz(cnt, 0, fini);
4990   str(value, Address(post(base, 8)));
4991   bind(fini);
4992 }
4993 
4994 // Intrinsic for sun/nio/cs/ISO_8859_1$Encoder.implEncodeISOArray and
4995 // java/lang/StringUTF16.compress.
4996 void MacroAssembler::encode_iso_array(Register src, Register dst,
4997                       Register len, Register result,
4998                       FloatRegister Vtmp1, FloatRegister Vtmp2,
4999                       FloatRegister Vtmp3, FloatRegister Vtmp4)
5000 {
5001     Label DONE, SET_RESULT, NEXT_32, NEXT_32_PRFM, LOOP_8, NEXT_8, LOOP_1, NEXT_1,
5002         NEXT_32_START, NEXT_32_PRFM_START;
5003     Register tmp1 = rscratch1, tmp2 = rscratch2;
5004 
5005       mov(result, len); // Save initial len
5006 
5007       cmp(len, (u1)8); // handle shortest strings first
5008       br(LT, LOOP_1);
5009       cmp(len, (u1)32);
5010       br(LT, NEXT_8);
5011       // The following code uses the SIMD &#39;uzp1&#39; and &#39;uzp2&#39; instructions
5012       // to convert chars to bytes
5013       if (SoftwarePrefetchHintDistance &gt;= 0) {
5014         ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5015         subs(tmp2, len, SoftwarePrefetchHintDistance/2 + 16);
5016         br(LE, NEXT_32_START);
5017         b(NEXT_32_PRFM_START);
5018         BIND(NEXT_32_PRFM);
5019           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5020         BIND(NEXT_32_PRFM_START);
5021           prfm(Address(src, SoftwarePrefetchHintDistance));
5022           orr(v4, T16B, Vtmp1, Vtmp2);
5023           orr(v5, T16B, Vtmp3, Vtmp4);
5024           uzp1(Vtmp1, T16B, Vtmp1, Vtmp2);
5025           uzp1(Vtmp3, T16B, Vtmp3, Vtmp4);
5026           uzp2(v5, T16B, v4, v5); // high bytes
5027           umov(tmp2, v5, D, 1);
5028           fmovd(tmp1, v5);
5029           orr(tmp1, tmp1, tmp2);
5030           cbnz(tmp1, LOOP_8);
5031           stpq(Vtmp1, Vtmp3, dst);
5032           sub(len, len, 32);
5033           add(dst, dst, 32);
5034           add(src, src, 64);
5035           subs(tmp2, len, SoftwarePrefetchHintDistance/2 + 16);
5036           br(GE, NEXT_32_PRFM);
5037           cmp(len, (u1)32);
5038           br(LT, LOOP_8);
5039         BIND(NEXT_32);
5040           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5041         BIND(NEXT_32_START);
5042       } else {
5043         BIND(NEXT_32);
5044           ld1(Vtmp1, Vtmp2, Vtmp3, Vtmp4, T8H, src);
5045       }
5046       prfm(Address(src, SoftwarePrefetchHintDistance));
5047       uzp1(v4, T16B, Vtmp1, Vtmp2);
5048       uzp1(v5, T16B, Vtmp3, Vtmp4);
5049       orr(Vtmp1, T16B, Vtmp1, Vtmp2);
5050       orr(Vtmp3, T16B, Vtmp3, Vtmp4);
5051       uzp2(Vtmp1, T16B, Vtmp1, Vtmp3); // high bytes
5052       umov(tmp2, Vtmp1, D, 1);
5053       fmovd(tmp1, Vtmp1);
5054       orr(tmp1, tmp1, tmp2);
5055       cbnz(tmp1, LOOP_8);
5056       stpq(v4, v5, dst);
5057       sub(len, len, 32);
5058       add(dst, dst, 32);
5059       add(src, src, 64);
5060       cmp(len, (u1)32);
5061       br(GE, NEXT_32);
5062       cbz(len, DONE);
5063 
5064     BIND(LOOP_8);
5065       cmp(len, (u1)8);
5066       br(LT, LOOP_1);
5067     BIND(NEXT_8);
5068       ld1(Vtmp1, T8H, src);
5069       uzp1(Vtmp2, T16B, Vtmp1, Vtmp1); // low bytes
5070       uzp2(Vtmp3, T16B, Vtmp1, Vtmp1); // high bytes
5071       fmovd(tmp1, Vtmp3);
5072       cbnz(tmp1, NEXT_1);
5073       strd(Vtmp2, dst);
5074 
5075       sub(len, len, 8);
5076       add(dst, dst, 8);
5077       add(src, src, 16);
5078       cmp(len, (u1)8);
5079       br(GE, NEXT_8);
5080 
5081     BIND(LOOP_1);
5082 
5083     cbz(len, DONE);
5084     BIND(NEXT_1);
5085       ldrh(tmp1, Address(post(src, 2)));
5086       tst(tmp1, 0xff00);
5087       br(NE, SET_RESULT);
5088       strb(tmp1, Address(post(dst, 1)));
5089       subs(len, len, 1);
5090       br(GT, NEXT_1);
5091 
5092     BIND(SET_RESULT);
5093       sub(result, result, len); // Return index where we stopped
5094                                 // Return len == 0 if we processed all
5095                                 // characters
5096     BIND(DONE);
5097 }
5098 
5099 
5100 // Inflate byte[] array to char[].
5101 void MacroAssembler::byte_array_inflate(Register src, Register dst, Register len,
5102                                         FloatRegister vtmp1, FloatRegister vtmp2, FloatRegister vtmp3,
5103                                         Register tmp4) {
5104   Label big, done, after_init, to_stub;
5105 
5106   assert_different_registers(src, dst, len, tmp4, rscratch1);
5107 
5108   fmovd(vtmp1, zr);
5109   lsrw(tmp4, len, 3);
5110   bind(after_init);
5111   cbnzw(tmp4, big);
5112   // Short string: less than 8 bytes.
5113   {
5114     Label loop, tiny;
5115 
5116     cmpw(len, 4);
5117     br(LT, tiny);
5118     // Use SIMD to do 4 bytes.
5119     ldrs(vtmp2, post(src, 4));
5120     zip1(vtmp3, T8B, vtmp2, vtmp1);
5121     subw(len, len, 4);
5122     strd(vtmp3, post(dst, 8));
5123 
5124     cbzw(len, done);
5125 
5126     // Do the remaining bytes by steam.
5127     bind(loop);
5128     ldrb(tmp4, post(src, 1));
5129     strh(tmp4, post(dst, 2));
5130     subw(len, len, 1);
5131 
5132     bind(tiny);
5133     cbnz(len, loop);
5134 
5135     b(done);
5136   }
5137 
5138   if (SoftwarePrefetchHintDistance &gt;= 0) {
5139     bind(to_stub);
5140       RuntimeAddress stub =  RuntimeAddress(StubRoutines::aarch64::large_byte_array_inflate());
5141       assert(stub.target() != NULL, &quot;large_byte_array_inflate stub has not been generated&quot;);
5142       trampoline_call(stub);
5143       b(after_init);
5144   }
5145 
5146   // Unpack the bytes 8 at a time.
5147   bind(big);
5148   {
5149     Label loop, around, loop_last, loop_start;
5150 
5151     if (SoftwarePrefetchHintDistance &gt;= 0) {
5152       const int large_loop_threshold = (64 + 16)/8;
5153       ldrd(vtmp2, post(src, 8));
5154       andw(len, len, 7);
5155       cmp(tmp4, (u1)large_loop_threshold);
5156       br(GE, to_stub);
5157       b(loop_start);
5158 
5159       bind(loop);
5160       ldrd(vtmp2, post(src, 8));
5161       bind(loop_start);
5162       subs(tmp4, tmp4, 1);
5163       br(EQ, loop_last);
5164       zip1(vtmp2, T16B, vtmp2, vtmp1);
5165       ldrd(vtmp3, post(src, 8));
5166       st1(vtmp2, T8H, post(dst, 16));
5167       subs(tmp4, tmp4, 1);
5168       zip1(vtmp3, T16B, vtmp3, vtmp1);
5169       st1(vtmp3, T8H, post(dst, 16));
5170       br(NE, loop);
5171       b(around);
5172       bind(loop_last);
5173       zip1(vtmp2, T16B, vtmp2, vtmp1);
5174       st1(vtmp2, T8H, post(dst, 16));
5175       bind(around);
5176       cbz(len, done);
5177     } else {
5178       andw(len, len, 7);
5179       bind(loop);
5180       ldrd(vtmp2, post(src, 8));
5181       sub(tmp4, tmp4, 1);
5182       zip1(vtmp3, T16B, vtmp2, vtmp1);
5183       st1(vtmp3, T8H, post(dst, 16));
5184       cbnz(tmp4, loop);
5185     }
5186   }
5187 
5188   // Do the tail of up to 8 bytes.
5189   add(src, src, len);
5190   ldrd(vtmp3, Address(src, -8));
5191   add(dst, dst, len, ext::uxtw, 1);
5192   zip1(vtmp3, T16B, vtmp3, vtmp1);
5193   strq(vtmp3, Address(dst, -16));
5194 
5195   bind(done);
5196 }
5197 
5198 // Compress char[] array to byte[].
5199 void MacroAssembler::char_array_compress(Register src, Register dst, Register len,
5200                                          FloatRegister tmp1Reg, FloatRegister tmp2Reg,
5201                                          FloatRegister tmp3Reg, FloatRegister tmp4Reg,
5202                                          Register result) {
5203   encode_iso_array(src, dst, len, result,
5204                    tmp1Reg, tmp2Reg, tmp3Reg, tmp4Reg);
5205   cmp(len, zr);
5206   csel(result, result, zr, EQ);
5207 }
5208 
5209 // get_thread() can be called anywhere inside generated code so we
5210 // need to save whatever non-callee save context might get clobbered
5211 // by the call to JavaThread::aarch64_get_thread_helper() or, indeed,
5212 // the call setup code.
5213 //
5214 // aarch64_get_thread_helper() clobbers only r0, r1, and flags.
5215 //
5216 void MacroAssembler::get_thread(Register dst) {
5217   RegSet saved_regs = RegSet::range(r0, r1) + lr - dst;
5218   push(saved_regs, sp);
5219 
5220   mov(lr, CAST_FROM_FN_PTR(address, JavaThread::aarch64_get_thread_helper));
5221   blr(lr);
5222   if (dst != c_rarg0) {
5223     mov(dst, c_rarg0);
5224   }
5225 
5226   pop(saved_regs, sp);
5227 }
5228 
5229 // C2 compiled method&#39;s prolog code
5230 // Moved here from aarch64.ad to support Valhalla code belows
5231 void MacroAssembler::verified_entry(Compile* C, int sp_inc) {
5232 
5233 // n.b. frame size includes space for return pc and rfp
5234   const long framesize = C-&gt;frame_size_in_bytes();
5235   assert(framesize % (2 * wordSize) == 0, &quot;must preserve 2 * wordSize alignment&quot;);
5236 
5237   // insert a nop at the start of the prolog so we can patch in a
5238   // branch if we need to invalidate the method later
5239   nop();
5240 
5241   int bangsize = C-&gt;bang_size_in_bytes();
5242   if (C-&gt;need_stack_bang(bangsize) &amp;&amp; UseStackBanging)
5243      generate_stack_overflow_check(bangsize);
5244 
5245   build_frame(framesize);
5246 
5247   if (VerifyStackAtCalls) {
5248     Unimplemented();
5249   }
5250 }
5251 
5252 int MacroAssembler::store_value_type_fields_to_buf(ciValueKlass* vk, bool from_interpreter) {
5253   // A value type might be returned. If fields are in registers we
5254   // need to allocate a value type instance and initialize it with
5255   // the value of the fields.
5256   Label skip;
5257   // We only need a new buffered value if a new one is not returned
5258   cmp(r0, (u1) 1);
5259   br(Assembler::EQ, skip);
5260   int call_offset = -1;
5261 
5262   Label slow_case;
5263 
5264   // Try to allocate a new buffered value (from the heap)
5265   if (UseTLAB) {
5266 
5267     if (vk != NULL) {
5268       // Called from C1, where the return type is statically known.
5269       mov(r1, (intptr_t)vk-&gt;get_ValueKlass());
5270       jint lh = vk-&gt;layout_helper();
5271       assert(lh != Klass::_lh_neutral_value, &quot;inline class in return type must have been resolved&quot;);
5272       mov(r14, lh);
5273     } else {
5274        // Call from interpreter. R0 contains ((the ValueKlass* of the return type) | 0x01)
5275        andr(r1, r0, -2);
5276        // get obj size
5277        ldrw(r14, Address(rscratch1 /*klass*/, Klass::layout_helper_offset()));
5278     }
5279 
5280      ldr(r13, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
5281 
5282      // check whether we have space in TLAB,
5283      // rscratch1 contains pointer to just allocated obj
5284       lea(r14, Address(r13, r14));
5285       ldr(rscratch1, Address(rthread, in_bytes(JavaThread::tlab_end_offset())));
5286 
5287       cmp(r14, rscratch1);
5288       br(Assembler::GT, slow_case);
5289 
5290       // OK we have room in TLAB,
5291       // Set new TLAB top
5292       str(r14, Address(rthread, in_bytes(JavaThread::tlab_top_offset())));
5293 
5294       // Set new class always locked
5295       mov(rscratch1, (uint64_t) markWord::always_locked_prototype().value());
5296       str(rscratch1, Address(r13, oopDesc::mark_offset_in_bytes()));
5297 
5298       store_klass_gap(r13, zr);  // zero klass gap for compressed oops
5299       if (vk == NULL) {
5300         // store_klass corrupts rbx, so save it in rax for later use (interpreter case only).
5301          mov(r0, r1);
5302       }
5303 
5304       store_klass(r13, r1);  // klass
5305 
5306       if (vk != NULL) {
5307         // FIXME -- do the packing in-line to avoid the runtime call
5308         mov(r0, r13);
5309         far_call(RuntimeAddress(vk-&gt;pack_handler())); // no need for call info as this will not safepoint.
5310       } else {
5311 
5312         // We have our new buffered value, initialize its fields with a
5313         // value class specific handler
5314         ldr(r1, Address(r0, InstanceKlass::adr_valueklass_fixed_block_offset()));
5315         ldr(r1, Address(r1, ValueKlass::pack_handler_offset()));
5316 
5317         // Mov new class to r0 and call pack_handler
5318         mov(r0, r13);
5319         blr(r1);
5320       }
5321       b(skip);
5322   }
5323 
5324   bind(slow_case);
5325   // We failed to allocate a new value, fall back to a runtime
5326   // call. Some oop field may be live in some registers but we can&#39;t
5327   // tell. That runtime call will take care of preserving them
5328   // across a GC if there&#39;s one.
5329 
5330 
5331   if (from_interpreter) {
5332     super_call_VM_leaf(StubRoutines::store_value_type_fields_to_buf());
5333   } else {
5334     ldr(rscratch1, RuntimeAddress(StubRoutines::store_value_type_fields_to_buf()));
5335     blr(rscratch1);
5336     call_offset = offset();
5337   }
5338 
5339   bind(skip);
5340   return call_offset;
5341 }
5342 
5343 // Move a value between registers/stack slots and update the reg_state
5344 bool MacroAssembler::move_helper(VMReg from, VMReg to, BasicType bt, RegState reg_state[], int ret_off, int extra_stack_offset) {
5345   if (reg_state[to-&gt;value()] == reg_written) {
5346     return true; // Already written
5347   }
5348 
5349   if (from != to &amp;&amp; bt != T_VOID) {
5350     if (reg_state[to-&gt;value()] == reg_readonly) {
5351       return false; // Not yet writable
5352     }
5353     if (from-&gt;is_reg()) {
5354       if (to-&gt;is_reg()) {
5355         mov(to-&gt;as_Register(), from-&gt;as_Register());
5356       } else {
5357         int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5358         Address to_addr = Address(sp, st_off);
5359         if (from-&gt;is_FloatRegister()) {
5360           if (bt == T_DOUBLE) {
5361              strd(from-&gt;as_FloatRegister(), to_addr);
5362           } else {
5363              assert(bt == T_FLOAT, &quot;must be float&quot;);
5364              strs(from-&gt;as_FloatRegister(), to_addr);
5365           }
5366         } else {
5367           str(from-&gt;as_Register(), to_addr);
5368         }
5369       }
5370     } else {
5371       Address from_addr = Address(sp, from-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset);
5372       if (to-&gt;is_reg()) {
5373         if (to-&gt;is_FloatRegister()) {
5374           if (bt == T_DOUBLE) {
5375              ldrd(to-&gt;as_FloatRegister(), from_addr);
5376           } else {
5377             assert(bt == T_FLOAT, &quot;must be float&quot;);
5378             ldrs(to-&gt;as_FloatRegister(), from_addr);
5379           }
5380         } else {
5381           ldr(to-&gt;as_Register(), from_addr);
5382         }
5383       } else {
5384         int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5385         ldr(rscratch1, from_addr);
5386         str(rscratch1, Address(sp, st_off));
5387       }
5388     }
5389   }
5390 
5391   // Update register states
5392   reg_state[from-&gt;value()] = reg_writable;
5393   reg_state[to-&gt;value()] = reg_written;
5394   return true;
5395 }
5396 
5397 // Read all fields from a value type oop and store the values in registers/stack slots
5398 bool MacroAssembler::unpack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, VMReg from, VMRegPair* regs_to,
5399                                          int&amp; to_index, RegState reg_state[], int ret_off, int extra_stack_offset) {
5400   Register fromReg = from-&gt;is_reg() ? from-&gt;as_Register() : noreg;
5401   assert(sig-&gt;at(sig_index)._bt == T_VOID, &quot;should be at end delimiter&quot;);
5402 
5403 
5404   int vt = 1;
5405   bool done = true;
5406   bool mark_done = true;
5407   do {
5408     sig_index--;
5409     BasicType bt = sig-&gt;at(sig_index)._bt;
5410     if (bt == T_VALUETYPE) {
5411       vt--;
5412     } else if (bt == T_VOID &amp;&amp;
5413                sig-&gt;at(sig_index-1)._bt != T_LONG &amp;&amp;
5414                sig-&gt;at(sig_index-1)._bt != T_DOUBLE) {
5415       vt++;
5416     } else if (SigEntry::is_reserved_entry(sig, sig_index)) {
5417       to_index--; // Ignore this
5418     } else {
5419       assert(to_index &gt;= 0, &quot;invalid to_index&quot;);
5420       VMRegPair pair_to = regs_to[to_index--];
5421       VMReg to = pair_to.first();
5422 
5423       if (bt == T_VOID) continue;
5424 
5425       int idx = (int) to-&gt;value();
5426       if (reg_state[idx] == reg_readonly) {
5427          if (idx != from-&gt;value()) {
5428            mark_done = false;
5429          }
5430          done = false;
5431          continue;
5432       } else if (reg_state[idx] == reg_written) {
5433         continue;
5434       } else {
5435         assert(reg_state[idx] == reg_writable, &quot;must be writable&quot;);
5436         reg_state[idx] = reg_written;
5437       }
5438 
5439       if (fromReg == noreg) {
5440         int st_off = from-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5441         ldr(rscratch2, Address(sp, st_off));
5442         fromReg = rscratch2;
5443       }
5444 
5445       int off = sig-&gt;at(sig_index)._offset;
5446       assert(off &gt; 0, &quot;offset in object should be positive&quot;);
5447       bool is_oop = (bt == T_OBJECT || bt == T_ARRAY);
5448 
5449       Address fromAddr = Address(fromReg, off);
5450       bool is_signed = (bt != T_CHAR) &amp;&amp; (bt != T_BOOLEAN);
5451 
5452       if (!to-&gt;is_FloatRegister()) {
5453 
5454         Register dst = to-&gt;is_stack() ? rscratch1 : to-&gt;as_Register();
5455 
5456         if (is_oop) {
5457           load_heap_oop(dst, fromAddr);
5458         } else {
5459           load_sized_value(dst, fromAddr, type2aelembytes(bt), is_signed);
5460         }
5461         if (to-&gt;is_stack()) {
5462           int st_off = to-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5463           str(dst, Address(sp, st_off));
5464         }
5465       } else {
5466         if (bt == T_DOUBLE) {
5467           ldrd(to-&gt;as_FloatRegister(), fromAddr);
5468         } else {
5469           assert(bt == T_FLOAT, &quot;must be float&quot;);
5470           ldrs(to-&gt;as_FloatRegister(), fromAddr);
5471         }
5472      }
5473 
5474     }
5475 
5476   } while (vt != 0);
5477 
5478   if (mark_done &amp;&amp; reg_state[from-&gt;value()] != reg_written) {
5479     // This is okay because no one else will write to that slot
5480     reg_state[from-&gt;value()] = reg_writable;
5481   }
5482   return done;
5483 }
5484 
5485 // Pack fields back into a value type oop
5486 bool MacroAssembler::pack_value_helper(const GrowableArray&lt;SigEntry&gt;* sig, int&amp; sig_index, int vtarg_index,
5487                                        VMReg to, VMRegPair* regs_from, int regs_from_count, int&amp; from_index, RegState reg_state[],
5488                                        int ret_off, int extra_stack_offset) {
5489   assert(sig-&gt;at(sig_index)._bt == T_VALUETYPE, &quot;should be at end delimiter&quot;);
5490   assert(to-&gt;is_valid(), &quot;must be&quot;);
5491 
5492   if (reg_state[to-&gt;value()] == reg_written) {
5493     skip_unpacked_fields(sig, sig_index, regs_from, regs_from_count, from_index);
5494     return true; // Already written
5495   }
5496 
5497   Register val_array = r0;
5498   Register val_obj_tmp = r11;
5499   Register from_reg_tmp = r10;
5500   Register tmp1 = r14;
5501   Register tmp2 = r13;
5502   Register tmp3 = r1;
5503   Register val_obj = to-&gt;is_stack() ? val_obj_tmp : to-&gt;as_Register();
5504 
5505   if (reg_state[to-&gt;value()] == reg_readonly) {
5506     if (!is_reg_in_unpacked_fields(sig, sig_index, to, regs_from, regs_from_count, from_index)) {
5507       skip_unpacked_fields(sig, sig_index, regs_from, regs_from_count, from_index);
5508       return false; // Not yet writable
5509     }
5510     val_obj = val_obj_tmp;
5511   }
5512 
5513   int index = arrayOopDesc::base_offset_in_bytes(T_OBJECT) + vtarg_index * type2aelembytes(T_VALUETYPE);
5514   load_heap_oop(val_obj, Address(val_array, index));
5515 
5516   ScalarizedValueArgsStream stream(sig, sig_index, regs_from, regs_from_count, from_index);
5517   VMRegPair from_pair;
5518   BasicType bt;
5519 
5520   while (stream.next(from_pair, bt)) {
5521     int off = sig-&gt;at(stream.sig_cc_index())._offset;
5522     assert(off &gt; 0, &quot;offset in object should be positive&quot;);
5523     bool is_oop = (bt == T_OBJECT || bt == T_ARRAY);
5524     size_t size_in_bytes = is_java_primitive(bt) ? type2aelembytes(bt) : wordSize;
5525 
5526     VMReg from_r1 = from_pair.first();
5527     VMReg from_r2 = from_pair.second();
5528 
5529     // Pack the scalarized field into the value object.
5530     Address dst(val_obj, off);
5531 
5532     if (!from_r1-&gt;is_FloatRegister()) {
5533       Register from_reg;
5534       if (from_r1-&gt;is_stack()) {
5535         from_reg = from_reg_tmp;
5536         int ld_off = from_r1-&gt;reg2stack() * VMRegImpl::stack_slot_size + extra_stack_offset;
5537         load_sized_value(from_reg, Address(sp, ld_off), size_in_bytes, /* is_signed */ false);
5538       } else {
5539         from_reg = from_r1-&gt;as_Register();
5540       }
5541 
5542       if (is_oop) {
5543         DecoratorSet decorators = IN_HEAP | ACCESS_WRITE;
5544         store_heap_oop(dst, from_reg, tmp1, tmp2, tmp3, decorators);
5545       } else {
5546         store_sized_value(dst, from_reg, size_in_bytes);
5547       }
5548     } else {
5549       if (from_r2-&gt;is_valid()) {
5550         strd(from_r1-&gt;as_FloatRegister(), dst);
5551       } else {
5552         strs(from_r1-&gt;as_FloatRegister(), dst);
5553       }
5554     }
5555 
5556     reg_state[from_r1-&gt;value()] = reg_writable;
5557   }
5558   sig_index = stream.sig_cc_index();
5559   from_index = stream.regs_cc_index();
5560 
5561   assert(reg_state[to-&gt;value()] == reg_writable, &quot;must have already been read&quot;);
5562   bool success = move_helper(val_obj-&gt;as_VMReg(), to, T_OBJECT, reg_state, ret_off, extra_stack_offset);
5563   assert(success, &quot;to register must be writeable&quot;);
5564 
5565   return true;
5566 }
5567 
5568 // Unpack all value type arguments passed as oops
5569 void MacroAssembler::unpack_value_args(Compile* C, bool receiver_only) {
5570   int sp_inc = unpack_value_args_common(C, receiver_only);
5571   // Emit code for verified entry and save increment for stack repair on return
5572   verified_entry(C, sp_inc);
5573 }
5574 
5575 int MacroAssembler::shuffle_value_args(bool is_packing, bool receiver_only, int extra_stack_offset,
5576                                        BasicType* sig_bt, const GrowableArray&lt;SigEntry&gt;* sig_cc,
5577                                        int args_passed, int args_on_stack, VMRegPair* regs,            // from
5578                                        int args_passed_to, int args_on_stack_to, VMRegPair* regs_to) { // to
5579   // Check if we need to extend the stack for packing/unpacking
5580   int sp_inc = (args_on_stack_to - args_on_stack) * VMRegImpl::stack_slot_size;
5581   if (sp_inc &gt; 0) {
5582     sp_inc = align_up(sp_inc, StackAlignmentInBytes);
5583     if (!is_packing) {
5584       // Save the return address, adjust the stack (make sure it is properly
5585       // 16-byte aligned) and copy the return address to the new top of the stack.
5586       // (Note: C1 does this in C1_MacroAssembler::scalarized_entry).
5587       // FIXME: We need not to preserve return address on aarch64
5588       pop(rscratch1);
5589       sub(sp, sp, sp_inc);
5590       push(rscratch1);
5591     }
5592   } else {
5593     // The scalarized calling convention needs less stack space than the unscalarized one.
5594     // No need to extend the stack, the caller will take care of these adjustments.
5595     sp_inc = 0;
5596   }
5597 
5598   int ret_off; // make sure we don&#39;t overwrite the return address
5599   if (is_packing) {
5600     // For C1 code, the VVEP doesn&#39;t have reserved slots, so we store the returned address at
5601     // rsp[0] during shuffling.
5602     ret_off = 0;
5603   } else {
5604     // C2 code ensures that sp_inc is a reserved slot.
5605     ret_off = sp_inc;
5606   }
5607 
5608   return shuffle_value_args_common(is_packing, receiver_only, extra_stack_offset,
5609                                    sig_bt, sig_cc,
5610                                    args_passed, args_on_stack, regs,
5611                                    args_passed_to, args_on_stack_to, regs_to,
5612                                    sp_inc, ret_off);
5613 }
5614 
5615 VMReg MacroAssembler::spill_reg_for(VMReg reg) {
5616   return (reg-&gt;is_FloatRegister()) ? v0-&gt;as_VMReg() : r14-&gt;as_VMReg();
5617 }
5618 
5619 void MacroAssembler::cache_wb(Address line) {
5620   assert(line.getMode() == Address::base_plus_offset, &quot;mode should be base_plus_offset&quot;);
5621   assert(line.index() == noreg, &quot;index should be noreg&quot;);
5622   assert(line.offset() == 0, &quot;offset should be 0&quot;);
5623   // would like to assert this
5624   // assert(line._ext.shift == 0, &quot;shift should be zero&quot;);
5625   if (VM_Version::supports_dcpop()) {
5626     // writeback using clear virtual address to point of persistence
5627     dc(Assembler::CVAP, line.base());
5628   } else {
5629     // no need to generate anything as Unsafe.writebackMemory should
5630     // never invoke this stub
5631   }
5632 }
5633 
5634 void MacroAssembler::cache_wbsync(bool is_pre) {
5635   // we only need a barrier post sync
5636   if (!is_pre) {
5637     membar(Assembler::AnyAny);
5638   }
5639 }
    </pre>
  </body>
</html>