ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Mar 21, 2023 at 20:59:05 CST
ncverilog
	/home/ShanChiYu/UNet/maxpooling_v2/sim/testfixture.sv
	/home/ShanChiYu/UNet/maxpooling_v2/src/maxpooling.sv
	+incdir+/home/ShanChiYu/UNet/maxpooling_v2/src
	+nc64bit
	+access+r
	+define+SHM_FILE="maxpooling.shm"
	+define+FSDB_FILE="maxpooling.fsdb"
Recompiling... reason: file '../sim/testfixture.sv' is newer than expected.
	expected: Tue Mar 21 20:53:53 2023
	actual:   Tue Mar 21 20:59:02 2023
file: /home/ShanChiYu/UNet/maxpooling_v2/sim/testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: /home/ShanChiYu/UNet/maxpooling_v2/src/maxpooling.sv
ncvlog: *W,SPDUSD: Include directory /home/ShanChiYu/UNet/maxpooling_v2/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.maxpooling:sv <0x504802aa>
			streams:  39, words: 24897
		worklib.testfixture:sv <0x6f1fa75a>
			streams:  21, words: 25164
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               53      53
		Scalar wires:             6       -
		Vectored wires:          20       -
		Always blocks:            6       6
		Initial blocks:          11      11
		Cont. assignments:        9       9
		Pseudo assignments:       3       3
		Compilation units:        1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'maxpooling.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
-----------------------------------------------------

START!!! Simulation Start .....

-----------------------------------------------------

maxpooling data is correct !
 
-----------------------------------------------------

--------------------- S U M M A R Y -----------------

Congratulations! maxpooling data have been generated successfully! The result is PASS!!

-----------------------------------------------------

Simulation complete via $finish(1) at time 122980 NS + 0
../sim/testfixture.sv:186       #(`CYCLE/2); $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Mar 21, 2023 at 20:59:11 CST  (total: 00:00:06)
