# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../intelight.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" \
"../../../../intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_0/sim/bram_xlconstant_0_0.v" \
"../../../../intelight.ip_user_files/bd/bram/sim/bram.v" \
"../../../../intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_1/sim/bram_xlconstant_0_1.v" \
"../../../../intelight.ip_user_files/bd/bram/ip/bram_xlconstant_1_0/sim/bram_xlconstant_1_0.v" \
"../../../../intelight.gen/sources_1/bd/bram/hdl/bram_wrapper.v" \
"../../../../intelight.srcs/sim_1/new/bram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
