#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 27 23:33:14 2024
# Process ID: 24880
# Current directory: E:/AUC/Arch/Arch-Lab/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32160 E:\AUC\Arch\Arch-Lab\project_1\project_1.xpr
# Log file: E:/AUC/Arch/Arch-Lab/project_1/vivado.log
# Journal file: E:/AUC/Arch/Arch-Lab/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xcvu065-ffvc1517-1-i E:/AUC/Arch/Arch-Lab/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'A:/AUC/Arch-Lab/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-573] Overriding 'synth_1' run's part, 'xc7a100tcsg324-1', with new part: 'xcvu065-ffvc1517-1-i'.
INFO: [Project 1-573] Overriding 'impl_1' run's part, 'xc7a100tcsg324-1', with new part: 'xcvu065-ffvc1517-1-i'.
INFO: [Project 1-563] Overriding project part, 'xc7a100tcsg324-1', with new part: 'xcvu065-ffvc1517-1-i'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/AUC/DD1/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 680.930 ; gain = 89.922
add_files -norecurse {E:/AUC/Arch/VerilogSrc/prv32_ALU.v E:/AUC/Arch/VerilogSrc/ImmGen.v E:/AUC/Arch/VerilogSrc/defines.v}
set_property top TOP_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Dig_7_dig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/push_button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module push_button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
WARNING: [VRFC 10-3676] redeclaration of ansi port 'new_clk' is not allowed [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:42]
WARNING: [VRFC 10-3380] identifier 'ID_EX_PC' is used before its declaration [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/AUC/DD1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'SSD' on this module [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 761.379 ; gain = 19.605
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Dig_7_dig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/push_button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module push_button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
WARNING: [VRFC 10-3676] redeclaration of ansi port 'new_clk' is not allowed [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:42]
WARNING: [VRFC 10-3380] identifier 'ID_EX_PC' is used before its declaration [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2458] undeclared symbol SSD, assumed default net type wire [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/AUC/DD1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'SSD' on this module [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/AUC/DD1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'SSD' on this module [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Dig_7_dig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/push_button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module push_button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
WARNING: [VRFC 10-3676] redeclaration of ansi port 'new_clk' is not allowed [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:42]
WARNING: [VRFC 10-3380] identifier 'ID_EX_PC' is used before its declaration [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/AUC/DD1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'rst' on this module [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Dig_7_dig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/push_button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module push_button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
WARNING: [VRFC 10-3676] redeclaration of ansi port 'new_clk' is not allowed [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:42]
WARNING: [VRFC 10-3380] identifier 'ID_EX_PC' is used before its declaration [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/AUC/DD1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'load' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 's' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALUsrc' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:63]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 7 for port 'SW' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2x1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.nBitRegister(n=32)
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.n_bit_RCA(n=32)
Compiling module xil_defaultlib.mux16x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.ALUcu
Compiling module xil_defaultlib.mMuxes(n=32)
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.F_Dig_7_dig
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/TOP_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 28 01:11:06 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 145 ns : File "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 117
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 784.602 ; gain = 23.223
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/AUC/DD1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'load' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 's' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALUsrc' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:63]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 7 for port 'SW' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 145 ns : File "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 117
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 816.477 ; gain = 0.000
run 10 us
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALUcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Dig_7_dig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab05/Lab05/Lab05.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/Mux2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/new/mMuxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mMuxes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/mux16x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/nBitRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nBitRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/imports/Desktop/Lab 2/Lab 2.srcs/sources_1/new/n_bit_RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_RCA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab03/Lab03.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/rising_edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rising_edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/push_button_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module push_button_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_pipeline
WARNING: [VRFC 10-3676] redeclaration of ansi port 'new_clk' is not allowed [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:42]
WARNING: [VRFC 10-3380] identifier 'ID_EX_PC' is used before its declaration [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/RISCV_pipeline.v:131]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/VerilogSrc/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/RCA_tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/pipe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/AUC/Arch/Arch-Lab/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/AUC/DD1/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 30f9c9bf2f30429cb3cf62cc3dbcfdf1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'load' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 's' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/Desktop/Lab04/Lab04/Lab04.srcs/sources_1/new/ALU.v:35]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ALUsrc' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:63]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 7 for port 'SW' [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/imports/new/F_Dig_7_dig.v:36]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:80]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sources_1/new/TOP.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2x1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.nBitRegister(n=32)
Compiling module xil_defaultlib.InstMem
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Full_Adder
Compiling module xil_defaultlib.n_bit_RCA(n=32)
Compiling module xil_defaultlib.mux16x1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.ALUcu
Compiling module xil_defaultlib.mMuxes(n=32)
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.F_Dig_7_dig
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TOP_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 250 ns : File "E:/AUC/Arch/Arch-Lab/project_1/project_1.srcs/sim_1/new/TOP_tb.v" Line 43
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 875.598 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
