<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title> ARM Cortex-M Processor
 </title>
  
  <link rel="stylesheet" type="text/css" href="http://revectores.com//static/css/newsprint.css"> 
  <link rel="stylesheet" type="text/css" href="http://revectores.com//static/css/blog.css"> 
  <link rel="stylesheet" type="text/css" href="http://revectores.com//static/css/code.css"> 
  
</head>
<body>

<p><a href="../"><< ARM</a></p>

<h1 id="arm-cortex-m-processor">ARM Cortex-M Processor</h1>
<h3 id="basic-concepts">1. Basic Concepts</h3>
<h5 id="definition"># Definition</h5>
<p><strong>ARM(Advanced RISC Machine)</strong> is the name of company, a set of microprocessor, and one kind of technology. The RISC design simplify structure of processor, reduce complex instructions, and support processor extension.</p>
<p>The mainstream movement from MISC to RISC relays on the development of memory.</p>
<p>==RISC-V open source.==</p>
<h5 id="property"># Property</h5>
<ul>
<li>Best performace : power consumption ratio.</li>
<li>Both Thumb(16bit) / ARM(32bit) instructions set supported. Balanced performace and code density. The choice of instruction has been automated in modern ARM processor.</li>
<li>Large amounts of registers, faster execution of instruction.</li>
<li>Most of the data manipulation are done in the registers,</li>
</ul>
<h3 id="architecture-version">2. Architecture Version</h3>
<h5 id="v1-architecture-arm1"># V1 Architecture (ARM1)</h5>
<ul>
<li><p>Basic data processing instructions (no multiplication).</p></li>
<li><p>Byte/half word/word load/store.</p>
<pre class="assembly"><code>ADD AX, [BX];</code></pre>
<pre class="assembly"><code>LD R1, [R2];
ADD R1, R1;</code></pre></li>
</ul>
<h5 id="v2-architecture-arm2-arm3"># V2 Architecture (ARM2, ARM3)</h5>
<ul>
<li>Multiplication &amp; division supported.</li>
</ul>
<h5 id="v3-architecture-arm6"># V3 Architecture (ARM6)</h5>
<ul>
<li>4GB Addressing space.</li>
</ul>
<h5 id="v4-architecture-arm7-arm9"># V4 Architecture (ARM7, ARM9)</h5>
<ul>
<li>First architecture in commercial use.</li>
<li>16-bit Thumb instruction supported.</li>
</ul>
<h5 id="v5-architecture-arm10"># V5 Architecture (ARM10)</h5>
<ul>
<li>Add instruction <code>CLZ</code>: Count leading zero. Due to the development of encryption technique.</li>
</ul>
<h5 id="v6-architecture"># V6 Architecture</h5>
<ul>
<li>SIMD (single instruction multiple data) supported. Optimize the audio/video processing application.</li>
</ul>
<h5 id="v7-architecture"># V7 Architecture</h5>
<ul>
<li>SIMD and DSP optimization</li>
</ul>
<h5 id="v8-architecture"># V8 Architecture</h5>
<ul>
<li>The first 64-bit instruction processor.</li>
</ul>
<h3 id="mode-and-privilege">4. Mode and Privilege</h3>
<p>Two operation status includes for Cortex-M4:</p>
<ul>
<li><p>Thumb status. When the processor is executing instructions (Thumb 16-bit instruction or 32-bit instruction).</p></li>
<li><p>Debug status. When the processor paused because it reaches the breakpoint (or some other reasons).</p></li>
</ul>
<p>Two mode includes for Cortex-M4:</p>
<ul>
<li><strong>Thread mode</strong> for application running.</li>
<li><strong>Handler mode</strong> for error handling.</li>
</ul>
<p>Two priviledges included for Cortex-M4:</p>
<ul>
<li><strong>Software deprivileged</strong>. System clock, NVIC and system control block is permitted. MSR/MRS limited access, and CPS not allowed.</li>
<li><strong>Software privileged</strong>.</li>
</ul>
<p>The process in deprivileged level calls the system call named SVC(supervisor calls) to enter the privileged level.</p>
<pre class="mermaid"><code>stateDiagram
ProcessMode --&gt; ProcessingMode
ProcessMode --&gt; ThreadMode</code></pre>
<h3 id="register">5. Register</h3>
<p>There are 32-bit registers Cortex-M4 process, classified to 7 types: 4 types of general registers and 3 types of special registers:</p>
<pre class="mermaid"><code>stateDiagram
%%state ARM_Cortex-M4_Registers {
    Registers --&gt; GeneralRegister
    Registers --&gt; SpecialRegister

    GeneralRegister --&gt; bit32GeneralRegister
    bit32GeneralRegister --&gt; LowRegisterR0_R7
    bit32GeneralRegister --&gt; HighRegisterR8_R12

    GeneralRegister --&gt; R13_SP
    GeneralRegister --&gt; R14_LR
    GeneralRegister --&gt; R15_PC

    SpecialRegister --&gt; PSR
    SpecialRegister --&gt; PRIMASK
    SpecialRegister --&gt; CONTROL
%%}</code></pre>
<h3 id="exception">6. Exception</h3>
<h5 id="exception-table"># Exception Table</h5>
<table>
<colgroup>
<col style="width: 4%" />
<col style="width: 20%" />
<col style="width: 12%" />
<col style="width: 63%" />
</colgroup>
<thead>
<tr class="header">
<th style="text-align: center;">Code</th>
<th style="text-align: center;">Type</th>
<th style="text-align: center;">Priority</th>
<th style="text-align: center;">Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;">0</td>
<td style="text-align: center;">-</td>
<td style="text-align: center;">-</td>
<td style="text-align: center;">No exception</td>
</tr>
<tr class="even">
<td style="text-align: center;">1</td>
<td style="text-align: center;">Reset</td>
<td style="text-align: center;">-3</td>
<td style="text-align: center;">Reset</td>
</tr>
<tr class="odd">
<td style="text-align: center;">2</td>
<td style="text-align: center;">NMI</td>
<td style="text-align: center;">-2</td>
<td style="text-align: center;">Non-maskable interruption</td>
</tr>
<tr class="even">
<td style="text-align: center;">3</td>
<td style="text-align: center;">Catastrophic faults</td>
<td style="text-align: center;">-1</td>
<td style="text-align: center;">All of the faults will cause catastrophic fault when the configurable fault handing process is prohibited</td>
</tr>
<tr class="odd">
<td style="text-align: center;">…</td>
<td style="text-align: center;">…</td>
<td style="text-align: center;">…</td>
<td style="text-align: center;">…</td>
</tr>
<tr class="even">
<td style="text-align: center;">16</td>
<td style="text-align: center;">IRQ #0</td>
<td style="text-align: center;">Programmable</td>
<td style="text-align: center;">IO interrupt #0</td>
</tr>
<tr class="odd">
<td style="text-align: center;">17</td>
<td style="text-align: center;">IRQ #1</td>
<td style="text-align: center;">Programmable</td>
<td style="text-align: center;">IO interrupt #1</td>
</tr>
<tr class="even">
<td style="text-align: center;">…</td>
<td style="text-align: center;">…</td>
<td style="text-align: center;">…</td>
<td style="text-align: center;">…</td>
</tr>
<tr class="odd">
<td style="text-align: center;">255</td>
<td style="text-align: center;">IRQ # 239</td>
<td style="text-align: center;">Programmable</td>
<td style="text-align: center;">IO interrupt #239</td>
</tr>
</tbody>
</table>
<h5 id="data-push"># Data Push</h5>
<p>When an exception arised, the processor first push the 8 registers into stack:</p>
<table>
<thead>
<tr class="header">
<th style="text-align: center;">Address</th>
<th style="text-align: center;">N-8</th>
<th style="text-align: center;">N-4</th>
<th style="text-align: center;">N-32</th>
<th style="text-align: center;">N-28</th>
<th style="text-align: center;">N-24</th>
<th style="text-align: center;">N-20</th>
<th style="text-align: center;">N-16</th>
<th style="text-align: center;">N-12</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: center;">Data</td>
<td style="text-align: center;">PC</td>
<td style="text-align: center;">PSR</td>
<td style="text-align: center;">R0</td>
<td style="text-align: center;">R1</td>
<td style="text-align: center;">R2</td>
<td style="text-align: center;">R3</td>
<td style="text-align: center;">R12</td>
<td style="text-align: center;">LR</td>
</tr>
</tbody>
</table>
<h5 id="exception-handling"># Exception Handling</h5>
<pre class="mermaid"><code>stateDiagram

UserThreadMode --&gt; PriviledgedHandlerMode : Raise Exception
PriviledgedHandlerMode --&gt; UserThreadMode : Exception Return
privilegedThereadMode --&gt; UserThreadMode : Change register `CONTROL`
privilegedThereadMode --&gt; PriviledgedHandlerMode : Raise Exception
PriviledgedHandlerMode --&gt; privilegedThereadMode : Exception Return</code></pre>


</body>
<script id="MathJax-script" async src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-mml-chtml.js"></script>
</html>