# Pipelined CPU

5-stage pipelined(IF, ID, EX, MEM, WB) CPU microarchitecture, supporting full tsc ISA
