INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/ADD32/ADD32.srcs/sources_1/new/ADD32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/1_ALU/1_ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/MUX2T1_32/MUX2T1_32.srcs/sources_1/new/MUX2T1_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2T1_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/MUX4T1/MUX4T1.srcs/sources_1/new/MUX4T1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX4T1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/REG32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/1_Regfile/1_Regfile.srcs/sources_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/OExp04-Datapath/OExp04-Datapath.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PointMe/HW/CO/Lab/OExp04-Datapath/OExp04-Datapath.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
