
ESC_Pinus_XMC1302_V1.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000053c4  10001000  10001000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  100063c4  100063c4  000063c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       0000018c  100063d4  100063d4  000063d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .VENEER_Code  00000138  2000000c  10006560  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .GUARD_Band   0000000c  20000144  00000000  00000144  2**0
                  ALLOC
  5 Stack         00000800  20000150  00000000  00000150  2**0
                  ALLOC
  6 .bss          0000004c  20000950  20000950  00010950  2**2
                  ALLOC
  7 .data         0000001c  200009a0  10006698  000089a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .debug_aranges 000005a0  00000000  00000000  000089c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   000093ac  00000000  00000000  00008f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001928  00000000  00000000  0001230c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00010c18  00000000  00000000  00013c34  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000fe0  00000000  00000000  0002484c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0003bdbd  00000000  00000000  0002582c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000012fa  00000000  00000000  000615e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000388  00000000  00000000  000628e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .build_attributes 000008fa  00000000  00000000  00062c70  2**0
                  CONTENTS, READONLY
 17 .debug_macro  0000d497  00000000  00000000  0006356a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10001000 <__Xmc1300_interrupt_vector_cortex_m>:
10001000:	50 09 00 20 19 10 00 10 d5 10 00 10 d7 10 00 10     P.. ............
10001010:	00 04 00 00 00 00 00 00                             ........

10001018 <__Xmc1300_reset_cortex_m>:
__Xmc1300_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1300_stack
10001018:	4802      	ldr	r0, [pc, #8]	; (10001024 <__Xmc1300_reset_cortex_m+0xc>)
    MOV SP,R0
1000101a:	4685      	mov	sp, r0

    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
1000101c:	4802      	ldr	r0, [pc, #8]	; (10001028 <__Xmc1300_reset_cortex_m+0x10>)
    BLX R0
1000101e:	4780      	blx	r0

    /* Branch to the program loader */
    B       __Xmc1300_Program_Loader 
10001020:	e012      	b.n	10001048 <__Xmc1300_Program_Loader>
10001022:	0000      	.short	0x0000
__Xmc1300_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1300_stack
10001024:	20000950 	.word	0x20000950
    MOV SP,R0

    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
10001028:	100010d1 	.word	0x100010d1

1000102c <__COPY_FLASH2RAM>:
   to C land is given */
   .section .Xmc1300.postreset,"x",%progbits
__COPY_FLASH2RAM:
   .fnstart:
   /* Is there anything to be copied? */
   CMP R2,#0
1000102c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
1000102e:	d00a      	beq.n	10001046 <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
10001030:	2a04      	cmp	r2, #4
   BCS STARTCOPY
10001032:	d200      	bcs.n	10001036 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOVS R2,#4
10001034:	2204      	movs	r2, #4

10001036 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
10001036:	0892      	lsrs	r2, r2, #2

10001038 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
10001038:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
1000103a:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
1000103c:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
1000103e:	d002      	beq.n	10001046 <SKIPCOPY>
   ADDS R0,#4
10001040:	3004      	adds	r0, #4
   ADDS R1,#4
10001042:	3104      	adds	r1, #4
   B COPYLOOP
10001044:	e7f8      	b.n	10001038 <COPYLOOP>

10001046 <SKIPCOPY>:
    
SKIPCOPY:
   BX LR
10001046:	4770      	bx	lr

10001048 <__Xmc1300_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001048:	4811      	ldr	r0, [pc, #68]	; (10001090 <SKIPCLEAR+0x14>)
   LDR R1, =__Xmc1300_sData
1000104a:	4912      	ldr	r1, [pc, #72]	; (10001094 <SKIPCLEAR+0x18>)
   LDR R2, =__Xmc1300_Data_Size
1000104c:	4a12      	ldr	r2, [pc, #72]	; (10001098 <SKIPCLEAR+0x1c>)
   BL __COPY_FLASH2RAM
1000104e:	f7ff ffed 	bl	1000102c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
10001052:	4812      	ldr	r0, [pc, #72]	; (1000109c <SKIPCLEAR+0x20>)
   LDR R1, =__ram_code_start
10001054:	4912      	ldr	r1, [pc, #72]	; (100010a0 <SKIPCLEAR+0x24>)
   LDR R2, =__ram_code_size
10001056:	4a13      	ldr	r2, [pc, #76]	; (100010a4 <SKIPCLEAR+0x28>)
   BL __COPY_FLASH2RAM
10001058:	f7ff ffe8 	bl	1000102c <__COPY_FLASH2RAM>

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
1000105c:	4812      	ldr	r0, [pc, #72]	; (100010a8 <SKIPCLEAR+0x2c>)
   LDR R1, =VeneerStart
1000105e:	4913      	ldr	r1, [pc, #76]	; (100010ac <SKIPCLEAR+0x30>)
   LDR R2, =VeneerSize
10001060:	4a13      	ldr	r2, [pc, #76]	; (100010b0 <SKIPCLEAR+0x34>)
   BL __COPY_FLASH2RAM
10001062:	f7ff ffe3 	bl	1000102c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc1300_sBSS     /* Start of BSS */
10001066:	4813      	ldr	r0, [pc, #76]	; (100010b4 <SKIPCLEAR+0x38>)
   LDR R1, =__Xmc1300_BSS_Size /* BSS size in bytes */
10001068:	4913      	ldr	r1, [pc, #76]	; (100010b8 <SKIPCLEAR+0x3c>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
1000106a:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
1000106c:	d006      	beq.n	1000107c <SKIPCLEAR>

1000106e <STARTCLEAR>:

STARTCLEAR:
   LSRS R1,R1,#2            /* BSS size in words */
1000106e:	0889      	lsrs	r1, r1, #2
   
   MOVS R2,#0
10001070:	2200      	movs	r2, #0

10001072 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
10001072:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
10001074:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
10001076:	d001      	beq.n	1000107c <SKIPCLEAR>
   ADDS R0,#4
10001078:	3004      	adds	r0, #4
   B CLEARLOOP
1000107a:	e7fa      	b.n	10001072 <CLEARLOOP>

1000107c <SKIPCLEAR>:
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1300_stack 
1000107c:	480f      	ldr	r0, [pc, #60]	; (100010bc <SKIPCLEAR+0x40>)
   MOV SP,R0
1000107e:	4685      	mov	sp, r0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
10001080:	480f      	ldr	r0, [pc, #60]	; (100010c0 <SKIPCLEAR+0x44>)
   BLX R0
10001082:	4780      	blx	r0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
10001084:	480f      	ldr	r0, [pc, #60]	; (100010c4 <SKIPCLEAR+0x48>)
   BLX R0
10001086:	4780      	blx	r0

   MOVS R0,#0
10001088:	2000      	movs	r0, #0
   MOVS R1,#0
1000108a:	2100      	movs	r1, #0
   LDR R2, =main
1000108c:	4a0e      	ldr	r2, [pc, #56]	; (100010c8 <SKIPCLEAR+0x4c>)
   MOV PC,R2
1000108e:	4697      	mov	pc, r2
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001090:	10006698 	.word	0x10006698
   LDR R1, =__Xmc1300_sData
10001094:	200009a0 	.word	0x200009a0
   LDR R2, =__Xmc1300_Data_Size
10001098:	0000001c 	.word	0x0000001c
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
1000109c:	100066b4 	.word	0x100066b4
   LDR R1, =__ram_code_start
100010a0:	200009bc 	.word	0x200009bc
   LDR R2, =__ram_code_size
100010a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
100010a8:	10006560 	.word	0x10006560
   LDR R1, =VeneerStart
100010ac:	2000000c 	.word	0x2000000c
   LDR R2, =VeneerSize
100010b0:	00000138 	.word	0x00000138
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc1300_sBSS     /* Start of BSS */
100010b4:	20000950 	.word	0x20000950
   LDR R1, =__Xmc1300_BSS_Size /* BSS size in bytes */
100010b8:	0000004c 	.word	0x0000004c
   B CLEARLOOP
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1300_stack 
100010bc:	20000950 	.word	0x20000950
   MOV SP,R0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
100010c0:	10001119 	.word	0x10001119
   BLX R0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
100010c4:	100010cd 	.word	0x100010cd
   BLX R0

   MOVS R0,#0
   MOVS R1,#0
   LDR R2, =main
100010c8:	10002049 	.word	0x10002049

100010cc <software_init_hook>:
   has not been started.
 */
     .weak software_init_hook
     .type software_init_hook, %function
software_init_hook:
     NOP
100010cc:	46c0      	nop			; (mov r8, r8)
     BX LR
100010ce:	4770      	bx	lr

100010d0 <hardware_init_hook>:
     .size software_init_hook, . - software_init_hook

     .weak hardware_init_hook
     .type hardware_init_hook, %function
hardware_init_hook:
     NOP
100010d0:	46c0      	nop			; (mov r8, r8)
     BX LR
100010d2:	4770      	bx	lr

100010d4 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb 
    .text

    Insert_ExceptionHandler NMI_Handler
100010d4:	e7fe      	b.n	100010d4 <NMI_Handler>

100010d6 <HardFault_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler HardFault_Handler
100010d6:	e7fe      	b.n	100010d6 <HardFault_Handler>

100010d8 <SVC_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SVC_Handler
100010d8:	e7fe      	b.n	100010d8 <SVC_Handler>

100010da <PendSV_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler PendSV_Handler
100010da:	e7fe      	b.n	100010da <PendSV_Handler>

100010dc <SysTick_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SysTick_Handler
100010dc:	e7fe      	b.n	100010dc <SysTick_Handler>

100010de <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
    Insert_ExceptionHandler SCU_0_IRQHandler
100010de:	e7fe      	b.n	100010de <SCU_0_IRQHandler>

100010e0 <SCU_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_1_IRQHandler
100010e0:	e7fe      	b.n	100010e0 <SCU_1_IRQHandler>

100010e2 <SCU_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_2_IRQHandler
100010e2:	e7fe      	b.n	100010e2 <SCU_2_IRQHandler>

100010e4 <ERU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_0_IRQHandler
100010e4:	e7fe      	b.n	100010e4 <ERU0_0_IRQHandler>

100010e6 <ERU0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_1_IRQHandler
100010e6:	e7fe      	b.n	100010e6 <ERU0_1_IRQHandler>

100010e8 <ERU0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_2_IRQHandler
100010e8:	e7fe      	b.n	100010e8 <ERU0_2_IRQHandler>

100010ea <ERU0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_3_IRQHandler
100010ea:	e7fe      	b.n	100010ea <ERU0_3_IRQHandler>

100010ec <MATH0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler MATH0_0_IRQHandler
100010ec:	e7fe      	b.n	100010ec <MATH0_0_IRQHandler>

100010ee <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_0_IRQHandler
100010ee:	e7fe      	b.n	100010ee <VADC0_C0_0_IRQHandler>

100010f0 <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_1_IRQHandler
100010f0:	e7fe      	b.n	100010f0 <VADC0_C0_1_IRQHandler>

100010f2 <VADC0_G0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G0_0_IRQHandler
100010f2:	e7fe      	b.n	100010f2 <VADC0_G0_0_IRQHandler>
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G0_1_IRQHandler
100010f4:	e7fe      	b.n	100010f4 <VADC0_G0_0_IRQHandler+0x2>

100010f6 <VADC0_G1_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G1_0_IRQHandler
100010f6:	e7fe      	b.n	100010f6 <VADC0_G1_0_IRQHandler>
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_G1_1_IRQHandler
100010f8:	e7fe      	b.n	100010f8 <VADC0_G1_0_IRQHandler+0x2>
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_0_IRQHandler
100010fa:	e7fe      	b.n	100010fa <VADC0_G1_0_IRQHandler+0x4>
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_1_IRQHandler
100010fc:	e7fe      	b.n	100010fc <VADC0_G1_0_IRQHandler+0x6>

100010fe <CCU40_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_2_IRQHandler
100010fe:	e7fe      	b.n	100010fe <CCU40_2_IRQHandler>

10001100 <CCU40_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_3_IRQHandler
10001100:	e7fe      	b.n	10001100 <CCU40_3_IRQHandler>

10001102 <CCU80_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU80_0_IRQHandler
10001102:	e7fe      	b.n	10001102 <CCU80_0_IRQHandler>

10001104 <CCU80_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU80_1_IRQHandler
10001104:	e7fe      	b.n	10001104 <CCU80_1_IRQHandler>

10001106 <POSIF0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler POSIF0_0_IRQHandler
10001106:	e7fe      	b.n	10001106 <POSIF0_0_IRQHandler>

10001108 <POSIF0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler POSIF0_1_IRQHandler
10001108:	e7fe      	b.n	10001108 <POSIF0_1_IRQHandler>

1000110a <USIC0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_0_IRQHandler
1000110a:	e7fe      	b.n	1000110a <USIC0_0_IRQHandler>

1000110c <USIC0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_1_IRQHandler
1000110c:	e7fe      	b.n	1000110c <USIC0_1_IRQHandler>

1000110e <USIC0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_2_IRQHandler
1000110e:	e7fe      	b.n	1000110e <USIC0_2_IRQHandler>

10001110 <USIC0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_3_IRQHandler
10001110:	e7fe      	b.n	10001110 <USIC0_3_IRQHandler>

10001112 <USIC0_4_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_4_IRQHandler
10001112:	e7fe      	b.n	10001112 <USIC0_4_IRQHandler>

10001114 <USIC0_5_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_5_IRQHandler
10001114:	e7fe      	b.n	10001114 <USIC0_5_IRQHandler>

10001116 <BCCU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler BCCU0_0_IRQHandler
10001116:	e7fe      	b.n	10001116 <BCCU0_0_IRQHandler>

10001118 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{    
10001118:	b580      	push	{r7, lr}
1000111a:	af00      	add	r7, sp, #0
   * while((SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk));
   * SCU_GENERAL->PASSWD = 0x000000C3UL; // enable bit protection
   * SystemCoreClockUpdate();
   *
   */
  SystemCoreClockUpdate();
1000111c:	f000 f802 	bl	10001124 <SystemCoreClockUpdate>
}
10001120:	46bd      	mov	sp, r7
10001122:	bd80      	pop	{r7, pc}

10001124 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10001124:	b580      	push	{r7, lr}
10001126:	b082      	sub	sp, #8
10001128:	af00      	add	r7, sp, #0
  uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
1000112a:	4b11      	ldr	r3, [pc, #68]	; (10001170 <SystemCoreClockUpdate+0x4c>)
1000112c:	681a      	ldr	r2, [r3, #0]
1000112e:	23ff      	movs	r3, #255	; 0xff
10001130:	021b      	lsls	r3, r3, #8
10001132:	4013      	ands	r3, r2
10001134:	0a1b      	lsrs	r3, r3, #8
10001136:	607b      	str	r3, [r7, #4]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10001138:	4b0d      	ldr	r3, [pc, #52]	; (10001170 <SystemCoreClockUpdate+0x4c>)
1000113a:	681a      	ldr	r2, [r3, #0]
1000113c:	23ff      	movs	r3, #255	; 0xff
1000113e:	4013      	ands	r3, r2
10001140:	603b      	str	r3, [r7, #0]
  
  if(IDIV)
10001142:	687b      	ldr	r3, [r7, #4]
10001144:	2b00      	cmp	r3, #0
10001146:	d00c      	beq.n	10001162 <SystemCoreClockUpdate+0x3e>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((MCLK_MHZ << 7) / ((IDIV << 8) + FDIV)) << 1;
10001148:	687b      	ldr	r3, [r7, #4]
1000114a:	021a      	lsls	r2, r3, #8
1000114c:	683b      	ldr	r3, [r7, #0]
1000114e:	18d3      	adds	r3, r2, r3
10001150:	4808      	ldr	r0, [pc, #32]	; (10001174 <SystemCoreClockUpdate+0x50>)
10001152:	1c19      	adds	r1, r3, #0
10001154:	f003 f832 	bl	100041bc <__aeabi_uidiv>
10001158:	1c03      	adds	r3, r0, #0
1000115a:	005a      	lsls	r2, r3, #1
1000115c:	4b06      	ldr	r3, [pc, #24]	; (10001178 <SystemCoreClockUpdate+0x54>)
1000115e:	601a      	str	r2, [r3, #0]
10001160:	e002      	b.n	10001168 <SystemCoreClockUpdate+0x44>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = MCLK_MHZ;
10001162:	4b05      	ldr	r3, [pc, #20]	; (10001178 <SystemCoreClockUpdate+0x54>)
10001164:	4a05      	ldr	r2, [pc, #20]	; (1000117c <SystemCoreClockUpdate+0x58>)
10001166:	601a      	str	r2, [r3, #0]
  }
}
10001168:	46bd      	mov	sp, r7
1000116a:	b002      	add	sp, #8
1000116c:	bd80      	pop	{r7, pc}
1000116e:	46c0      	nop			; (mov r8, r8)
10001170:	40010300 	.word	0x40010300
10001174:	f4240000 	.word	0xf4240000
10001178:	20000998 	.word	0x20000998
1000117c:	01e84800 	.word	0x01e84800

10001180 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10001180:	b580      	push	{r7, lr}
10001182:	b082      	sub	sp, #8
10001184:	af00      	add	r7, sp, #0
10001186:	1c02      	adds	r2, r0, #0
10001188:	1dfb      	adds	r3, r7, #7
1000118a:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000118c:	4b06      	ldr	r3, [pc, #24]	; (100011a8 <NVIC_EnableIRQ+0x28>)
1000118e:	1dfa      	adds	r2, r7, #7
10001190:	7812      	ldrb	r2, [r2, #0]
10001192:	1c11      	adds	r1, r2, #0
10001194:	221f      	movs	r2, #31
10001196:	400a      	ands	r2, r1
10001198:	2101      	movs	r1, #1
1000119a:	1c08      	adds	r0, r1, #0
1000119c:	4090      	lsls	r0, r2
1000119e:	1c02      	adds	r2, r0, #0
100011a0:	601a      	str	r2, [r3, #0]
}
100011a2:	46bd      	mov	sp, r7
100011a4:	b002      	add	sp, #8
100011a6:	bd80      	pop	{r7, pc}
100011a8:	e000e100 	.word	0xe000e100

100011ac <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100011ac:	b5b0      	push	{r4, r5, r7, lr}
100011ae:	b082      	sub	sp, #8
100011b0:	af00      	add	r7, sp, #0
100011b2:	1c02      	adds	r2, r0, #0
100011b4:	6039      	str	r1, [r7, #0]
100011b6:	1dfb      	adds	r3, r7, #7
100011b8:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
100011ba:	1dfb      	adds	r3, r7, #7
100011bc:	781b      	ldrb	r3, [r3, #0]
100011be:	2b7f      	cmp	r3, #127	; 0x7f
100011c0:	d932      	bls.n	10001228 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
100011c2:	4930      	ldr	r1, [pc, #192]	; (10001284 <NVIC_SetPriority+0xd8>)
100011c4:	1dfb      	adds	r3, r7, #7
100011c6:	781b      	ldrb	r3, [r3, #0]
100011c8:	1c1a      	adds	r2, r3, #0
100011ca:	230f      	movs	r3, #15
100011cc:	4013      	ands	r3, r2
100011ce:	3b08      	subs	r3, #8
100011d0:	0898      	lsrs	r0, r3, #2
100011d2:	4a2c      	ldr	r2, [pc, #176]	; (10001284 <NVIC_SetPriority+0xd8>)
100011d4:	1dfb      	adds	r3, r7, #7
100011d6:	781b      	ldrb	r3, [r3, #0]
100011d8:	1c1c      	adds	r4, r3, #0
100011da:	230f      	movs	r3, #15
100011dc:	4023      	ands	r3, r4
100011de:	3b08      	subs	r3, #8
100011e0:	089b      	lsrs	r3, r3, #2
100011e2:	3306      	adds	r3, #6
100011e4:	009b      	lsls	r3, r3, #2
100011e6:	18d3      	adds	r3, r2, r3
100011e8:	685b      	ldr	r3, [r3, #4]
100011ea:	1dfa      	adds	r2, r7, #7
100011ec:	7812      	ldrb	r2, [r2, #0]
100011ee:	1c14      	adds	r4, r2, #0
100011f0:	2203      	movs	r2, #3
100011f2:	4022      	ands	r2, r4
100011f4:	00d2      	lsls	r2, r2, #3
100011f6:	24ff      	movs	r4, #255	; 0xff
100011f8:	1c25      	adds	r5, r4, #0
100011fa:	4095      	lsls	r5, r2
100011fc:	1c2a      	adds	r2, r5, #0
100011fe:	43d2      	mvns	r2, r2
10001200:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001202:	683b      	ldr	r3, [r7, #0]
10001204:	019c      	lsls	r4, r3, #6
10001206:	23ff      	movs	r3, #255	; 0xff
10001208:	401c      	ands	r4, r3
1000120a:	1dfb      	adds	r3, r7, #7
1000120c:	781b      	ldrb	r3, [r3, #0]
1000120e:	1c1d      	adds	r5, r3, #0
10001210:	2303      	movs	r3, #3
10001212:	402b      	ands	r3, r5
10001214:	00db      	lsls	r3, r3, #3
10001216:	1c25      	adds	r5, r4, #0
10001218:	409d      	lsls	r5, r3
1000121a:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
1000121c:	431a      	orrs	r2, r3
1000121e:	1d83      	adds	r3, r0, #6
10001220:	009b      	lsls	r3, r3, #2
10001222:	18cb      	adds	r3, r1, r3
10001224:	605a      	str	r2, [r3, #4]
10001226:	e029      	b.n	1000127c <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001228:	4b17      	ldr	r3, [pc, #92]	; (10001288 <NVIC_SetPriority+0xdc>)
1000122a:	1dfa      	adds	r2, r7, #7
1000122c:	7812      	ldrb	r2, [r2, #0]
1000122e:	b252      	sxtb	r2, r2
10001230:	0892      	lsrs	r2, r2, #2
10001232:	4915      	ldr	r1, [pc, #84]	; (10001288 <NVIC_SetPriority+0xdc>)
10001234:	1df8      	adds	r0, r7, #7
10001236:	7800      	ldrb	r0, [r0, #0]
10001238:	b240      	sxtb	r0, r0
1000123a:	0880      	lsrs	r0, r0, #2
1000123c:	30c0      	adds	r0, #192	; 0xc0
1000123e:	0080      	lsls	r0, r0, #2
10001240:	5841      	ldr	r1, [r0, r1]
10001242:	1df8      	adds	r0, r7, #7
10001244:	7800      	ldrb	r0, [r0, #0]
10001246:	1c04      	adds	r4, r0, #0
10001248:	2003      	movs	r0, #3
1000124a:	4020      	ands	r0, r4
1000124c:	00c0      	lsls	r0, r0, #3
1000124e:	24ff      	movs	r4, #255	; 0xff
10001250:	1c25      	adds	r5, r4, #0
10001252:	4085      	lsls	r5, r0
10001254:	1c28      	adds	r0, r5, #0
10001256:	43c0      	mvns	r0, r0
10001258:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
1000125a:	6839      	ldr	r1, [r7, #0]
1000125c:	018c      	lsls	r4, r1, #6
1000125e:	21ff      	movs	r1, #255	; 0xff
10001260:	400c      	ands	r4, r1
10001262:	1df9      	adds	r1, r7, #7
10001264:	7809      	ldrb	r1, [r1, #0]
10001266:	1c0d      	adds	r5, r1, #0
10001268:	2103      	movs	r1, #3
1000126a:	4029      	ands	r1, r5
1000126c:	00c9      	lsls	r1, r1, #3
1000126e:	1c25      	adds	r5, r4, #0
10001270:	408d      	lsls	r5, r1
10001272:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001274:	4301      	orrs	r1, r0
10001276:	32c0      	adds	r2, #192	; 0xc0
10001278:	0092      	lsls	r2, r2, #2
1000127a:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
1000127c:	46bd      	mov	sp, r7
1000127e:	b002      	add	sp, #8
10001280:	bdb0      	pop	{r4, r5, r7, pc}
10001282:	46c0      	nop			; (mov r8, r8)
10001284:	e000ed00 	.word	0xe000ed00
10001288:	e000e100 	.word	0xe000e100

1000128c <InitADC>:
#include "ADC.h"

volatile uint16_t ADCReference=0;

void InitADC()
{
1000128c:	b580      	push	{r7, lr}
1000128e:	af00      	add	r7, sp, #0
	//Converter is active and arbiter is only activated if a conversion is needed (no permanent conversion)
	VADC_G0->ARBCFG |= 0x83UL;
10001290:	4a8f      	ldr	r2, [pc, #572]	; (100014d0 <InitADC+0x244>)
10001292:	498f      	ldr	r1, [pc, #572]	; (100014d0 <InitADC+0x244>)
10001294:	2380      	movs	r3, #128	; 0x80
10001296:	58cb      	ldr	r3, [r1, r3]
10001298:	2183      	movs	r1, #131	; 0x83
1000129a:	4319      	orrs	r1, r3
1000129c:	2380      	movs	r3, #128	; 0x80
1000129e:	50d1      	str	r1, [r2, r3]
	VADC_G1->ARBCFG |= 0x83UL;
100012a0:	4a8c      	ldr	r2, [pc, #560]	; (100014d4 <InitADC+0x248>)
100012a2:	498c      	ldr	r1, [pc, #560]	; (100014d4 <InitADC+0x248>)
100012a4:	2380      	movs	r3, #128	; 0x80
100012a6:	58cb      	ldr	r3, [r1, r3]
100012a8:	2183      	movs	r1, #131	; 0x83
100012aa:	4319      	orrs	r1, r3
100012ac:	2380      	movs	r3, #128	; 0x80
100012ae:	50d1      	str	r1, [r2, r3]

	//Start-Up Calibration
	VADC->GLOBCFG |= 1UL << 31;
100012b0:	4a89      	ldr	r2, [pc, #548]	; (100014d8 <InitADC+0x24c>)
100012b2:	4989      	ldr	r1, [pc, #548]	; (100014d8 <InitADC+0x24c>)
100012b4:	2380      	movs	r3, #128	; 0x80
100012b6:	58cb      	ldr	r3, [r1, r3]
100012b8:	2180      	movs	r1, #128	; 0x80
100012ba:	0609      	lsls	r1, r1, #24
100012bc:	4319      	orrs	r1, r3
100012be:	2380      	movs	r3, #128	; 0x80
100012c0:	50d1      	str	r1, [r2, r3]
	VADC->GLOBCFG |= 1UL << 31; //Same?
100012c2:	4a85      	ldr	r2, [pc, #532]	; (100014d8 <InitADC+0x24c>)
100012c4:	4984      	ldr	r1, [pc, #528]	; (100014d8 <InitADC+0x24c>)
100012c6:	2380      	movs	r3, #128	; 0x80
100012c8:	58cb      	ldr	r3, [r1, r3]
100012ca:	2180      	movs	r1, #128	; 0x80
100012cc:	0609      	lsls	r1, r1, #24
100012ce:	4319      	orrs	r1, r3
100012d0:	2380      	movs	r3, #128	; 0x80
100012d2:	50d1      	str	r1, [r2, r3]
	while(VADC_G0->ARBCFG & (1UL<<28) || VADC_G1->ARBCFG & (1UL<<28)); //Wait till start up calibration is finished
100012d4:	46c0      	nop			; (mov r8, r8)
100012d6:	4a7e      	ldr	r2, [pc, #504]	; (100014d0 <InitADC+0x244>)
100012d8:	2380      	movs	r3, #128	; 0x80
100012da:	58d2      	ldr	r2, [r2, r3]
100012dc:	2380      	movs	r3, #128	; 0x80
100012de:	055b      	lsls	r3, r3, #21
100012e0:	4013      	ands	r3, r2
100012e2:	d1f8      	bne.n	100012d6 <InitADC+0x4a>
100012e4:	4a7b      	ldr	r2, [pc, #492]	; (100014d4 <InitADC+0x248>)
100012e6:	2380      	movs	r3, #128	; 0x80
100012e8:	58d2      	ldr	r2, [r2, r3]
100012ea:	2380      	movs	r3, #128	; 0x80
100012ec:	055b      	lsls	r3, r3, #21
100012ee:	4013      	ands	r3, r2
100012f0:	d1f1      	bne.n	100012d6 <InitADC+0x4a>

	//Priority Channel can only be activated by Group request
	VADC_G0->CHASS |= 0x07UL; //Channel 0-2 are priority channels within group0
100012f2:	4a77      	ldr	r2, [pc, #476]	; (100014d0 <InitADC+0x244>)
100012f4:	4976      	ldr	r1, [pc, #472]	; (100014d0 <InitADC+0x244>)
100012f6:	2388      	movs	r3, #136	; 0x88
100012f8:	58cb      	ldr	r3, [r1, r3]
100012fa:	2107      	movs	r1, #7
100012fc:	4319      	orrs	r1, r3
100012fe:	2388      	movs	r3, #136	; 0x88
10001300:	50d1      	str	r1, [r2, r3]
	VADC_G1->CHASS |= 0x02UL; //Channel 1 priority channel within group1
10001302:	4a74      	ldr	r2, [pc, #464]	; (100014d4 <InitADC+0x248>)
10001304:	4973      	ldr	r1, [pc, #460]	; (100014d4 <InitADC+0x248>)
10001306:	2388      	movs	r3, #136	; 0x88
10001308:	58cb      	ldr	r3, [r1, r3]
1000130a:	2102      	movs	r1, #2
1000130c:	4319      	orrs	r1, r3
1000130e:	2388      	movs	r3, #136	; 0x88
10001310:	50d1      	str	r1, [r2, r3]

	//Input class
	VADC_G0->CHCTR[0] |= 0x341UL; //693
10001312:	4a6f      	ldr	r2, [pc, #444]	; (100014d0 <InitADC+0x244>)
10001314:	496e      	ldr	r1, [pc, #440]	; (100014d0 <InitADC+0x244>)
10001316:	2380      	movs	r3, #128	; 0x80
10001318:	009b      	lsls	r3, r3, #2
1000131a:	58cb      	ldr	r3, [r1, r3]
1000131c:	496f      	ldr	r1, [pc, #444]	; (100014dc <InitADC+0x250>)
1000131e:	4319      	orrs	r1, r3
10001320:	2380      	movs	r3, #128	; 0x80
10001322:	009b      	lsls	r3, r3, #2
10001324:	50d1      	str	r1, [r2, r3]
	VADC_G0->CHCTR[1] |= 0x341UL;
10001326:	4a6a      	ldr	r2, [pc, #424]	; (100014d0 <InitADC+0x244>)
10001328:	4969      	ldr	r1, [pc, #420]	; (100014d0 <InitADC+0x244>)
1000132a:	2381      	movs	r3, #129	; 0x81
1000132c:	009b      	lsls	r3, r3, #2
1000132e:	58cb      	ldr	r3, [r1, r3]
10001330:	496a      	ldr	r1, [pc, #424]	; (100014dc <InitADC+0x250>)
10001332:	4319      	orrs	r1, r3
10001334:	2381      	movs	r3, #129	; 0x81
10001336:	009b      	lsls	r3, r3, #2
10001338:	50d1      	str	r1, [r2, r3]
	VADC_G0->CHCTR[2] |= 0x341UL;
1000133a:	4a65      	ldr	r2, [pc, #404]	; (100014d0 <InitADC+0x244>)
1000133c:	4964      	ldr	r1, [pc, #400]	; (100014d0 <InitADC+0x244>)
1000133e:	2382      	movs	r3, #130	; 0x82
10001340:	009b      	lsls	r3, r3, #2
10001342:	58cb      	ldr	r3, [r1, r3]
10001344:	4965      	ldr	r1, [pc, #404]	; (100014dc <InitADC+0x250>)
10001346:	4319      	orrs	r1, r3
10001348:	2382      	movs	r3, #130	; 0x82
1000134a:	009b      	lsls	r3, r3, #2
1000134c:	50d1      	str	r1, [r2, r3]
	VADC_G0->RCR[0] |= 1UL <<31; //Service Request after result event
1000134e:	4a60      	ldr	r2, [pc, #384]	; (100014d0 <InitADC+0x244>)
10001350:	495f      	ldr	r1, [pc, #380]	; (100014d0 <InitADC+0x244>)
10001352:	23a0      	movs	r3, #160	; 0xa0
10001354:	009b      	lsls	r3, r3, #2
10001356:	58cb      	ldr	r3, [r1, r3]
10001358:	2180      	movs	r1, #128	; 0x80
1000135a:	0609      	lsls	r1, r1, #24
1000135c:	4319      	orrs	r1, r3
1000135e:	23a0      	movs	r3, #160	; 0xa0
10001360:	009b      	lsls	r3, r3, #2
10001362:	50d1      	str	r1, [r2, r3]

	VADC_G1->CHCTR[1] |= 1UL;
10001364:	4a5b      	ldr	r2, [pc, #364]	; (100014d4 <InitADC+0x248>)
10001366:	495b      	ldr	r1, [pc, #364]	; (100014d4 <InitADC+0x248>)
10001368:	2381      	movs	r3, #129	; 0x81
1000136a:	009b      	lsls	r3, r3, #2
1000136c:	58cb      	ldr	r3, [r1, r3]
1000136e:	2101      	movs	r1, #1
10001370:	4319      	orrs	r1, r3
10001372:	2381      	movs	r3, #129	; 0x81
10001374:	009b      	lsls	r3, r3, #2
10001376:	50d1      	str	r1, [r2, r3]
	VADC_G1->CHCTR[1] |= 1UL << 16; //Result Register 1
10001378:	4a56      	ldr	r2, [pc, #344]	; (100014d4 <InitADC+0x248>)
1000137a:	4956      	ldr	r1, [pc, #344]	; (100014d4 <InitADC+0x248>)
1000137c:	2381      	movs	r3, #129	; 0x81
1000137e:	009b      	lsls	r3, r3, #2
10001380:	58cb      	ldr	r3, [r1, r3]
10001382:	2180      	movs	r1, #128	; 0x80
10001384:	0249      	lsls	r1, r1, #9
10001386:	4319      	orrs	r1, r3
10001388:	2381      	movs	r3, #129	; 0x81
1000138a:	009b      	lsls	r3, r3, #2
1000138c:	50d1      	str	r1, [r2, r3]
	VADC_G1->RCR[1] |= 1UL <<31; //Service Request after result event
1000138e:	4a51      	ldr	r2, [pc, #324]	; (100014d4 <InitADC+0x248>)
10001390:	4950      	ldr	r1, [pc, #320]	; (100014d4 <InitADC+0x248>)
10001392:	23a1      	movs	r3, #161	; 0xa1
10001394:	009b      	lsls	r3, r3, #2
10001396:	58cb      	ldr	r3, [r1, r3]
10001398:	2180      	movs	r1, #128	; 0x80
1000139a:	0609      	lsls	r1, r1, #24
1000139c:	4319      	orrs	r1, r3
1000139e:	23a1      	movs	r3, #161	; 0xa1
100013a0:	009b      	lsls	r3, r3, #2
100013a2:	50d1      	str	r1, [r2, r3]

	//External Trigger
	VADC_G0->ASCTRL |= 0xC800UL; //Sets Trigger to CCU80 SR2
100013a4:	4a4a      	ldr	r2, [pc, #296]	; (100014d0 <InitADC+0x244>)
100013a6:	494a      	ldr	r1, [pc, #296]	; (100014d0 <InitADC+0x244>)
100013a8:	2390      	movs	r3, #144	; 0x90
100013aa:	005b      	lsls	r3, r3, #1
100013ac:	58cb      	ldr	r3, [r1, r3]
100013ae:	21c8      	movs	r1, #200	; 0xc8
100013b0:	0209      	lsls	r1, r1, #8
100013b2:	4319      	orrs	r1, r3
100013b4:	2390      	movs	r3, #144	; 0x90
100013b6:	005b      	lsls	r3, r3, #1
100013b8:	50d1      	str	r1, [r2, r3]
	VADC_G1->ASCTRL |= 0xC800UL;
100013ba:	4a46      	ldr	r2, [pc, #280]	; (100014d4 <InitADC+0x248>)
100013bc:	4945      	ldr	r1, [pc, #276]	; (100014d4 <InitADC+0x248>)
100013be:	2390      	movs	r3, #144	; 0x90
100013c0:	005b      	lsls	r3, r3, #1
100013c2:	58cb      	ldr	r3, [r1, r3]
100013c4:	21c8      	movs	r1, #200	; 0xc8
100013c6:	0209      	lsls	r1, r1, #8
100013c8:	4319      	orrs	r1, r3
100013ca:	2390      	movs	r3, #144	; 0x90
100013cc:	005b      	lsls	r3, r3, #1
100013ce:	50d1      	str	r1, [r2, r3]

	//Gating mode
	VADC_G0->ASMR |= 0x05UL; //Conversion is started if at least one pending bit is set Edge of trigger event generates load event (Starts channel scan sequence converts from highest to lowest channel number)
100013d0:	4a3f      	ldr	r2, [pc, #252]	; (100014d0 <InitADC+0x244>)
100013d2:	493f      	ldr	r1, [pc, #252]	; (100014d0 <InitADC+0x244>)
100013d4:	2392      	movs	r3, #146	; 0x92
100013d6:	005b      	lsls	r3, r3, #1
100013d8:	58cb      	ldr	r3, [r1, r3]
100013da:	2105      	movs	r1, #5
100013dc:	4319      	orrs	r1, r3
100013de:	2392      	movs	r3, #146	; 0x92
100013e0:	005b      	lsls	r3, r3, #1
100013e2:	50d1      	str	r1, [r2, r3]
	VADC_G1->ASMR |= 0x05UL;
100013e4:	4a3b      	ldr	r2, [pc, #236]	; (100014d4 <InitADC+0x248>)
100013e6:	493b      	ldr	r1, [pc, #236]	; (100014d4 <InitADC+0x248>)
100013e8:	2392      	movs	r3, #146	; 0x92
100013ea:	005b      	lsls	r3, r3, #1
100013ec:	58cb      	ldr	r3, [r1, r3]
100013ee:	2105      	movs	r1, #5
100013f0:	4319      	orrs	r1, r3
100013f2:	2392      	movs	r3, #146	; 0x92
100013f4:	005b      	lsls	r3, r3, #1
100013f6:	50d1      	str	r1, [r2, r3]

	//Channel Select
	VADC_G0->ASSEL = 0x04UL; //Enables Channels 0-2 in Scan process (ADC Conversion)
100013f8:	4a35      	ldr	r2, [pc, #212]	; (100014d0 <InitADC+0x244>)
100013fa:	2394      	movs	r3, #148	; 0x94
100013fc:	005b      	lsls	r3, r3, #1
100013fe:	2104      	movs	r1, #4
10001400:	50d1      	str	r1, [r2, r3]
	VADC_G1->ASSEL = 0x02UL; //Enables Channel 1 in Scan Request
10001402:	4a34      	ldr	r2, [pc, #208]	; (100014d4 <InitADC+0x248>)
10001404:	2394      	movs	r3, #148	; 0x94
10001406:	005b      	lsls	r3, r3, #1
10001408:	2102      	movs	r1, #2
1000140a:	50d1      	str	r1, [r2, r3]

	//Enable Arbitration slot
	VADC_G0->ARBPR |= 0x01UL << 25;
1000140c:	4a30      	ldr	r2, [pc, #192]	; (100014d0 <InitADC+0x244>)
1000140e:	4930      	ldr	r1, [pc, #192]	; (100014d0 <InitADC+0x244>)
10001410:	2384      	movs	r3, #132	; 0x84
10001412:	58cb      	ldr	r3, [r1, r3]
10001414:	2180      	movs	r1, #128	; 0x80
10001416:	0489      	lsls	r1, r1, #18
10001418:	4319      	orrs	r1, r3
1000141a:	2384      	movs	r3, #132	; 0x84
1000141c:	50d1      	str	r1, [r2, r3]
	VADC_G1->ARBPR |= 0x01UL << 25;
1000141e:	4a2d      	ldr	r2, [pc, #180]	; (100014d4 <InitADC+0x248>)
10001420:	492c      	ldr	r1, [pc, #176]	; (100014d4 <InitADC+0x248>)
10001422:	2384      	movs	r3, #132	; 0x84
10001424:	58cb      	ldr	r3, [r1, r3]
10001426:	2180      	movs	r1, #128	; 0x80
10001428:	0489      	lsls	r1, r1, #18
1000142a:	4319      	orrs	r1, r3
1000142c:	2384      	movs	r3, #132	; 0x84
1000142e:	50d1      	str	r1, [r2, r3]

	//Service Request Software Activation Trigger
	VADC_G0->SRACT |= 0x02UL; //Activate Group Service Request Node 1
10001430:	4a27      	ldr	r2, [pc, #156]	; (100014d0 <InitADC+0x244>)
10001432:	4927      	ldr	r1, [pc, #156]	; (100014d0 <InitADC+0x244>)
10001434:	23e4      	movs	r3, #228	; 0xe4
10001436:	005b      	lsls	r3, r3, #1
10001438:	58cb      	ldr	r3, [r1, r3]
1000143a:	2102      	movs	r1, #2
1000143c:	4319      	orrs	r1, r3
1000143e:	23e4      	movs	r3, #228	; 0xe4
10001440:	005b      	lsls	r3, r3, #1
10001442:	50d1      	str	r1, [r2, r3]
	VADC_G0->REVNP0 |= 1UL << 0; //Service Request Node Pointer Result Event i Routes the corresponding event trigger to one of the service request lines (nodes).0000BSelect service request line 0 of group x
10001444:	4a22      	ldr	r2, [pc, #136]	; (100014d0 <InitADC+0x244>)
10001446:	4922      	ldr	r1, [pc, #136]	; (100014d0 <InitADC+0x244>)
10001448:	23d8      	movs	r3, #216	; 0xd8
1000144a:	005b      	lsls	r3, r3, #1
1000144c:	58cb      	ldr	r3, [r1, r3]
1000144e:	2101      	movs	r1, #1
10001450:	4319      	orrs	r1, r3
10001452:	23d8      	movs	r3, #216	; 0xd8
10001454:	005b      	lsls	r3, r3, #1
10001456:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)18, 0); /*!< VADC SR3 Interrupt   VADC0_G0_1_IRQn*/
10001458:	2012      	movs	r0, #18
1000145a:	2100      	movs	r1, #0
1000145c:	f7ff fea6 	bl	100011ac <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)18);
10001460:	2012      	movs	r0, #18
10001462:	f7ff fe8d 	bl	10001180 <NVIC_EnableIRQ>
	VADC_G1->SRACT |= 0x02UL;
10001466:	4a1b      	ldr	r2, [pc, #108]	; (100014d4 <InitADC+0x248>)
10001468:	491a      	ldr	r1, [pc, #104]	; (100014d4 <InitADC+0x248>)
1000146a:	23e4      	movs	r3, #228	; 0xe4
1000146c:	005b      	lsls	r3, r3, #1
1000146e:	58cb      	ldr	r3, [r1, r3]
10001470:	2102      	movs	r1, #2
10001472:	4319      	orrs	r1, r3
10001474:	23e4      	movs	r3, #228	; 0xe4
10001476:	005b      	lsls	r3, r3, #1
10001478:	50d1      	str	r1, [r2, r3]
	VADC_G1->REVNP0 |= 1UL << 4; //Service request Line 1 Group1
1000147a:	4a16      	ldr	r2, [pc, #88]	; (100014d4 <InitADC+0x248>)
1000147c:	4915      	ldr	r1, [pc, #84]	; (100014d4 <InitADC+0x248>)
1000147e:	23d8      	movs	r3, #216	; 0xd8
10001480:	005b      	lsls	r3, r3, #1
10001482:	58cb      	ldr	r3, [r1, r3]
10001484:	2110      	movs	r1, #16
10001486:	4319      	orrs	r1, r3
10001488:	23d8      	movs	r3, #216	; 0xd8
1000148a:	005b      	lsls	r3, r3, #1
1000148c:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)20, 2);
1000148e:	2014      	movs	r0, #20
10001490:	2102      	movs	r1, #2
10001492:	f7ff fe8b 	bl	100011ac <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)20);
10001496:	2014      	movs	r0, #20
10001498:	f7ff fe72 	bl	10001180 <NVIC_EnableIRQ>

	//IO enable
	PORT2->PDISC &= (~((uint32_t)0x1U << 6));		//Pin 2.6 //Activate analog input path
1000149c:	4b10      	ldr	r3, [pc, #64]	; (100014e0 <InitADC+0x254>)
1000149e:	4a10      	ldr	r2, [pc, #64]	; (100014e0 <InitADC+0x254>)
100014a0:	6e12      	ldr	r2, [r2, #96]	; 0x60
100014a2:	2140      	movs	r1, #64	; 0x40
100014a4:	438a      	bics	r2, r1
100014a6:	661a      	str	r2, [r3, #96]	; 0x60
	PORT2->PDISC &= (~((uint32_t)0x1U << 8));		//Pin 2.8
100014a8:	4b0d      	ldr	r3, [pc, #52]	; (100014e0 <InitADC+0x254>)
100014aa:	4a0d      	ldr	r2, [pc, #52]	; (100014e0 <InitADC+0x254>)
100014ac:	6e11      	ldr	r1, [r2, #96]	; 0x60
100014ae:	4a0d      	ldr	r2, [pc, #52]	; (100014e4 <InitADC+0x258>)
100014b0:	400a      	ands	r2, r1
100014b2:	661a      	str	r2, [r3, #96]	; 0x60
	PORT2->PDISC &= (~((uint32_t)0x1U << 9));		//Pin 2.9
100014b4:	4b0a      	ldr	r3, [pc, #40]	; (100014e0 <InitADC+0x254>)
100014b6:	4a0a      	ldr	r2, [pc, #40]	; (100014e0 <InitADC+0x254>)
100014b8:	6e11      	ldr	r1, [r2, #96]	; 0x60
100014ba:	4a0b      	ldr	r2, [pc, #44]	; (100014e8 <InitADC+0x25c>)
100014bc:	400a      	ands	r2, r1
100014be:	661a      	str	r2, [r3, #96]	; 0x60

	PORT2->PDISC &= (~((uint32_t)0x1U << 7));		//Pin 2.7
100014c0:	4b07      	ldr	r3, [pc, #28]	; (100014e0 <InitADC+0x254>)
100014c2:	4a07      	ldr	r2, [pc, #28]	; (100014e0 <InitADC+0x254>)
100014c4:	6e12      	ldr	r2, [r2, #96]	; 0x60
100014c6:	2180      	movs	r1, #128	; 0x80
100014c8:	438a      	bics	r2, r1
100014ca:	661a      	str	r2, [r3, #96]	; 0x60
}
100014cc:	46bd      	mov	sp, r7
100014ce:	bd80      	pop	{r7, pc}
100014d0:	48030400 	.word	0x48030400
100014d4:	48030800 	.word	0x48030800
100014d8:	48030000 	.word	0x48030000
100014dc:	00000341 	.word	0x00000341
100014e0:	40040200 	.word	0x40040200
100014e4:	fffffeff 	.word	0xfffffeff
100014e8:	fffffdff 	.word	0xfffffdff

100014ec <VADC0_G0_1_IRQHandler>:

//Interrupt wenn ADC neues Ergebnis, Phase U,V,W
void ZeroCrossing_ISR()
{
100014ec:	b580      	push	{r7, lr}
100014ee:	af00      	add	r7, sp, #0
	if(VADC_G0->RES[0] & (1UL << 31))
100014f0:	4a23      	ldr	r2, [pc, #140]	; (10001580 <VADC0_G0_1_IRQHandler+0x94>)
100014f2:	23c0      	movs	r3, #192	; 0xc0
100014f4:	009b      	lsls	r3, r3, #2
100014f6:	58d3      	ldr	r3, [r2, r3]
100014f8:	2b00      	cmp	r3, #0
100014fa:	da3e      	bge.n	1000157a <VADC0_G0_1_IRQHandler+0x8e>
	{
		if((GetPhaseState() % 2 == 0 && ((uint16_t) VADC_G0->RES[0]) < ADCReference) ||
100014fc:	f000 fb50 	bl	10001ba0 <GetPhaseState>
10001500:	1c03      	adds	r3, r0, #0
10001502:	1c1a      	adds	r2, r3, #0
10001504:	2301      	movs	r3, #1
10001506:	4013      	ands	r3, r2
10001508:	b2db      	uxtb	r3, r3
1000150a:	2b00      	cmp	r3, #0
1000150c:	d109      	bne.n	10001522 <VADC0_G0_1_IRQHandler+0x36>
1000150e:	4a1c      	ldr	r2, [pc, #112]	; (10001580 <VADC0_G0_1_IRQHandler+0x94>)
10001510:	23c0      	movs	r3, #192	; 0xc0
10001512:	009b      	lsls	r3, r3, #2
10001514:	58d3      	ldr	r3, [r2, r3]
10001516:	b29a      	uxth	r2, r3
10001518:	4b1a      	ldr	r3, [pc, #104]	; (10001584 <VADC0_G0_1_IRQHandler+0x98>)
1000151a:	881b      	ldrh	r3, [r3, #0]
1000151c:	b29b      	uxth	r3, r3
1000151e:	429a      	cmp	r2, r3
10001520:	d312      	bcc.n	10001548 <VADC0_G0_1_IRQHandler+0x5c>
		   (GetPhaseState() % 2 != 0 && ((uint16_t) VADC_G0->RES[0]) > ADCReference))
10001522:	f000 fb3d 	bl	10001ba0 <GetPhaseState>
10001526:	1c03      	adds	r3, r0, #0
10001528:	1c1a      	adds	r2, r3, #0
1000152a:	2301      	movs	r3, #1
1000152c:	4013      	ands	r3, r2
1000152e:	b2db      	uxtb	r3, r3
//Interrupt wenn ADC neues Ergebnis, Phase U,V,W
void ZeroCrossing_ISR()
{
	if(VADC_G0->RES[0] & (1UL << 31))
	{
		if((GetPhaseState() % 2 == 0 && ((uint16_t) VADC_G0->RES[0]) < ADCReference) ||
10001530:	2b00      	cmp	r3, #0
10001532:	d022      	beq.n	1000157a <VADC0_G0_1_IRQHandler+0x8e>
		   (GetPhaseState() % 2 != 0 && ((uint16_t) VADC_G0->RES[0]) > ADCReference))
10001534:	4a12      	ldr	r2, [pc, #72]	; (10001580 <VADC0_G0_1_IRQHandler+0x94>)
10001536:	23c0      	movs	r3, #192	; 0xc0
10001538:	009b      	lsls	r3, r3, #2
1000153a:	58d3      	ldr	r3, [r2, r3]
1000153c:	b29a      	uxth	r2, r3
1000153e:	4b11      	ldr	r3, [pc, #68]	; (10001584 <VADC0_G0_1_IRQHandler+0x98>)
10001540:	881b      	ldrh	r3, [r3, #0]
10001542:	b29b      	uxth	r3, r3
10001544:	429a      	cmp	r2, r3
10001546:	d918      	bls.n	1000157a <VADC0_G0_1_IRQHandler+0x8e>
		{
			CCU40_CC40->TCCLR|=0x02;//clears timer --> 0
10001548:	4b0f      	ldr	r3, [pc, #60]	; (10001588 <VADC0_G0_1_IRQHandler+0x9c>)
1000154a:	4a0f      	ldr	r2, [pc, #60]	; (10001588 <VADC0_G0_1_IRQHandler+0x9c>)
1000154c:	6912      	ldr	r2, [r2, #16]
1000154e:	2102      	movs	r1, #2
10001550:	430a      	orrs	r2, r1
10001552:	611a      	str	r2, [r3, #16]
			CCU80_CC83->INTE &= ~(1UL<<4);
10001554:	4a0d      	ldr	r2, [pc, #52]	; (1000158c <VADC0_G0_1_IRQHandler+0xa0>)
10001556:	490d      	ldr	r1, [pc, #52]	; (1000158c <VADC0_G0_1_IRQHandler+0xa0>)
10001558:	23a4      	movs	r3, #164	; 0xa4
1000155a:	58cb      	ldr	r3, [r1, r3]
1000155c:	2110      	movs	r1, #16
1000155e:	1c18      	adds	r0, r3, #0
10001560:	4388      	bics	r0, r1
10001562:	1c01      	adds	r1, r0, #0
10001564:	23a4      	movs	r3, #164	; 0xa4
10001566:	50d1      	str	r1, [r2, r3]
			IO004_TogglePin(IO004_Handle0);
10001568:	4b09      	ldr	r3, [pc, #36]	; (10001590 <VADC0_G0_1_IRQHandler+0xa4>)
1000156a:	685b      	ldr	r3, [r3, #4]
1000156c:	4a08      	ldr	r2, [pc, #32]	; (10001590 <VADC0_G0_1_IRQHandler+0xa4>)
1000156e:	7852      	ldrb	r2, [r2, #1]
10001570:	4908      	ldr	r1, [pc, #32]	; (10001594 <VADC0_G0_1_IRQHandler+0xa8>)
10001572:	1c08      	adds	r0, r1, #0
10001574:	4090      	lsls	r0, r2
10001576:	1c02      	adds	r2, r0, #0
10001578:	605a      	str	r2, [r3, #4]
		}
	}
}
1000157a:	46bd      	mov	sp, r7
1000157c:	bd80      	pop	{r7, pc}
1000157e:	46c0      	nop			; (mov r8, r8)
10001580:	48030400 	.word	0x48030400
10001584:	20000950 	.word	0x20000950
10001588:	48040100 	.word	0x48040100
1000158c:	50000400 	.word	0x50000400
10001590:	10006424 	.word	0x10006424
10001594:	00010001 	.word	0x00010001

10001598 <VADC0_G1_1_IRQHandler>:

//Interrupt Wandlung von Referenzspannung
void ReferenceResult_ISR()
{
10001598:	b580      	push	{r7, lr}
1000159a:	af00      	add	r7, sp, #0
	if(VADC_G1->RES[1] & (1UL << 31))
1000159c:	4a07      	ldr	r2, [pc, #28]	; (100015bc <VADC0_G1_1_IRQHandler+0x24>)
1000159e:	23c1      	movs	r3, #193	; 0xc1
100015a0:	009b      	lsls	r3, r3, #2
100015a2:	58d3      	ldr	r3, [r2, r3]
100015a4:	2b00      	cmp	r3, #0
100015a6:	da06      	bge.n	100015b6 <VADC0_G1_1_IRQHandler+0x1e>
		ADCReference = VADC_G1->RES[1];
100015a8:	4a04      	ldr	r2, [pc, #16]	; (100015bc <VADC0_G1_1_IRQHandler+0x24>)
100015aa:	23c1      	movs	r3, #193	; 0xc1
100015ac:	009b      	lsls	r3, r3, #2
100015ae:	58d3      	ldr	r3, [r2, r3]
100015b0:	b29a      	uxth	r2, r3
100015b2:	4b03      	ldr	r3, [pc, #12]	; (100015c0 <VADC0_G1_1_IRQHandler+0x28>)
100015b4:	801a      	strh	r2, [r3, #0]
}
100015b6:	46bd      	mov	sp, r7
100015b8:	bd80      	pop	{r7, pc}
100015ba:	46c0      	nop			; (mov r8, r8)
100015bc:	48030800 	.word	0x48030800
100015c0:	20000950 	.word	0x20000950

100015c4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
100015c4:	b580      	push	{r7, lr}
100015c6:	b082      	sub	sp, #8
100015c8:	af00      	add	r7, sp, #0
100015ca:	1c02      	adds	r2, r0, #0
100015cc:	1dfb      	adds	r3, r7, #7
100015ce:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
100015d0:	4b06      	ldr	r3, [pc, #24]	; (100015ec <NVIC_EnableIRQ+0x28>)
100015d2:	1dfa      	adds	r2, r7, #7
100015d4:	7812      	ldrb	r2, [r2, #0]
100015d6:	1c11      	adds	r1, r2, #0
100015d8:	221f      	movs	r2, #31
100015da:	400a      	ands	r2, r1
100015dc:	2101      	movs	r1, #1
100015de:	1c08      	adds	r0, r1, #0
100015e0:	4090      	lsls	r0, r2
100015e2:	1c02      	adds	r2, r0, #0
100015e4:	601a      	str	r2, [r3, #0]
}
100015e6:	46bd      	mov	sp, r7
100015e8:	b002      	add	sp, #8
100015ea:	bd80      	pop	{r7, pc}
100015ec:	e000e100 	.word	0xe000e100

100015f0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100015f0:	b5b0      	push	{r4, r5, r7, lr}
100015f2:	b082      	sub	sp, #8
100015f4:	af00      	add	r7, sp, #0
100015f6:	1c02      	adds	r2, r0, #0
100015f8:	6039      	str	r1, [r7, #0]
100015fa:	1dfb      	adds	r3, r7, #7
100015fc:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
100015fe:	1dfb      	adds	r3, r7, #7
10001600:	781b      	ldrb	r3, [r3, #0]
10001602:	2b7f      	cmp	r3, #127	; 0x7f
10001604:	d932      	bls.n	1000166c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001606:	4930      	ldr	r1, [pc, #192]	; (100016c8 <NVIC_SetPriority+0xd8>)
10001608:	1dfb      	adds	r3, r7, #7
1000160a:	781b      	ldrb	r3, [r3, #0]
1000160c:	1c1a      	adds	r2, r3, #0
1000160e:	230f      	movs	r3, #15
10001610:	4013      	ands	r3, r2
10001612:	3b08      	subs	r3, #8
10001614:	0898      	lsrs	r0, r3, #2
10001616:	4a2c      	ldr	r2, [pc, #176]	; (100016c8 <NVIC_SetPriority+0xd8>)
10001618:	1dfb      	adds	r3, r7, #7
1000161a:	781b      	ldrb	r3, [r3, #0]
1000161c:	1c1c      	adds	r4, r3, #0
1000161e:	230f      	movs	r3, #15
10001620:	4023      	ands	r3, r4
10001622:	3b08      	subs	r3, #8
10001624:	089b      	lsrs	r3, r3, #2
10001626:	3306      	adds	r3, #6
10001628:	009b      	lsls	r3, r3, #2
1000162a:	18d3      	adds	r3, r2, r3
1000162c:	685b      	ldr	r3, [r3, #4]
1000162e:	1dfa      	adds	r2, r7, #7
10001630:	7812      	ldrb	r2, [r2, #0]
10001632:	1c14      	adds	r4, r2, #0
10001634:	2203      	movs	r2, #3
10001636:	4022      	ands	r2, r4
10001638:	00d2      	lsls	r2, r2, #3
1000163a:	24ff      	movs	r4, #255	; 0xff
1000163c:	1c25      	adds	r5, r4, #0
1000163e:	4095      	lsls	r5, r2
10001640:	1c2a      	adds	r2, r5, #0
10001642:	43d2      	mvns	r2, r2
10001644:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001646:	683b      	ldr	r3, [r7, #0]
10001648:	019c      	lsls	r4, r3, #6
1000164a:	23ff      	movs	r3, #255	; 0xff
1000164c:	401c      	ands	r4, r3
1000164e:	1dfb      	adds	r3, r7, #7
10001650:	781b      	ldrb	r3, [r3, #0]
10001652:	1c1d      	adds	r5, r3, #0
10001654:	2303      	movs	r3, #3
10001656:	402b      	ands	r3, r5
10001658:	00db      	lsls	r3, r3, #3
1000165a:	1c25      	adds	r5, r4, #0
1000165c:	409d      	lsls	r5, r3
1000165e:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001660:	431a      	orrs	r2, r3
10001662:	1d83      	adds	r3, r0, #6
10001664:	009b      	lsls	r3, r3, #2
10001666:	18cb      	adds	r3, r1, r3
10001668:	605a      	str	r2, [r3, #4]
1000166a:	e029      	b.n	100016c0 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
1000166c:	4b17      	ldr	r3, [pc, #92]	; (100016cc <NVIC_SetPriority+0xdc>)
1000166e:	1dfa      	adds	r2, r7, #7
10001670:	7812      	ldrb	r2, [r2, #0]
10001672:	b252      	sxtb	r2, r2
10001674:	0892      	lsrs	r2, r2, #2
10001676:	4915      	ldr	r1, [pc, #84]	; (100016cc <NVIC_SetPriority+0xdc>)
10001678:	1df8      	adds	r0, r7, #7
1000167a:	7800      	ldrb	r0, [r0, #0]
1000167c:	b240      	sxtb	r0, r0
1000167e:	0880      	lsrs	r0, r0, #2
10001680:	30c0      	adds	r0, #192	; 0xc0
10001682:	0080      	lsls	r0, r0, #2
10001684:	5841      	ldr	r1, [r0, r1]
10001686:	1df8      	adds	r0, r7, #7
10001688:	7800      	ldrb	r0, [r0, #0]
1000168a:	1c04      	adds	r4, r0, #0
1000168c:	2003      	movs	r0, #3
1000168e:	4020      	ands	r0, r4
10001690:	00c0      	lsls	r0, r0, #3
10001692:	24ff      	movs	r4, #255	; 0xff
10001694:	1c25      	adds	r5, r4, #0
10001696:	4085      	lsls	r5, r0
10001698:	1c28      	adds	r0, r5, #0
1000169a:	43c0      	mvns	r0, r0
1000169c:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
1000169e:	6839      	ldr	r1, [r7, #0]
100016a0:	018c      	lsls	r4, r1, #6
100016a2:	21ff      	movs	r1, #255	; 0xff
100016a4:	400c      	ands	r4, r1
100016a6:	1df9      	adds	r1, r7, #7
100016a8:	7809      	ldrb	r1, [r1, #0]
100016aa:	1c0d      	adds	r5, r1, #0
100016ac:	2103      	movs	r1, #3
100016ae:	4029      	ands	r1, r5
100016b0:	00c9      	lsls	r1, r1, #3
100016b2:	1c25      	adds	r5, r4, #0
100016b4:	408d      	lsls	r5, r1
100016b6:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
100016b8:	4301      	orrs	r1, r0
100016ba:	32c0      	adds	r2, #192	; 0xc0
100016bc:	0092      	lsls	r2, r2, #2
100016be:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
100016c0:	46bd      	mov	sp, r7
100016c2:	b002      	add	sp, #8
100016c4:	bdb0      	pop	{r4, r5, r7, pc}
100016c6:	46c0      	nop			; (mov r8, r8)
100016c8:	e000ed00 	.word	0xe000ed00
100016cc:	e000e100 	.word	0xe000e100

100016d0 <InitBlockCommutation>:

volatile int8_t PhaseState=0;
volatile enum MotorState motorState = Stopped;

void InitBlockCommutation()
{
100016d0:	b598      	push	{r3, r4, r7, lr}
100016d2:	af00      	add	r7, sp, #0
	//Set Period and Compare for all slices
	InnerPWMPeriod=((uint32_t)(1000000000.0f/(InnerPWMFreq*31.25)))-(uint32_t)1; //Calculates Value for CCU Period Register at a timerspeed of 31.25ns per step (25.02KHz-->1279)
100016d4:	4b90      	ldr	r3, [pc, #576]	; (10001918 <InitBlockCommutation+0x248>)
100016d6:	681b      	ldr	r3, [r3, #0]
100016d8:	1c18      	adds	r0, r3, #0
100016da:	f004 fca5 	bl	10006028 <__aeabi_f2d>
100016de:	1c03      	adds	r3, r0, #0
100016e0:	1c0c      	adds	r4, r1, #0
100016e2:	1c18      	adds	r0, r3, #0
100016e4:	1c21      	adds	r1, r4, #0
100016e6:	4b89      	ldr	r3, [pc, #548]	; (1000190c <InitBlockCommutation+0x23c>)
100016e8:	4a87      	ldr	r2, [pc, #540]	; (10001908 <InitBlockCommutation+0x238>)
100016ea:	f003 fe75 	bl	100053d8 <__aeabi_dmul>
100016ee:	1c03      	adds	r3, r0, #0
100016f0:	1c0c      	adds	r4, r1, #0
100016f2:	4887      	ldr	r0, [pc, #540]	; (10001910 <InitBlockCommutation+0x240>)
100016f4:	4987      	ldr	r1, [pc, #540]	; (10001914 <InitBlockCommutation+0x244>)
100016f6:	1c1a      	adds	r2, r3, #0
100016f8:	1c23      	adds	r3, r4, #0
100016fa:	f003 fb91 	bl	10004e20 <__aeabi_ddiv>
100016fe:	1c03      	adds	r3, r0, #0
10001700:	1c0c      	adds	r4, r1, #0
10001702:	1c18      	adds	r0, r3, #0
10001704:	1c21      	adds	r1, r4, #0
10001706:	f002 fdfb 	bl	10004300 <__aeabi_d2uiz>
1000170a:	1c03      	adds	r3, r0, #0
1000170c:	1e5a      	subs	r2, r3, #1
1000170e:	4b83      	ldr	r3, [pc, #524]	; (1000191c <InitBlockCommutation+0x24c>)
10001710:	601a      	str	r2, [r3, #0]
	InnerPWMCompare=InnerPWMPeriod*CurrentDutyCycleStart;//(127.9->127)
10001712:	4b82      	ldr	r3, [pc, #520]	; (1000191c <InitBlockCommutation+0x24c>)
10001714:	681b      	ldr	r3, [r3, #0]
10001716:	1c18      	adds	r0, r3, #0
10001718:	f003 fb2e 	bl	10004d78 <__aeabi_ui2f>
1000171c:	1c02      	adds	r2, r0, #0
1000171e:	4b80      	ldr	r3, [pc, #512]	; (10001920 <InitBlockCommutation+0x250>)
10001720:	681b      	ldr	r3, [r3, #0]
10001722:	1c10      	adds	r0, r2, #0
10001724:	1c19      	adds	r1, r3, #0
10001726:	f002 fffd 	bl	10004724 <__aeabi_fmul>
1000172a:	1c03      	adds	r3, r0, #0
1000172c:	1c18      	adds	r0, r3, #0
1000172e:	f002 fdcf 	bl	100042d0 <__aeabi_f2uiz>
10001732:	1c02      	adds	r2, r0, #0
10001734:	4b7b      	ldr	r3, [pc, #492]	; (10001924 <InitBlockCommutation+0x254>)
10001736:	601a      	str	r2, [r3, #0]
	CCU80_CC80->PRS = CCU80_CC81->PRS = CCU80_CC82->PRS = CCU80_CC83->PRS = InnerPWMPeriod; //Sets Period Register of Slice 0 to 3 to 1279 which means all slices have 25.02kHz
10001738:	4b7b      	ldr	r3, [pc, #492]	; (10001928 <InitBlockCommutation+0x258>)
1000173a:	497c      	ldr	r1, [pc, #496]	; (1000192c <InitBlockCommutation+0x25c>)
1000173c:	487c      	ldr	r0, [pc, #496]	; (10001930 <InitBlockCommutation+0x260>)
1000173e:	4c7d      	ldr	r4, [pc, #500]	; (10001934 <InitBlockCommutation+0x264>)
10001740:	4a76      	ldr	r2, [pc, #472]	; (1000191c <InitBlockCommutation+0x24c>)
10001742:	6812      	ldr	r2, [r2, #0]
10001744:	6362      	str	r2, [r4, #52]	; 0x34
10001746:	6342      	str	r2, [r0, #52]	; 0x34
10001748:	634a      	str	r2, [r1, #52]	; 0x34
1000174a:	635a      	str	r2, [r3, #52]	; 0x34
	CCU80_CC80->CR1S = InnerPWMCompare;
1000174c:	4b76      	ldr	r3, [pc, #472]	; (10001928 <InitBlockCommutation+0x258>)
1000174e:	4a75      	ldr	r2, [pc, #468]	; (10001924 <InitBlockCommutation+0x254>)
10001750:	6812      	ldr	r2, [r2, #0]
10001752:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC80->CR2S = InnerPWMPeriod+1;
10001754:	4b74      	ldr	r3, [pc, #464]	; (10001928 <InitBlockCommutation+0x258>)
10001756:	4a71      	ldr	r2, [pc, #452]	; (1000191c <InitBlockCommutation+0x24c>)
10001758:	6812      	ldr	r2, [r2, #0]
1000175a:	3201      	adds	r2, #1
1000175c:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80_CC81->CR1S = 0;
1000175e:	4b73      	ldr	r3, [pc, #460]	; (1000192c <InitBlockCommutation+0x25c>)
10001760:	2200      	movs	r2, #0
10001762:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC81->CR2S = 0;
10001764:	4b71      	ldr	r3, [pc, #452]	; (1000192c <InitBlockCommutation+0x25c>)
10001766:	2200      	movs	r2, #0
10001768:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80_CC82->CR1S = 0;
1000176a:	4b71      	ldr	r3, [pc, #452]	; (10001930 <InitBlockCommutation+0x260>)
1000176c:	2200      	movs	r2, #0
1000176e:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001770:	4b6f      	ldr	r3, [pc, #444]	; (10001930 <InitBlockCommutation+0x260>)
10001772:	4a6a      	ldr	r2, [pc, #424]	; (1000191c <InitBlockCommutation+0x24c>)
10001774:	6812      	ldr	r2, [r2, #0]
10001776:	3201      	adds	r2, #1
10001778:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80_CC83->CR1S = InnerPWMCompare-1;//>>1;
1000177a:	4b6e      	ldr	r3, [pc, #440]	; (10001934 <InitBlockCommutation+0x264>)
1000177c:	4a69      	ldr	r2, [pc, #420]	; (10001924 <InitBlockCommutation+0x254>)
1000177e:	6812      	ldr	r2, [r2, #0]
10001780:	3a01      	subs	r2, #1
10001782:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU80_CC83->CR2S = InnerPWMCompare-1;//>>1;
10001784:	4b6b      	ldr	r3, [pc, #428]	; (10001934 <InitBlockCommutation+0x264>)
10001786:	4a67      	ldr	r2, [pc, #412]	; (10001924 <InitBlockCommutation+0x254>)
10001788:	6812      	ldr	r2, [r2, #0]
1000178a:	3a01      	subs	r2, #1
1000178c:	645a      	str	r2, [r3, #68]	; 0x44
	CCU80->GCSS |= 0x1111UL; //Execute Shadow Transfer --> from shadow to actual Register
1000178e:	23a0      	movs	r3, #160	; 0xa0
10001790:	05db      	lsls	r3, r3, #23
10001792:	22a0      	movs	r2, #160	; 0xa0
10001794:	05d2      	lsls	r2, r2, #23
10001796:	6912      	ldr	r2, [r2, #16]
10001798:	4967      	ldr	r1, [pc, #412]	; (10001938 <InitBlockCommutation+0x268>)
1000179a:	430a      	orrs	r2, r1
1000179c:	611a      	str	r2, [r3, #16]

	//Synchronos start
	CCU80_CC80->INS |= 0x10007UL; //Selects CCU8x.INyH (SCU.GSC80-->CCUCON) als Input fr Event0 and Event0 active on Rising Edge
1000179e:	4b62      	ldr	r3, [pc, #392]	; (10001928 <InitBlockCommutation+0x258>)
100017a0:	4a61      	ldr	r2, [pc, #388]	; (10001928 <InitBlockCommutation+0x258>)
100017a2:	6812      	ldr	r2, [r2, #0]
100017a4:	4965      	ldr	r1, [pc, #404]	; (1000193c <InitBlockCommutation+0x26c>)
100017a6:	430a      	orrs	r2, r1
100017a8:	601a      	str	r2, [r3, #0]
	CCU80_CC80->CMC |= 0x1UL; //External Start triggered by Event 0
100017aa:	4b5f      	ldr	r3, [pc, #380]	; (10001928 <InitBlockCommutation+0x258>)
100017ac:	4a5e      	ldr	r2, [pc, #376]	; (10001928 <InitBlockCommutation+0x258>)
100017ae:	6852      	ldr	r2, [r2, #4]
100017b0:	2101      	movs	r1, #1
100017b2:	430a      	orrs	r2, r1
100017b4:	605a      	str	r2, [r3, #4]
	CCU80_CC81->INS |= 0x10007UL;
100017b6:	4b5d      	ldr	r3, [pc, #372]	; (1000192c <InitBlockCommutation+0x25c>)
100017b8:	4a5c      	ldr	r2, [pc, #368]	; (1000192c <InitBlockCommutation+0x25c>)
100017ba:	6812      	ldr	r2, [r2, #0]
100017bc:	495f      	ldr	r1, [pc, #380]	; (1000193c <InitBlockCommutation+0x26c>)
100017be:	430a      	orrs	r2, r1
100017c0:	601a      	str	r2, [r3, #0]
	CCU80_CC81->CMC |= 0x1UL;
100017c2:	4b5a      	ldr	r3, [pc, #360]	; (1000192c <InitBlockCommutation+0x25c>)
100017c4:	4a59      	ldr	r2, [pc, #356]	; (1000192c <InitBlockCommutation+0x25c>)
100017c6:	6852      	ldr	r2, [r2, #4]
100017c8:	2101      	movs	r1, #1
100017ca:	430a      	orrs	r2, r1
100017cc:	605a      	str	r2, [r3, #4]
	CCU80_CC82->INS |= 0x10007UL;
100017ce:	4b58      	ldr	r3, [pc, #352]	; (10001930 <InitBlockCommutation+0x260>)
100017d0:	4a57      	ldr	r2, [pc, #348]	; (10001930 <InitBlockCommutation+0x260>)
100017d2:	6812      	ldr	r2, [r2, #0]
100017d4:	4959      	ldr	r1, [pc, #356]	; (1000193c <InitBlockCommutation+0x26c>)
100017d6:	430a      	orrs	r2, r1
100017d8:	601a      	str	r2, [r3, #0]
	CCU80_CC82->CMC |= 0x1UL;
100017da:	4b55      	ldr	r3, [pc, #340]	; (10001930 <InitBlockCommutation+0x260>)
100017dc:	4a54      	ldr	r2, [pc, #336]	; (10001930 <InitBlockCommutation+0x260>)
100017de:	6852      	ldr	r2, [r2, #4]
100017e0:	2101      	movs	r1, #1
100017e2:	430a      	orrs	r2, r1
100017e4:	605a      	str	r2, [r3, #4]
	CCU80_CC83->INS |= 0x10007UL;
100017e6:	4b53      	ldr	r3, [pc, #332]	; (10001934 <InitBlockCommutation+0x264>)
100017e8:	4a52      	ldr	r2, [pc, #328]	; (10001934 <InitBlockCommutation+0x264>)
100017ea:	6812      	ldr	r2, [r2, #0]
100017ec:	4953      	ldr	r1, [pc, #332]	; (1000193c <InitBlockCommutation+0x26c>)
100017ee:	430a      	orrs	r2, r1
100017f0:	601a      	str	r2, [r3, #0]
	CCU80_CC83->CMC |= 0x1UL;
100017f2:	4b50      	ldr	r3, [pc, #320]	; (10001934 <InitBlockCommutation+0x264>)
100017f4:	4a4f      	ldr	r2, [pc, #316]	; (10001934 <InitBlockCommutation+0x264>)
100017f6:	6852      	ldr	r2, [r2, #4]
100017f8:	2101      	movs	r1, #1
100017fa:	430a      	orrs	r2, r1
100017fc:	605a      	str	r2, [r3, #4]

	//Enable slices
	CCU80->GIDLC |= 0xFUL; //Brings all Slices out of idle mode
100017fe:	23a0      	movs	r3, #160	; 0xa0
10001800:	05db      	lsls	r3, r3, #23
10001802:	22a0      	movs	r2, #160	; 0xa0
10001804:	05d2      	lsls	r2, r2, #23
10001806:	68d2      	ldr	r2, [r2, #12]
10001808:	210f      	movs	r1, #15
1000180a:	430a      	orrs	r2, r1
1000180c:	60da      	str	r2, [r3, #12]

	//CCU8 Channel Selection
	CCU80_CC80->CHC |= 0x1E; //Asymmetric PWM Disabled(Not automatically UH=1 -> Ul =0) --> Alles 1 siehe 1058 Output Signalpfad config so das 0.0 Active und 0.3 passiv usw siehe nchster Block
1000180e:	4b46      	ldr	r3, [pc, #280]	; (10001928 <InitBlockCommutation+0x258>)
10001810:	4a45      	ldr	r2, [pc, #276]	; (10001928 <InitBlockCommutation+0x258>)
10001812:	6c92      	ldr	r2, [r2, #72]	; 0x48
10001814:	211e      	movs	r1, #30
10001816:	430a      	orrs	r2, r1
10001818:	649a      	str	r2, [r3, #72]	; 0x48
	CCU80_CC81->CHC |= 0x1E;
1000181a:	4b44      	ldr	r3, [pc, #272]	; (1000192c <InitBlockCommutation+0x25c>)
1000181c:	4a43      	ldr	r2, [pc, #268]	; (1000192c <InitBlockCommutation+0x25c>)
1000181e:	6c92      	ldr	r2, [r2, #72]	; 0x48
10001820:	211e      	movs	r1, #30
10001822:	430a      	orrs	r2, r1
10001824:	649a      	str	r2, [r3, #72]	; 0x48
	CCU80_CC82->CHC |= 0x1E;
10001826:	4b42      	ldr	r3, [pc, #264]	; (10001930 <InitBlockCommutation+0x260>)
10001828:	4a41      	ldr	r2, [pc, #260]	; (10001930 <InitBlockCommutation+0x260>)
1000182a:	6c92      	ldr	r2, [r2, #72]	; 0x48
1000182c:	211e      	movs	r1, #30
1000182e:	430a      	orrs	r2, r1
10001830:	649a      	str	r2, [r3, #72]	; 0x48

	//IO CCU8
	PORT0->IOCR0  |= 0x15UL << 3;		//P0.0  UH
10001832:	4b43      	ldr	r3, [pc, #268]	; (10001940 <InitBlockCommutation+0x270>)
10001834:	4a42      	ldr	r2, [pc, #264]	; (10001940 <InitBlockCommutation+0x270>)
10001836:	6912      	ldr	r2, [r2, #16]
10001838:	21a8      	movs	r1, #168	; 0xa8
1000183a:	430a      	orrs	r2, r1
1000183c:	611a      	str	r2, [r3, #16]
	PORT0->IOCR0  |= 0x15UL << 27;		//P0.3  UL
1000183e:	4b40      	ldr	r3, [pc, #256]	; (10001940 <InitBlockCommutation+0x270>)
10001840:	4a3f      	ldr	r2, [pc, #252]	; (10001940 <InitBlockCommutation+0x270>)
10001842:	6912      	ldr	r2, [r2, #16]
10001844:	21a8      	movs	r1, #168	; 0xa8
10001846:	0609      	lsls	r1, r1, #24
10001848:	430a      	orrs	r2, r1
1000184a:	611a      	str	r2, [r3, #16]
	PORT0->IOCR4  |= 0x15UL << 27;		//P0.7  VH
1000184c:	4b3c      	ldr	r3, [pc, #240]	; (10001940 <InitBlockCommutation+0x270>)
1000184e:	4a3c      	ldr	r2, [pc, #240]	; (10001940 <InitBlockCommutation+0x270>)
10001850:	6952      	ldr	r2, [r2, #20]
10001852:	21a8      	movs	r1, #168	; 0xa8
10001854:	0609      	lsls	r1, r1, #24
10001856:	430a      	orrs	r2, r1
10001858:	615a      	str	r2, [r3, #20]
	PORT0->IOCR4  |= 0x15UL << 3;		//P0.4  VL
1000185a:	4b39      	ldr	r3, [pc, #228]	; (10001940 <InitBlockCommutation+0x270>)
1000185c:	4a38      	ldr	r2, [pc, #224]	; (10001940 <InitBlockCommutation+0x270>)
1000185e:	6952      	ldr	r2, [r2, #20]
10001860:	21a8      	movs	r1, #168	; 0xa8
10001862:	430a      	orrs	r2, r1
10001864:	615a      	str	r2, [r3, #20]
	//The startup software (SSW) will change the PC8 value to input pull-up device active, 00010b.
	PORT0->IOCR8 = 0x00UL;
10001866:	4b36      	ldr	r3, [pc, #216]	; (10001940 <InitBlockCommutation+0x270>)
10001868:	2200      	movs	r2, #0
1000186a:	619a      	str	r2, [r3, #24]
	PORT0->IOCR8  |= 0x15UL << 3;		//P0.8  WH
1000186c:	4b34      	ldr	r3, [pc, #208]	; (10001940 <InitBlockCommutation+0x270>)
1000186e:	4a34      	ldr	r2, [pc, #208]	; (10001940 <InitBlockCommutation+0x270>)
10001870:	6992      	ldr	r2, [r2, #24]
10001872:	21a8      	movs	r1, #168	; 0xa8
10001874:	430a      	orrs	r2, r1
10001876:	619a      	str	r2, [r3, #24]
	PORT0->IOCR8  |= 0x15UL << 27;		//P0.11 WL
10001878:	4b31      	ldr	r3, [pc, #196]	; (10001940 <InitBlockCommutation+0x270>)
1000187a:	4a31      	ldr	r2, [pc, #196]	; (10001940 <InitBlockCommutation+0x270>)
1000187c:	6992      	ldr	r2, [r2, #24]
1000187e:	21a8      	movs	r1, #168	; 0xa8
10001880:	0609      	lsls	r1, r1, #24
10001882:	430a      	orrs	r2, r1
10001884:	619a      	str	r2, [r3, #24]
    //------------------------------------------------------------------------------------------------------------------------------------------------------------
    //------------------------------------------------------------------------------------------------------------------------------------------------------------
    //------------------------------------------------------------------------------------------------------------------------------------------------------------
	//Blockcommutation
	CCU40_CC40->PSC |= 0x08;//0x08 //Clock = Fccu4/256=32MHz/256=125kHz siehe App
10001886:	4b2f      	ldr	r3, [pc, #188]	; (10001944 <InitBlockCommutation+0x274>)
10001888:	4a2e      	ldr	r2, [pc, #184]	; (10001944 <InitBlockCommutation+0x274>)
1000188a:	6a52      	ldr	r2, [r2, #36]	; 0x24
1000188c:	2108      	movs	r1, #8
1000188e:	430a      	orrs	r2, r1
10001890:	625a      	str	r2, [r3, #36]	; 0x24
	CCU40_CC40->PRS = 0xFFFF; //Setzt Period Register auf maximal Wert Shadow
10001892:	4b2c      	ldr	r3, [pc, #176]	; (10001944 <InitBlockCommutation+0x274>)
10001894:	4a2c      	ldr	r2, [pc, #176]	; (10001948 <InitBlockCommutation+0x278>)
10001896:	635a      	str	r2, [r3, #52]	; 0x34
	CCU40_CC40->CRS = 0; //Sets Compare Register Shadow
10001898:	4b2a      	ldr	r3, [pc, #168]	; (10001944 <InitBlockCommutation+0x274>)
1000189a:	2200      	movs	r2, #0
1000189c:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU40->GCSS |= (0x01UL << 0); //Slice 0 Shadow Transfer enable
1000189e:	4b2b      	ldr	r3, [pc, #172]	; (1000194c <InitBlockCommutation+0x27c>)
100018a0:	4a2a      	ldr	r2, [pc, #168]	; (1000194c <InitBlockCommutation+0x27c>)
100018a2:	6912      	ldr	r2, [r2, #16]
100018a4:	2101      	movs	r1, #1
100018a6:	430a      	orrs	r2, r1
100018a8:	611a      	str	r2, [r3, #16]

	//Interrupt Compare Match Slice 0
	CCU40_CC40->INTE |= 0x04UL; //Compare Match while Countig up enable
100018aa:	4a26      	ldr	r2, [pc, #152]	; (10001944 <InitBlockCommutation+0x274>)
100018ac:	4925      	ldr	r1, [pc, #148]	; (10001944 <InitBlockCommutation+0x274>)
100018ae:	23a4      	movs	r3, #164	; 0xa4
100018b0:	58cb      	ldr	r3, [r1, r3]
100018b2:	2104      	movs	r1, #4
100018b4:	4319      	orrs	r1, r3
100018b6:	23a4      	movs	r3, #164	; 0xa4
100018b8:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)21, 0);/*!< CCU40 SR0 Interrupt per Reset at SR0 */ //Block Commutation ISR
100018ba:	2015      	movs	r0, #21
100018bc:	2100      	movs	r1, #0
100018be:	f7ff fe97 	bl	100015f0 <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)21);
100018c2:	2015      	movs	r0, #21
100018c4:	f7ff fe7e 	bl	100015c4 <NVIC_EnableIRQ>

	//Enable slice
	CCU40->GIDLC |= 0x01UL; //Gets CCU40 from Idle mode
100018c8:	4b20      	ldr	r3, [pc, #128]	; (1000194c <InitBlockCommutation+0x27c>)
100018ca:	4a20      	ldr	r2, [pc, #128]	; (1000194c <InitBlockCommutation+0x27c>)
100018cc:	68d2      	ldr	r2, [r2, #12]
100018ce:	2101      	movs	r1, #1
100018d0:	430a      	orrs	r2, r1
100018d2:	60da      	str	r2, [r3, #12]

	//ADC Trigger
	CCU80_CC83->SRS |= 2UL<<4; //Channel 2 der CCU83 compare Match auf CC83SR2 ->VADC
100018d4:	4a17      	ldr	r2, [pc, #92]	; (10001934 <InitBlockCommutation+0x264>)
100018d6:	4917      	ldr	r1, [pc, #92]	; (10001934 <InitBlockCommutation+0x264>)
100018d8:	23a8      	movs	r3, #168	; 0xa8
100018da:	58cb      	ldr	r3, [r1, r3]
100018dc:	2120      	movs	r1, #32
100018de:	4319      	orrs	r1, r3
100018e0:	23a8      	movs	r3, #168	; 0xa8
100018e2:	50d1      	str	r1, [r2, r3]
	CCU80_CC83->SRS |= 1UL<<2; //Channel 1 compare Match auf CC83SR1 --> NVIC
100018e4:	4a13      	ldr	r2, [pc, #76]	; (10001934 <InitBlockCommutation+0x264>)
100018e6:	4913      	ldr	r1, [pc, #76]	; (10001934 <InitBlockCommutation+0x264>)
100018e8:	23a8      	movs	r3, #168	; 0xa8
100018ea:	58cb      	ldr	r3, [r1, r3]
100018ec:	2104      	movs	r1, #4
100018ee:	4319      	orrs	r1, r3
100018f0:	23a8      	movs	r3, #168	; 0xa8
100018f2:	50d1      	str	r1, [r2, r3]
	CCU80_CC83->INTE |= 1UL<<2; //Channel 1 compare Match while Counting up enable
100018f4:	4a0f      	ldr	r2, [pc, #60]	; (10001934 <InitBlockCommutation+0x264>)
100018f6:	490f      	ldr	r1, [pc, #60]	; (10001934 <InitBlockCommutation+0x264>)
100018f8:	23a4      	movs	r3, #164	; 0xa4
100018fa:	58cb      	ldr	r3, [r1, r3]
100018fc:	2104      	movs	r1, #4
100018fe:	4319      	orrs	r1, r3
10001900:	23a4      	movs	r3, #164	; 0xa4
10001902:	50d1      	str	r1, [r2, r3]
}
10001904:	46bd      	mov	sp, r7
10001906:	bd98      	pop	{r3, r4, r7, pc}
10001908:	00000000 	.word	0x00000000
1000190c:	403f4000 	.word	0x403f4000
10001910:	00000000 	.word	0x00000000
10001914:	41cdcd65 	.word	0x41cdcd65
10001918:	200009a0 	.word	0x200009a0
1000191c:	20000954 	.word	0x20000954
10001920:	200009a4 	.word	0x200009a4
10001924:	20000958 	.word	0x20000958
10001928:	50000100 	.word	0x50000100
1000192c:	50000200 	.word	0x50000200
10001930:	50000300 	.word	0x50000300
10001934:	50000400 	.word	0x50000400
10001938:	00001111 	.word	0x00001111
1000193c:	00010007 	.word	0x00010007
10001940:	40040000 	.word	0x40040000
10001944:	48040100 	.word	0x48040100
10001948:	0000ffff 	.word	0x0000ffff
1000194c:	48040000 	.word	0x48040000

10001950 <CCU40_0_IRQHandler>:

void BlockCommutation_ISR()
{
10001950:	b580      	push	{r7, lr}
10001952:	af00      	add	r7, sp, #0
	if (motorState > Stopped)
10001954:	4b86      	ldr	r3, [pc, #536]	; (10001b70 <CCU40_0_IRQHandler+0x220>)
10001956:	781b      	ldrb	r3, [r3, #0]
10001958:	b2db      	uxtb	r3, r3
1000195a:	2b00      	cmp	r3, #0
1000195c:	d100      	bne.n	10001960 <CCU40_0_IRQHandler+0x10>
1000195e:	e102      	b.n	10001b66 <CCU40_0_IRQHandler+0x216>
	{
		PhaseState++;
10001960:	4b84      	ldr	r3, [pc, #528]	; (10001b74 <CCU40_0_IRQHandler+0x224>)
10001962:	781b      	ldrb	r3, [r3, #0]
10001964:	b2db      	uxtb	r3, r3
10001966:	3301      	adds	r3, #1
10001968:	b2da      	uxtb	r2, r3
1000196a:	4b82      	ldr	r3, [pc, #520]	; (10001b74 <CCU40_0_IRQHandler+0x224>)
1000196c:	701a      	strb	r2, [r3, #0]

		if (PhaseState > 5)
1000196e:	4b81      	ldr	r3, [pc, #516]	; (10001b74 <CCU40_0_IRQHandler+0x224>)
10001970:	781b      	ldrb	r3, [r3, #0]
10001972:	b2db      	uxtb	r3, r3
10001974:	b25b      	sxtb	r3, r3
10001976:	2b05      	cmp	r3, #5
10001978:	dd02      	ble.n	10001980 <CCU40_0_IRQHandler+0x30>
			PhaseState = 0;
1000197a:	4b7e      	ldr	r3, [pc, #504]	; (10001b74 <CCU40_0_IRQHandler+0x224>)
1000197c:	2200      	movs	r2, #0
1000197e:	701a      	strb	r2, [r3, #0]

		switch (PhaseState)
10001980:	4b7c      	ldr	r3, [pc, #496]	; (10001b74 <CCU40_0_IRQHandler+0x224>)
10001982:	781b      	ldrb	r3, [r3, #0]
10001984:	b2db      	uxtb	r3, r3
10001986:	b25b      	sxtb	r3, r3
10001988:	2b05      	cmp	r3, #5
1000198a:	d900      	bls.n	1000198e <CCU40_0_IRQHandler+0x3e>
1000198c:	e0b2      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
1000198e:	009a      	lsls	r2, r3, #2
10001990:	4b79      	ldr	r3, [pc, #484]	; (10001b78 <CCU40_0_IRQHandler+0x228>)
10001992:	18d3      	adds	r3, r2, r3
10001994:	681b      	ldr	r3, [r3, #0]
10001996:	469f      	mov	pc, r3
		{
			case 0:
				VADC_G0->ASSEL = 0x04UL;//Phasenauswahl fr nchste Messung
10001998:	4a78      	ldr	r2, [pc, #480]	; (10001b7c <CCU40_0_IRQHandler+0x22c>)
1000199a:	2394      	movs	r3, #148	; 0x94
1000199c:	005b      	lsls	r3, r3, #1
1000199e:	2104      	movs	r1, #4
100019a0:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = InnerPWMCompare;
100019a2:	4b77      	ldr	r3, [pc, #476]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
100019a4:	4a77      	ldr	r2, [pc, #476]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
100019a6:	6812      	ldr	r2, [r2, #0]
100019a8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
100019aa:	4b75      	ldr	r3, [pc, #468]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
100019ac:	4a76      	ldr	r2, [pc, #472]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
100019ae:	6812      	ldr	r2, [r2, #0]
100019b0:	3201      	adds	r2, #1
100019b2:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
100019b4:	4b75      	ldr	r3, [pc, #468]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
100019b6:	2200      	movs	r2, #0
100019b8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = 0;
100019ba:	4b74      	ldr	r3, [pc, #464]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
100019bc:	2200      	movs	r2, #0
100019be:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
100019c0:	4b73      	ldr	r3, [pc, #460]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
100019c2:	2200      	movs	r2, #0
100019c4:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
100019c6:	4b72      	ldr	r3, [pc, #456]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
100019c8:	4a6f      	ldr	r2, [pc, #444]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
100019ca:	6812      	ldr	r2, [r2, #0]
100019cc:	3201      	adds	r2, #1
100019ce:	645a      	str	r2, [r3, #68]	; 0x44
				break;
100019d0:	e090      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 1:
				VADC_G0->ASSEL = 0x02UL;
100019d2:	4a6a      	ldr	r2, [pc, #424]	; (10001b7c <CCU40_0_IRQHandler+0x22c>)
100019d4:	2394      	movs	r3, #148	; 0x94
100019d6:	005b      	lsls	r3, r3, #1
100019d8:	2102      	movs	r1, #2
100019da:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = InnerPWMCompare;
100019dc:	4b68      	ldr	r3, [pc, #416]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
100019de:	4a69      	ldr	r2, [pc, #420]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
100019e0:	6812      	ldr	r2, [r2, #0]
100019e2:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
100019e4:	4b66      	ldr	r3, [pc, #408]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
100019e6:	4a68      	ldr	r2, [pc, #416]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
100019e8:	6812      	ldr	r2, [r2, #0]
100019ea:	3201      	adds	r2, #1
100019ec:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
100019ee:	4b67      	ldr	r3, [pc, #412]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
100019f0:	2200      	movs	r2, #0
100019f2:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
100019f4:	4b65      	ldr	r3, [pc, #404]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
100019f6:	4a64      	ldr	r2, [pc, #400]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
100019f8:	6812      	ldr	r2, [r2, #0]
100019fa:	3201      	adds	r2, #1
100019fc:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
100019fe:	4b64      	ldr	r3, [pc, #400]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001a00:	2200      	movs	r2, #0
10001a02:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = 0;
10001a04:	4b62      	ldr	r3, [pc, #392]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001a06:	2200      	movs	r2, #0
10001a08:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001a0a:	e073      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 2:
				VADC_G0->ASSEL = 0x01UL;
10001a0c:	4a5b      	ldr	r2, [pc, #364]	; (10001b7c <CCU40_0_IRQHandler+0x22c>)
10001a0e:	2394      	movs	r3, #148	; 0x94
10001a10:	005b      	lsls	r3, r3, #1
10001a12:	2101      	movs	r1, #1
10001a14:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001a16:	4b5a      	ldr	r3, [pc, #360]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001a18:	2200      	movs	r2, #0
10001a1a:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
10001a1c:	4b58      	ldr	r3, [pc, #352]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001a1e:	4a5a      	ldr	r2, [pc, #360]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001a20:	6812      	ldr	r2, [r2, #0]
10001a22:	3201      	adds	r2, #1
10001a24:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = InnerPWMCompare;
10001a26:	4b59      	ldr	r3, [pc, #356]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001a28:	4a56      	ldr	r2, [pc, #344]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
10001a2a:	6812      	ldr	r2, [r2, #0]
10001a2c:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
10001a2e:	4b57      	ldr	r3, [pc, #348]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001a30:	4a55      	ldr	r2, [pc, #340]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001a32:	6812      	ldr	r2, [r2, #0]
10001a34:	3201      	adds	r2, #1
10001a36:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
10001a38:	4b55      	ldr	r3, [pc, #340]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001a3a:	2200      	movs	r2, #0
10001a3c:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = 0;
10001a3e:	4b54      	ldr	r3, [pc, #336]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001a40:	2200      	movs	r2, #0
10001a42:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001a44:	e056      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 3:
				VADC_G0->ASSEL = 0x04UL;
10001a46:	4a4d      	ldr	r2, [pc, #308]	; (10001b7c <CCU40_0_IRQHandler+0x22c>)
10001a48:	2394      	movs	r3, #148	; 0x94
10001a4a:	005b      	lsls	r3, r3, #1
10001a4c:	2104      	movs	r1, #4
10001a4e:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001a50:	4b4b      	ldr	r3, [pc, #300]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001a52:	2200      	movs	r2, #0
10001a54:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = 0;
10001a56:	4b4a      	ldr	r3, [pc, #296]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001a58:	2200      	movs	r2, #0
10001a5a:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = InnerPWMCompare;
10001a5c:	4b4b      	ldr	r3, [pc, #300]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001a5e:	4a49      	ldr	r2, [pc, #292]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
10001a60:	6812      	ldr	r2, [r2, #0]
10001a62:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
10001a64:	4b49      	ldr	r3, [pc, #292]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001a66:	4a48      	ldr	r2, [pc, #288]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001a68:	6812      	ldr	r2, [r2, #0]
10001a6a:	3201      	adds	r2, #1
10001a6c:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = 0;
10001a6e:	4b48      	ldr	r3, [pc, #288]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001a70:	2200      	movs	r2, #0
10001a72:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001a74:	4b46      	ldr	r3, [pc, #280]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001a76:	4a44      	ldr	r2, [pc, #272]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001a78:	6812      	ldr	r2, [r2, #0]
10001a7a:	3201      	adds	r2, #1
10001a7c:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001a7e:	e039      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 4:
				VADC_G0->ASSEL = 0x02UL;
10001a80:	4a3e      	ldr	r2, [pc, #248]	; (10001b7c <CCU40_0_IRQHandler+0x22c>)
10001a82:	2394      	movs	r3, #148	; 0x94
10001a84:	005b      	lsls	r3, r3, #1
10001a86:	2102      	movs	r1, #2
10001a88:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001a8a:	4b3d      	ldr	r3, [pc, #244]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001a8c:	2200      	movs	r2, #0
10001a8e:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = 0;
10001a90:	4b3b      	ldr	r3, [pc, #236]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001a92:	2200      	movs	r2, #0
10001a94:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
10001a96:	4b3d      	ldr	r3, [pc, #244]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001a98:	2200      	movs	r2, #0
10001a9a:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = InnerPWMPeriod+1;
10001a9c:	4b3b      	ldr	r3, [pc, #236]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001a9e:	4a3a      	ldr	r2, [pc, #232]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001aa0:	6812      	ldr	r2, [r2, #0]
10001aa2:	3201      	adds	r2, #1
10001aa4:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = InnerPWMCompare;
10001aa6:	4b3a      	ldr	r3, [pc, #232]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001aa8:	4a36      	ldr	r2, [pc, #216]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
10001aaa:	6812      	ldr	r2, [r2, #0]
10001aac:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001aae:	4b38      	ldr	r3, [pc, #224]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001ab0:	4a35      	ldr	r2, [pc, #212]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001ab2:	6812      	ldr	r2, [r2, #0]
10001ab4:	3201      	adds	r2, #1
10001ab6:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001ab8:	e01c      	b.n	10001af4 <CCU40_0_IRQHandler+0x1a4>
			case 5:
				VADC_G0->ASSEL = 0x01UL;
10001aba:	4a30      	ldr	r2, [pc, #192]	; (10001b7c <CCU40_0_IRQHandler+0x22c>)
10001abc:	2394      	movs	r3, #148	; 0x94
10001abe:	005b      	lsls	r3, r3, #1
10001ac0:	2101      	movs	r1, #1
10001ac2:	50d1      	str	r1, [r2, r3]
				CCU80_CC80->CR1S = 0;
10001ac4:	4b2e      	ldr	r3, [pc, #184]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001ac6:	2200      	movs	r2, #0
10001ac8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC80->CR2S = InnerPWMPeriod+1;
10001aca:	4b2d      	ldr	r3, [pc, #180]	; (10001b80 <CCU40_0_IRQHandler+0x230>)
10001acc:	4a2e      	ldr	r2, [pc, #184]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001ace:	6812      	ldr	r2, [r2, #0]
10001ad0:	3201      	adds	r2, #1
10001ad2:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC81->CR1S = 0;
10001ad4:	4b2d      	ldr	r3, [pc, #180]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001ad6:	2200      	movs	r2, #0
10001ad8:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC81->CR2S = 0;
10001ada:	4b2c      	ldr	r3, [pc, #176]	; (10001b8c <CCU40_0_IRQHandler+0x23c>)
10001adc:	2200      	movs	r2, #0
10001ade:	645a      	str	r2, [r3, #68]	; 0x44
				CCU80_CC82->CR1S = InnerPWMCompare;
10001ae0:	4b2b      	ldr	r3, [pc, #172]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001ae2:	4a28      	ldr	r2, [pc, #160]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
10001ae4:	6812      	ldr	r2, [r2, #0]
10001ae6:	63da      	str	r2, [r3, #60]	; 0x3c
				CCU80_CC82->CR2S = InnerPWMPeriod+1;
10001ae8:	4b29      	ldr	r3, [pc, #164]	; (10001b90 <CCU40_0_IRQHandler+0x240>)
10001aea:	4a27      	ldr	r2, [pc, #156]	; (10001b88 <CCU40_0_IRQHandler+0x238>)
10001aec:	6812      	ldr	r2, [r2, #0]
10001aee:	3201      	adds	r2, #1
10001af0:	645a      	str	r2, [r3, #68]	; 0x44
				break;
10001af2:	46c0      	nop			; (mov r8, r8)
		}
		CCU80_CC83->CR1S = InnerPWMCompare-1;//>>1;
10001af4:	4b27      	ldr	r3, [pc, #156]	; (10001b94 <CCU40_0_IRQHandler+0x244>)
10001af6:	4a23      	ldr	r2, [pc, #140]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
10001af8:	6812      	ldr	r2, [r2, #0]
10001afa:	3a01      	subs	r2, #1
10001afc:	63da      	str	r2, [r3, #60]	; 0x3c
		CCU80_CC83->CR2S = InnerPWMCompare-1;//>>1;
10001afe:	4b25      	ldr	r3, [pc, #148]	; (10001b94 <CCU40_0_IRQHandler+0x244>)
10001b00:	4a20      	ldr	r2, [pc, #128]	; (10001b84 <CCU40_0_IRQHandler+0x234>)
10001b02:	6812      	ldr	r2, [r2, #0]
10001b04:	3a01      	subs	r2, #1
10001b06:	645a      	str	r2, [r3, #68]	; 0x44
		CCU80->GCSS |= 0x1111;
10001b08:	23a0      	movs	r3, #160	; 0xa0
10001b0a:	05db      	lsls	r3, r3, #23
10001b0c:	22a0      	movs	r2, #160	; 0xa0
10001b0e:	05d2      	lsls	r2, r2, #23
10001b10:	6912      	ldr	r2, [r2, #16]
10001b12:	4921      	ldr	r1, [pc, #132]	; (10001b98 <CCU40_0_IRQHandler+0x248>)
10001b14:	430a      	orrs	r2, r1
10001b16:	611a      	str	r2, [r3, #16]

		// --- all shadow registers set?
		while ((CCU80->GCST & 0x1111) != 0);
10001b18:	46c0      	nop			; (mov r8, r8)
10001b1a:	23a0      	movs	r3, #160	; 0xa0
10001b1c:	05db      	lsls	r3, r3, #23
10001b1e:	699a      	ldr	r2, [r3, #24]
10001b20:	4b1d      	ldr	r3, [pc, #116]	; (10001b98 <CCU40_0_IRQHandler+0x248>)
10001b22:	4013      	ands	r3, r2
10001b24:	d1f9      	bne.n	10001b1a <CCU40_0_IRQHandler+0x1ca>

		CCU80_CC83->INTE |= 1UL<<4;//Interrupt von ADC-Measurement wieder eisnchalten
10001b26:	4a1b      	ldr	r2, [pc, #108]	; (10001b94 <CCU40_0_IRQHandler+0x244>)
10001b28:	491a      	ldr	r1, [pc, #104]	; (10001b94 <CCU40_0_IRQHandler+0x244>)
10001b2a:	23a4      	movs	r3, #164	; 0xa4
10001b2c:	58cb      	ldr	r3, [r1, r3]
10001b2e:	2110      	movs	r1, #16
10001b30:	4319      	orrs	r1, r3
10001b32:	23a4      	movs	r3, #164	; 0xa4
10001b34:	50d1      	str	r1, [r2, r3]

		static uint16_t cnt=0;
		if (motorState==StartUp)
10001b36:	4b0e      	ldr	r3, [pc, #56]	; (10001b70 <CCU40_0_IRQHandler+0x220>)
10001b38:	781b      	ldrb	r3, [r3, #0]
10001b3a:	b2db      	uxtb	r3, r3
10001b3c:	2b01      	cmp	r3, #1
10001b3e:	d115      	bne.n	10001b6c <CCU40_0_IRQHandler+0x21c>
		{
			cnt++;
10001b40:	4b16      	ldr	r3, [pc, #88]	; (10001b9c <CCU40_0_IRQHandler+0x24c>)
10001b42:	881b      	ldrh	r3, [r3, #0]
10001b44:	3301      	adds	r3, #1
10001b46:	b29a      	uxth	r2, r3
10001b48:	4b14      	ldr	r3, [pc, #80]	; (10001b9c <CCU40_0_IRQHandler+0x24c>)
10001b4a:	801a      	strh	r2, [r3, #0]
			if (cnt > 1000){
10001b4c:	4b13      	ldr	r3, [pc, #76]	; (10001b9c <CCU40_0_IRQHandler+0x24c>)
10001b4e:	881a      	ldrh	r2, [r3, #0]
10001b50:	23fa      	movs	r3, #250	; 0xfa
10001b52:	009b      	lsls	r3, r3, #2
10001b54:	429a      	cmp	r2, r3
10001b56:	d909      	bls.n	10001b6c <CCU40_0_IRQHandler+0x21c>
				cnt = 0;
10001b58:	4b10      	ldr	r3, [pc, #64]	; (10001b9c <CCU40_0_IRQHandler+0x24c>)
10001b5a:	2200      	movs	r2, #0
10001b5c:	801a      	strh	r2, [r3, #0]
				motorState=Running;
10001b5e:	4b04      	ldr	r3, [pc, #16]	; (10001b70 <CCU40_0_IRQHandler+0x220>)
10001b60:	2202      	movs	r2, #2
10001b62:	701a      	strb	r2, [r3, #0]
10001b64:	e002      	b.n	10001b6c <CCU40_0_IRQHandler+0x21c>
			}
		}
	}
	else
		motorState=StartUp;
10001b66:	4b02      	ldr	r3, [pc, #8]	; (10001b70 <CCU40_0_IRQHandler+0x220>)
10001b68:	2201      	movs	r2, #1
10001b6a:	701a      	strb	r2, [r3, #0]
}
10001b6c:	46bd      	mov	sp, r7
10001b6e:	bd80      	pop	{r7, pc}
10001b70:	2000095d 	.word	0x2000095d
10001b74:	2000095c 	.word	0x2000095c
10001b78:	100063d4 	.word	0x100063d4
10001b7c:	48030400 	.word	0x48030400
10001b80:	50000100 	.word	0x50000100
10001b84:	20000958 	.word	0x20000958
10001b88:	20000954 	.word	0x20000954
10001b8c:	50000200 	.word	0x50000200
10001b90:	50000300 	.word	0x50000300
10001b94:	50000400 	.word	0x50000400
10001b98:	00001111 	.word	0x00001111
10001b9c:	2000095e 	.word	0x2000095e

10001ba0 <GetPhaseState>:
//	StopMotor();
//	StopMotor();
//}

uint8_t GetPhaseState()
{
10001ba0:	b580      	push	{r7, lr}
10001ba2:	af00      	add	r7, sp, #0
	return PhaseState;
10001ba4:	4b03      	ldr	r3, [pc, #12]	; (10001bb4 <GetPhaseState+0x14>)
10001ba6:	781b      	ldrb	r3, [r3, #0]
10001ba8:	b2db      	uxtb	r3, r3
10001baa:	b2db      	uxtb	r3, r3
}
10001bac:	1c18      	adds	r0, r3, #0
10001bae:	46bd      	mov	sp, r7
10001bb0:	bd80      	pop	{r7, pc}
10001bb2:	46c0      	nop			; (mov r8, r8)
10001bb4:	2000095c 	.word	0x2000095c

10001bb8 <StartMotor>:

void StartMotor()
{
10001bb8:	b580      	push	{r7, lr}
10001bba:	af00      	add	r7, sp, #0
	if (motorState==Stopped)
10001bbc:	4b0c      	ldr	r3, [pc, #48]	; (10001bf0 <StartMotor+0x38>)
10001bbe:	781b      	ldrb	r3, [r3, #0]
10001bc0:	b2db      	uxtb	r3, r3
10001bc2:	2b00      	cmp	r3, #0
10001bc4:	d112      	bne.n	10001bec <StartMotor+0x34>
	{
		//Start slices
		SCU_GENERAL->CCUCON |= 0x100UL;
10001bc6:	4b0b      	ldr	r3, [pc, #44]	; (10001bf4 <StartMotor+0x3c>)
10001bc8:	4a0a      	ldr	r2, [pc, #40]	; (10001bf4 <StartMotor+0x3c>)
10001bca:	6b12      	ldr	r2, [r2, #48]	; 0x30
10001bcc:	2180      	movs	r1, #128	; 0x80
10001bce:	0049      	lsls	r1, r1, #1
10001bd0:	430a      	orrs	r2, r1
10001bd2:	631a      	str	r2, [r3, #48]	; 0x30
		SCU_GENERAL->CCUCON &= ~(0x100UL);
10001bd4:	4b07      	ldr	r3, [pc, #28]	; (10001bf4 <StartMotor+0x3c>)
10001bd6:	4a07      	ldr	r2, [pc, #28]	; (10001bf4 <StartMotor+0x3c>)
10001bd8:	6b11      	ldr	r1, [r2, #48]	; 0x30
10001bda:	4a07      	ldr	r2, [pc, #28]	; (10001bf8 <StartMotor+0x40>)
10001bdc:	400a      	ands	r2, r1
10001bde:	631a      	str	r2, [r3, #48]	; 0x30
		//Start slices
		CCU40_CC40->TCSET |= 0x01UL;
10001be0:	4b06      	ldr	r3, [pc, #24]	; (10001bfc <StartMotor+0x44>)
10001be2:	4a06      	ldr	r2, [pc, #24]	; (10001bfc <StartMotor+0x44>)
10001be4:	68d2      	ldr	r2, [r2, #12]
10001be6:	2101      	movs	r1, #1
10001be8:	430a      	orrs	r2, r1
10001bea:	60da      	str	r2, [r3, #12]
	}
}
10001bec:	46bd      	mov	sp, r7
10001bee:	bd80      	pop	{r7, pc}
10001bf0:	2000095d 	.word	0x2000095d
10001bf4:	40010000 	.word	0x40010000
10001bf8:	fffffeff 	.word	0xfffffeff
10001bfc:	48040100 	.word	0x48040100

10001c00 <StopMotor>:

void StopMotor()
{
10001c00:	b580      	push	{r7, lr}
10001c02:	af00      	add	r7, sp, #0
	if (motorState != Stopped)
10001c04:	4b1d      	ldr	r3, [pc, #116]	; (10001c7c <StopMotor+0x7c>)
10001c06:	781b      	ldrb	r3, [r3, #0]
10001c08:	b2db      	uxtb	r3, r3
10001c0a:	2b00      	cmp	r3, #0
10001c0c:	d033      	beq.n	10001c76 <StopMotor+0x76>
	{
		InnerPWMCompare=InnerPWMPeriod*CurrentDutyCycleStart;
10001c0e:	4b1c      	ldr	r3, [pc, #112]	; (10001c80 <StopMotor+0x80>)
10001c10:	681b      	ldr	r3, [r3, #0]
10001c12:	1c18      	adds	r0, r3, #0
10001c14:	f003 f8b0 	bl	10004d78 <__aeabi_ui2f>
10001c18:	1c02      	adds	r2, r0, #0
10001c1a:	4b1a      	ldr	r3, [pc, #104]	; (10001c84 <StopMotor+0x84>)
10001c1c:	681b      	ldr	r3, [r3, #0]
10001c1e:	1c10      	adds	r0, r2, #0
10001c20:	1c19      	adds	r1, r3, #0
10001c22:	f002 fd7f 	bl	10004724 <__aeabi_fmul>
10001c26:	1c03      	adds	r3, r0, #0
10001c28:	1c18      	adds	r0, r3, #0
10001c2a:	f002 fb51 	bl	100042d0 <__aeabi_f2uiz>
10001c2e:	1c02      	adds	r2, r0, #0
10001c30:	4b15      	ldr	r3, [pc, #84]	; (10001c88 <StopMotor+0x88>)
10001c32:	601a      	str	r2, [r3, #0]

		//Stop slices CCU4
		CCU40_CC40->TCCLR |= 3UL; //Stops timer clears timer flag
10001c34:	4b15      	ldr	r3, [pc, #84]	; (10001c8c <StopMotor+0x8c>)
10001c36:	4a15      	ldr	r2, [pc, #84]	; (10001c8c <StopMotor+0x8c>)
10001c38:	6912      	ldr	r2, [r2, #16]
10001c3a:	2103      	movs	r1, #3
10001c3c:	430a      	orrs	r2, r1
10001c3e:	611a      	str	r2, [r3, #16]

		//Stop slices CCU8
		CCU80_CC80->TCCLR |= 3UL;//Stops timer clears timer flag
10001c40:	4b13      	ldr	r3, [pc, #76]	; (10001c90 <StopMotor+0x90>)
10001c42:	4a13      	ldr	r2, [pc, #76]	; (10001c90 <StopMotor+0x90>)
10001c44:	6912      	ldr	r2, [r2, #16]
10001c46:	2103      	movs	r1, #3
10001c48:	430a      	orrs	r2, r1
10001c4a:	611a      	str	r2, [r3, #16]
		CCU80_CC81->TCCLR |= 3UL;//Stops timer clears timer flag
10001c4c:	4b11      	ldr	r3, [pc, #68]	; (10001c94 <StopMotor+0x94>)
10001c4e:	4a11      	ldr	r2, [pc, #68]	; (10001c94 <StopMotor+0x94>)
10001c50:	6912      	ldr	r2, [r2, #16]
10001c52:	2103      	movs	r1, #3
10001c54:	430a      	orrs	r2, r1
10001c56:	611a      	str	r2, [r3, #16]
		CCU80_CC82->TCCLR |= 3UL;//Stops timer clears timer flag
10001c58:	4b0f      	ldr	r3, [pc, #60]	; (10001c98 <StopMotor+0x98>)
10001c5a:	4a0f      	ldr	r2, [pc, #60]	; (10001c98 <StopMotor+0x98>)
10001c5c:	6912      	ldr	r2, [r2, #16]
10001c5e:	2103      	movs	r1, #3
10001c60:	430a      	orrs	r2, r1
10001c62:	611a      	str	r2, [r3, #16]
		CCU80_CC83->TCCLR |= 3UL;//Stops timer clears timer flag
10001c64:	4b0d      	ldr	r3, [pc, #52]	; (10001c9c <StopMotor+0x9c>)
10001c66:	4a0d      	ldr	r2, [pc, #52]	; (10001c9c <StopMotor+0x9c>)
10001c68:	6912      	ldr	r2, [r2, #16]
10001c6a:	2103      	movs	r1, #3
10001c6c:	430a      	orrs	r2, r1
10001c6e:	611a      	str	r2, [r3, #16]

		motorState=Stopped;
10001c70:	4b02      	ldr	r3, [pc, #8]	; (10001c7c <StopMotor+0x7c>)
10001c72:	2200      	movs	r2, #0
10001c74:	701a      	strb	r2, [r3, #0]
	}
}
10001c76:	46bd      	mov	sp, r7
10001c78:	bd80      	pop	{r7, pc}
10001c7a:	46c0      	nop			; (mov r8, r8)
10001c7c:	2000095d 	.word	0x2000095d
10001c80:	20000954 	.word	0x20000954
10001c84:	200009a4 	.word	0x200009a4
10001c88:	20000958 	.word	0x20000958
10001c8c:	48040100 	.word	0x48040100
10001c90:	50000100 	.word	0x50000100
10001c94:	50000200 	.word	0x50000200
10001c98:	50000300 	.word	0x50000300
10001c9c:	50000400 	.word	0x50000400

10001ca0 <SetReferenceCurrent>:

uint8_t SetReferenceCurrent(uint16_t ref)
{
10001ca0:	b580      	push	{r7, lr}
10001ca2:	b082      	sub	sp, #8
10001ca4:	af00      	add	r7, sp, #0
10001ca6:	1c02      	adds	r2, r0, #0
10001ca8:	1dbb      	adds	r3, r7, #6
10001caa:	801a      	strh	r2, [r3, #0]
	StartMotor();
10001cac:	f7ff ff84 	bl	10001bb8 <StartMotor>

	if (motorState == Running)
10001cb0:	4b07      	ldr	r3, [pc, #28]	; (10001cd0 <SetReferenceCurrent+0x30>)
10001cb2:	781b      	ldrb	r3, [r3, #0]
10001cb4:	b2db      	uxtb	r3, r3
10001cb6:	2b02      	cmp	r3, #2
10001cb8:	d105      	bne.n	10001cc6 <SetReferenceCurrent+0x26>
	{
		InnerPWMCompare=ref;
10001cba:	1dbb      	adds	r3, r7, #6
10001cbc:	881a      	ldrh	r2, [r3, #0]
10001cbe:	4b05      	ldr	r3, [pc, #20]	; (10001cd4 <SetReferenceCurrent+0x34>)
10001cc0:	601a      	str	r2, [r3, #0]
		return 1;
10001cc2:	2301      	movs	r3, #1
10001cc4:	e000      	b.n	10001cc8 <SetReferenceCurrent+0x28>
	}
	else
		return 0;
10001cc6:	2300      	movs	r3, #0
}
10001cc8:	1c18      	adds	r0, r3, #0
10001cca:	46bd      	mov	sp, r7
10001ccc:	b002      	add	sp, #8
10001cce:	bd80      	pop	{r7, pc}
10001cd0:	2000095d 	.word	0x2000095d
10001cd4:	20000958 	.word	0x20000958

10001cd8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10001cd8:	b580      	push	{r7, lr}
10001cda:	b082      	sub	sp, #8
10001cdc:	af00      	add	r7, sp, #0
10001cde:	1c02      	adds	r2, r0, #0
10001ce0:	1dfb      	adds	r3, r7, #7
10001ce2:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10001ce4:	4b06      	ldr	r3, [pc, #24]	; (10001d00 <NVIC_EnableIRQ+0x28>)
10001ce6:	1dfa      	adds	r2, r7, #7
10001ce8:	7812      	ldrb	r2, [r2, #0]
10001cea:	1c11      	adds	r1, r2, #0
10001cec:	221f      	movs	r2, #31
10001cee:	400a      	ands	r2, r1
10001cf0:	2101      	movs	r1, #1
10001cf2:	1c08      	adds	r0, r1, #0
10001cf4:	4090      	lsls	r0, r2
10001cf6:	1c02      	adds	r2, r0, #0
10001cf8:	601a      	str	r2, [r3, #0]
}
10001cfa:	46bd      	mov	sp, r7
10001cfc:	b002      	add	sp, #8
10001cfe:	bd80      	pop	{r7, pc}
10001d00:	e000e100 	.word	0xe000e100

10001d04 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10001d04:	b5b0      	push	{r4, r5, r7, lr}
10001d06:	b082      	sub	sp, #8
10001d08:	af00      	add	r7, sp, #0
10001d0a:	1c02      	adds	r2, r0, #0
10001d0c:	6039      	str	r1, [r7, #0]
10001d0e:	1dfb      	adds	r3, r7, #7
10001d10:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
10001d12:	1dfb      	adds	r3, r7, #7
10001d14:	781b      	ldrb	r3, [r3, #0]
10001d16:	2b7f      	cmp	r3, #127	; 0x7f
10001d18:	d932      	bls.n	10001d80 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001d1a:	4930      	ldr	r1, [pc, #192]	; (10001ddc <NVIC_SetPriority+0xd8>)
10001d1c:	1dfb      	adds	r3, r7, #7
10001d1e:	781b      	ldrb	r3, [r3, #0]
10001d20:	1c1a      	adds	r2, r3, #0
10001d22:	230f      	movs	r3, #15
10001d24:	4013      	ands	r3, r2
10001d26:	3b08      	subs	r3, #8
10001d28:	0898      	lsrs	r0, r3, #2
10001d2a:	4a2c      	ldr	r2, [pc, #176]	; (10001ddc <NVIC_SetPriority+0xd8>)
10001d2c:	1dfb      	adds	r3, r7, #7
10001d2e:	781b      	ldrb	r3, [r3, #0]
10001d30:	1c1c      	adds	r4, r3, #0
10001d32:	230f      	movs	r3, #15
10001d34:	4023      	ands	r3, r4
10001d36:	3b08      	subs	r3, #8
10001d38:	089b      	lsrs	r3, r3, #2
10001d3a:	3306      	adds	r3, #6
10001d3c:	009b      	lsls	r3, r3, #2
10001d3e:	18d3      	adds	r3, r2, r3
10001d40:	685b      	ldr	r3, [r3, #4]
10001d42:	1dfa      	adds	r2, r7, #7
10001d44:	7812      	ldrb	r2, [r2, #0]
10001d46:	1c14      	adds	r4, r2, #0
10001d48:	2203      	movs	r2, #3
10001d4a:	4022      	ands	r2, r4
10001d4c:	00d2      	lsls	r2, r2, #3
10001d4e:	24ff      	movs	r4, #255	; 0xff
10001d50:	1c25      	adds	r5, r4, #0
10001d52:	4095      	lsls	r5, r2
10001d54:	1c2a      	adds	r2, r5, #0
10001d56:	43d2      	mvns	r2, r2
10001d58:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001d5a:	683b      	ldr	r3, [r7, #0]
10001d5c:	019c      	lsls	r4, r3, #6
10001d5e:	23ff      	movs	r3, #255	; 0xff
10001d60:	401c      	ands	r4, r3
10001d62:	1dfb      	adds	r3, r7, #7
10001d64:	781b      	ldrb	r3, [r3, #0]
10001d66:	1c1d      	adds	r5, r3, #0
10001d68:	2303      	movs	r3, #3
10001d6a:	402b      	ands	r3, r5
10001d6c:	00db      	lsls	r3, r3, #3
10001d6e:	1c25      	adds	r5, r4, #0
10001d70:	409d      	lsls	r5, r3
10001d72:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001d74:	431a      	orrs	r2, r3
10001d76:	1d83      	adds	r3, r0, #6
10001d78:	009b      	lsls	r3, r3, #2
10001d7a:	18cb      	adds	r3, r1, r3
10001d7c:	605a      	str	r2, [r3, #4]
10001d7e:	e029      	b.n	10001dd4 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001d80:	4b17      	ldr	r3, [pc, #92]	; (10001de0 <NVIC_SetPriority+0xdc>)
10001d82:	1dfa      	adds	r2, r7, #7
10001d84:	7812      	ldrb	r2, [r2, #0]
10001d86:	b252      	sxtb	r2, r2
10001d88:	0892      	lsrs	r2, r2, #2
10001d8a:	4915      	ldr	r1, [pc, #84]	; (10001de0 <NVIC_SetPriority+0xdc>)
10001d8c:	1df8      	adds	r0, r7, #7
10001d8e:	7800      	ldrb	r0, [r0, #0]
10001d90:	b240      	sxtb	r0, r0
10001d92:	0880      	lsrs	r0, r0, #2
10001d94:	30c0      	adds	r0, #192	; 0xc0
10001d96:	0080      	lsls	r0, r0, #2
10001d98:	5841      	ldr	r1, [r0, r1]
10001d9a:	1df8      	adds	r0, r7, #7
10001d9c:	7800      	ldrb	r0, [r0, #0]
10001d9e:	1c04      	adds	r4, r0, #0
10001da0:	2003      	movs	r0, #3
10001da2:	4020      	ands	r0, r4
10001da4:	00c0      	lsls	r0, r0, #3
10001da6:	24ff      	movs	r4, #255	; 0xff
10001da8:	1c25      	adds	r5, r4, #0
10001daa:	4085      	lsls	r5, r0
10001dac:	1c28      	adds	r0, r5, #0
10001dae:	43c0      	mvns	r0, r0
10001db0:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10001db2:	6839      	ldr	r1, [r7, #0]
10001db4:	018c      	lsls	r4, r1, #6
10001db6:	21ff      	movs	r1, #255	; 0xff
10001db8:	400c      	ands	r4, r1
10001dba:	1df9      	adds	r1, r7, #7
10001dbc:	7809      	ldrb	r1, [r1, #0]
10001dbe:	1c0d      	adds	r5, r1, #0
10001dc0:	2103      	movs	r1, #3
10001dc2:	4029      	ands	r1, r5
10001dc4:	00c9      	lsls	r1, r1, #3
10001dc6:	1c25      	adds	r5, r4, #0
10001dc8:	408d      	lsls	r5, r1
10001dca:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10001dcc:	4301      	orrs	r1, r0
10001dce:	32c0      	adds	r2, #192	; 0xc0
10001dd0:	0092      	lsls	r2, r2, #2
10001dd2:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
10001dd4:	46bd      	mov	sp, r7
10001dd6:	b002      	add	sp, #8
10001dd8:	bdb0      	pop	{r4, r5, r7, pc}
10001dda:	46c0      	nop			; (mov r8, r8)
10001ddc:	e000ed00 	.word	0xe000ed00
10001de0:	e000e100 	.word	0xe000e100

10001de4 <DaisyChain>:
uint8_t DaisyTimeOut = 1;
uint8_t DaisyCount = 0;
uint8_t send_ready = 0;

void DaisyChain(void)
{
10001de4:	b580      	push	{r7, lr}
10001de6:	b084      	sub	sp, #16
10001de8:	af00      	add	r7, sp, #0
		uint8_t i=0;
10001dea:	1c3b      	adds	r3, r7, #0
10001dec:	330f      	adds	r3, #15
10001dee:	2200      	movs	r2, #0
10001df0:	701a      	strb	r2, [r3, #0]
		status_t status=0;
10001df2:	2300      	movs	r3, #0
10001df4:	60bb      	str	r3, [r7, #8]
		uint32_t data=0;
10001df6:	2300      	movs	r3, #0
10001df8:	607b      	str	r3, [r7, #4]

		if (DaisyTimeOut)
10001dfa:	4b5e      	ldr	r3, [pc, #376]	; (10001f74 <DaisyChain+0x190>)
10001dfc:	781b      	ldrb	r3, [r3, #0]
10001dfe:	2b00      	cmp	r3, #0
10001e00:	d001      	beq.n	10001e06 <DaisyChain+0x22>
			StopMotor();
10001e02:	f7ff fefd 	bl	10001c00 <StopMotor>

		if(USIC_GetRxFIFOFillingLevel(UART001_Handle0.UartRegs) >= DAISY_BUFFER_SIZE)
10001e06:	4b5c      	ldr	r3, [pc, #368]	; (10001f78 <DaisyChain+0x194>)
10001e08:	681a      	ldr	r2, [r3, #0]
10001e0a:	238a      	movs	r3, #138	; 0x8a
10001e0c:	005b      	lsls	r3, r3, #1
10001e0e:	58d2      	ldr	r2, [r2, r3]
10001e10:	23fe      	movs	r3, #254	; 0xfe
10001e12:	03db      	lsls	r3, r3, #15
10001e14:	4013      	ands	r3, r2
10001e16:	0c1b      	lsrs	r3, r3, #16
10001e18:	2b0c      	cmp	r3, #12
10001e1a:	d800      	bhi.n	10001e1e <DaisyChain+0x3a>
10001e1c:	e0a6      	b.n	10001f6c <DaisyChain+0x188>
		{
			//Read data from UART buffer
			UART001_ReadDataBytes(&UART001_Handle0,FifoRecBuffer,DAISY_BUFFER_SIZE);
10001e1e:	4a56      	ldr	r2, [pc, #344]	; (10001f78 <DaisyChain+0x194>)
10001e20:	4b56      	ldr	r3, [pc, #344]	; (10001f7c <DaisyChain+0x198>)
10001e22:	1c10      	adds	r0, r2, #0
10001e24:	1c19      	adds	r1, r3, #0
10001e26:	220d      	movs	r2, #13
10001e28:	f000 ff18 	bl	10002c5c <UART001_ReadDataBytes>
			//Assumption that communication is lost --> emtpy Receive Buffer
			if (FifoRecBuffer[DAISY_BUFFER_SIZE-1] != DAISY_STOP_BYTE)
10001e2c:	4b53      	ldr	r3, [pc, #332]	; (10001f7c <DaisyChain+0x198>)
10001e2e:	7b1b      	ldrb	r3, [r3, #12]
10001e30:	2b04      	cmp	r3, #4
10001e32:	d016      	beq.n	10001e62 <DaisyChain+0x7e>
			{
				IO004_TogglePin(IO004_Handle1);
10001e34:	4b52      	ldr	r3, [pc, #328]	; (10001f80 <DaisyChain+0x19c>)
10001e36:	685b      	ldr	r3, [r3, #4]
10001e38:	4a51      	ldr	r2, [pc, #324]	; (10001f80 <DaisyChain+0x19c>)
10001e3a:	7852      	ldrb	r2, [r2, #1]
10001e3c:	4951      	ldr	r1, [pc, #324]	; (10001f84 <DaisyChain+0x1a0>)
10001e3e:	1c08      	adds	r0, r1, #0
10001e40:	4090      	lsls	r0, r2
10001e42:	1c02      	adds	r2, r0, #0
10001e44:	605a      	str	r2, [r3, #4]
				USIC_FlushRxFIFO(UART001_Handle0.UartRegs);
10001e46:	4b4c      	ldr	r3, [pc, #304]	; (10001f78 <DaisyChain+0x194>)
10001e48:	681a      	ldr	r2, [r3, #0]
10001e4a:	4b4b      	ldr	r3, [pc, #300]	; (10001f78 <DaisyChain+0x194>)
10001e4c:	6819      	ldr	r1, [r3, #0]
10001e4e:	238c      	movs	r3, #140	; 0x8c
10001e50:	005b      	lsls	r3, r3, #1
10001e52:	58cb      	ldr	r3, [r1, r3]
10001e54:	2180      	movs	r1, #128	; 0x80
10001e56:	01c9      	lsls	r1, r1, #7
10001e58:	4319      	orrs	r1, r3
10001e5a:	238c      	movs	r3, #140	; 0x8c
10001e5c:	005b      	lsls	r3, r3, #1
10001e5e:	50d1      	str	r1, [r2, r3]
				return;
10001e60:	e084      	b.n	10001f6c <DaisyChain+0x188>
			}

			uint8_t cmd = FifoRecBuffer[0];
10001e62:	1cfb      	adds	r3, r7, #3
10001e64:	4a45      	ldr	r2, [pc, #276]	; (10001f7c <DaisyChain+0x198>)
10001e66:	7812      	ldrb	r2, [r2, #0]
10001e68:	701a      	strb	r2, [r3, #0]
			uint16_t params =  (FifoRecBuffer[1] << 8 | FifoRecBuffer[2]);
10001e6a:	4b44      	ldr	r3, [pc, #272]	; (10001f7c <DaisyChain+0x198>)
10001e6c:	785b      	ldrb	r3, [r3, #1]
10001e6e:	021b      	lsls	r3, r3, #8
10001e70:	b29a      	uxth	r2, r3
10001e72:	4b42      	ldr	r3, [pc, #264]	; (10001f7c <DaisyChain+0x198>)
10001e74:	789b      	ldrb	r3, [r3, #2]
10001e76:	4313      	orrs	r3, r2
10001e78:	b29a      	uxth	r2, r3
10001e7a:	1c3b      	adds	r3, r7, #0
10001e7c:	801a      	strh	r2, [r3, #0]

			switch (cmd)
10001e7e:	1cfb      	adds	r3, r7, #3
10001e80:	781b      	ldrb	r3, [r3, #0]
10001e82:	2b22      	cmp	r3, #34	; 0x22
10001e84:	d00b      	beq.n	10001e9e <DaisyChain+0xba>
10001e86:	dc10      	bgt.n	10001eaa <DaisyChain+0xc6>
10001e88:	2b0a      	cmp	r3, #10
10001e8a:	d002      	beq.n	10001e92 <DaisyChain+0xae>
10001e8c:	2b0b      	cmp	r3, #11
10001e8e:	d003      	beq.n	10001e98 <DaisyChain+0xb4>
10001e90:	e00b      	b.n	10001eaa <DaisyChain+0xc6>
			{
				case START_MOTOR:
					StartMotor();
10001e92:	f7ff fe91 	bl	10001bb8 <StartMotor>
					break;
10001e96:	e008      	b.n	10001eaa <DaisyChain+0xc6>
				case STOP_MOTOR:
					StopMotor();
10001e98:	f7ff feb2 	bl	10001c00 <StopMotor>
					break;
10001e9c:	e005      	b.n	10001eaa <DaisyChain+0xc6>
				case SET_REF_CURRENT:
					SetReferenceCurrent(params);
10001e9e:	1c3b      	adds	r3, r7, #0
10001ea0:	881b      	ldrh	r3, [r3, #0]
10001ea2:	1c18      	adds	r0, r3, #0
10001ea4:	f7ff fefc 	bl	10001ca0 <SetReferenceCurrent>
					break;
10001ea8:	46c0      	nop			; (mov r8, r8)
			}

			for(i=DAISY_MESSAGE_LENGTH; i<DAISY_BUFFER_SIZE-1; i++)
10001eaa:	1c3b      	adds	r3, r7, #0
10001eac:	330f      	adds	r3, #15
10001eae:	2203      	movs	r2, #3
10001eb0:	701a      	strb	r2, [r3, #0]
10001eb2:	e011      	b.n	10001ed8 <DaisyChain+0xf4>
				FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=FifoRecBuffer[i];
10001eb4:	1c3b      	adds	r3, r7, #0
10001eb6:	330f      	adds	r3, #15
10001eb8:	781b      	ldrb	r3, [r3, #0]
10001eba:	3b03      	subs	r3, #3
10001ebc:	1c3a      	adds	r2, r7, #0
10001ebe:	320f      	adds	r2, #15
10001ec0:	7812      	ldrb	r2, [r2, #0]
10001ec2:	492e      	ldr	r1, [pc, #184]	; (10001f7c <DaisyChain+0x198>)
10001ec4:	5c89      	ldrb	r1, [r1, r2]
10001ec6:	4a30      	ldr	r2, [pc, #192]	; (10001f88 <DaisyChain+0x1a4>)
10001ec8:	54d1      	strb	r1, [r2, r3]
				case SET_REF_CURRENT:
					SetReferenceCurrent(params);
					break;
			}

			for(i=DAISY_MESSAGE_LENGTH; i<DAISY_BUFFER_SIZE-1; i++)
10001eca:	1c3b      	adds	r3, r7, #0
10001ecc:	330f      	adds	r3, #15
10001ece:	1c3a      	adds	r2, r7, #0
10001ed0:	320f      	adds	r2, #15
10001ed2:	7812      	ldrb	r2, [r2, #0]
10001ed4:	3201      	adds	r2, #1
10001ed6:	701a      	strb	r2, [r3, #0]
10001ed8:	1c3b      	adds	r3, r7, #0
10001eda:	330f      	adds	r3, #15
10001edc:	781b      	ldrb	r3, [r3, #0]
10001ede:	2b0b      	cmp	r3, #11
10001ee0:	d9e8      	bls.n	10001eb4 <DaisyChain+0xd0>
				FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=FifoRecBuffer[i];

			//Status-Code
			FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=status;
10001ee2:	1c3b      	adds	r3, r7, #0
10001ee4:	330f      	adds	r3, #15
10001ee6:	781b      	ldrb	r3, [r3, #0]
10001ee8:	3b03      	subs	r3, #3
10001eea:	68ba      	ldr	r2, [r7, #8]
10001eec:	b2d1      	uxtb	r1, r2
10001eee:	4a26      	ldr	r2, [pc, #152]	; (10001f88 <DaisyChain+0x1a4>)
10001ef0:	54d1      	strb	r1, [r2, r3]
			i++;
10001ef2:	1c3b      	adds	r3, r7, #0
10001ef4:	330f      	adds	r3, #15
10001ef6:	1c3a      	adds	r2, r7, #0
10001ef8:	320f      	adds	r2, #15
10001efa:	7812      	ldrb	r2, [r2, #0]
10001efc:	3201      	adds	r2, #1
10001efe:	701a      	strb	r2, [r3, #0]
			//Data
			FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=(uint8_t)(data >> 8);
10001f00:	1c3b      	adds	r3, r7, #0
10001f02:	330f      	adds	r3, #15
10001f04:	781b      	ldrb	r3, [r3, #0]
10001f06:	3b03      	subs	r3, #3
10001f08:	687a      	ldr	r2, [r7, #4]
10001f0a:	0a12      	lsrs	r2, r2, #8
10001f0c:	b2d1      	uxtb	r1, r2
10001f0e:	4a1e      	ldr	r2, [pc, #120]	; (10001f88 <DaisyChain+0x1a4>)
10001f10:	54d1      	strb	r1, [r2, r3]
			i++;
10001f12:	1c3b      	adds	r3, r7, #0
10001f14:	330f      	adds	r3, #15
10001f16:	1c3a      	adds	r2, r7, #0
10001f18:	320f      	adds	r2, #15
10001f1a:	7812      	ldrb	r2, [r2, #0]
10001f1c:	3201      	adds	r2, #1
10001f1e:	701a      	strb	r2, [r3, #0]
			FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=(uint8_t)data;
10001f20:	1c3b      	adds	r3, r7, #0
10001f22:	330f      	adds	r3, #15
10001f24:	781b      	ldrb	r3, [r3, #0]
10001f26:	3b03      	subs	r3, #3
10001f28:	687a      	ldr	r2, [r7, #4]
10001f2a:	b2d1      	uxtb	r1, r2
10001f2c:	4a16      	ldr	r2, [pc, #88]	; (10001f88 <DaisyChain+0x1a4>)
10001f2e:	54d1      	strb	r1, [r2, r3]
			i++;
10001f30:	1c3b      	adds	r3, r7, #0
10001f32:	330f      	adds	r3, #15
10001f34:	1c3a      	adds	r2, r7, #0
10001f36:	320f      	adds	r2, #15
10001f38:	7812      	ldrb	r2, [r2, #0]
10001f3a:	3201      	adds	r2, #1
10001f3c:	701a      	strb	r2, [r3, #0]
			FifoTransBuffer[i-DAISY_MESSAGE_LENGTH]=DAISY_STOP_BYTE;
10001f3e:	1c3b      	adds	r3, r7, #0
10001f40:	330f      	adds	r3, #15
10001f42:	781b      	ldrb	r3, [r3, #0]
10001f44:	3b03      	subs	r3, #3
10001f46:	4a10      	ldr	r2, [pc, #64]	; (10001f88 <DaisyChain+0x1a4>)
10001f48:	2104      	movs	r1, #4
10001f4a:	54d1      	strb	r1, [r2, r3]
			DaisyTimeOut = 0;
10001f4c:	4b09      	ldr	r3, [pc, #36]	; (10001f74 <DaisyChain+0x190>)
10001f4e:	2200      	movs	r2, #0
10001f50:	701a      	strb	r2, [r3, #0]
			DaisyCount++;
10001f52:	4b0e      	ldr	r3, [pc, #56]	; (10001f8c <DaisyChain+0x1a8>)
10001f54:	781b      	ldrb	r3, [r3, #0]
10001f56:	3301      	adds	r3, #1
10001f58:	b2da      	uxtb	r2, r3
10001f5a:	4b0c      	ldr	r3, [pc, #48]	; (10001f8c <DaisyChain+0x1a8>)
10001f5c:	701a      	strb	r2, [r3, #0]

			UART001_WriteDataBytes(&UART001_Handle0, FifoTransBuffer, DAISY_BUFFER_SIZE);
10001f5e:	4a06      	ldr	r2, [pc, #24]	; (10001f78 <DaisyChain+0x194>)
10001f60:	4b09      	ldr	r3, [pc, #36]	; (10001f88 <DaisyChain+0x1a4>)
10001f62:	1c10      	adds	r0, r2, #0
10001f64:	1c19      	adds	r1, r3, #0
10001f66:	220d      	movs	r2, #13
10001f68:	f000 fef2 	bl	10002d50 <UART001_WriteDataBytes>
}
}
10001f6c:	46bd      	mov	sp, r7
10001f6e:	b004      	add	sp, #16
10001f70:	bd80      	pop	{r7, pc}
10001f72:	46c0      	nop			; (mov r8, r8)
10001f74:	200009a8 	.word	0x200009a8
10001f78:	100063ec 	.word	0x100063ec
10001f7c:	20000960 	.word	0x20000960
10001f80:	1000642c 	.word	0x1000642c
10001f84:	00010001 	.word	0x00010001
10001f88:	20000970 	.word	0x20000970
10001f8c:	2000097d 	.word	0x2000097d

10001f90 <InitDaisyWatchDog>:

void InitDaisyWatchDog()
{
10001f90:	b580      	push	{r7, lr}
10001f92:	af00      	add	r7, sp, #0
	//Watchdog Zhler fr start der daysi chain
	CCU40_CC41->PSC |= 0x03;
10001f94:	4b1b      	ldr	r3, [pc, #108]	; (10002004 <InitDaisyWatchDog+0x74>)
10001f96:	4a1b      	ldr	r2, [pc, #108]	; (10002004 <InitDaisyWatchDog+0x74>)
10001f98:	6a52      	ldr	r2, [r2, #36]	; 0x24
10001f9a:	2103      	movs	r1, #3
10001f9c:	430a      	orrs	r2, r1
10001f9e:	625a      	str	r2, [r3, #36]	; 0x24
	CCU40_CC41->PRS = 0xFFFF;
10001fa0:	4b18      	ldr	r3, [pc, #96]	; (10002004 <InitDaisyWatchDog+0x74>)
10001fa2:	4a19      	ldr	r2, [pc, #100]	; (10002008 <InitDaisyWatchDog+0x78>)
10001fa4:	635a      	str	r2, [r3, #52]	; 0x34
	CCU40_CC41->CRS = 0;
10001fa6:	4b17      	ldr	r3, [pc, #92]	; (10002004 <InitDaisyWatchDog+0x74>)
10001fa8:	2200      	movs	r2, #0
10001faa:	63da      	str	r2, [r3, #60]	; 0x3c
	CCU40->GCSS |= (0x01UL << 4);
10001fac:	4b17      	ldr	r3, [pc, #92]	; (1000200c <InitDaisyWatchDog+0x7c>)
10001fae:	4a17      	ldr	r2, [pc, #92]	; (1000200c <InitDaisyWatchDog+0x7c>)
10001fb0:	6912      	ldr	r2, [r2, #16]
10001fb2:	2110      	movs	r1, #16
10001fb4:	430a      	orrs	r2, r1
10001fb6:	611a      	str	r2, [r3, #16]

	//Interrupt Compare Match Slice 1
	CCU40_CC41->INTE |= 0x04UL;
10001fb8:	4a12      	ldr	r2, [pc, #72]	; (10002004 <InitDaisyWatchDog+0x74>)
10001fba:	4912      	ldr	r1, [pc, #72]	; (10002004 <InitDaisyWatchDog+0x74>)
10001fbc:	23a4      	movs	r3, #164	; 0xa4
10001fbe:	58cb      	ldr	r3, [r1, r3]
10001fc0:	2104      	movs	r1, #4
10001fc2:	4319      	orrs	r1, r3
10001fc4:	23a4      	movs	r3, #164	; 0xa4
10001fc6:	50d1      	str	r1, [r2, r3]
	CCU40_CC41->SRS |= 0x04UL;
10001fc8:	4a0e      	ldr	r2, [pc, #56]	; (10002004 <InitDaisyWatchDog+0x74>)
10001fca:	490e      	ldr	r1, [pc, #56]	; (10002004 <InitDaisyWatchDog+0x74>)
10001fcc:	23a8      	movs	r3, #168	; 0xa8
10001fce:	58cb      	ldr	r3, [r1, r3]
10001fd0:	2104      	movs	r1, #4
10001fd2:	4319      	orrs	r1, r3
10001fd4:	23a8      	movs	r3, #168	; 0xa8
10001fd6:	50d1      	str	r1, [r2, r3]
	NVIC_SetPriority((IRQn_Type)22, 1);
10001fd8:	2016      	movs	r0, #22
10001fda:	2101      	movs	r1, #1
10001fdc:	f7ff fe92 	bl	10001d04 <NVIC_SetPriority>
	NVIC_EnableIRQ((IRQn_Type)22);
10001fe0:	2016      	movs	r0, #22
10001fe2:	f7ff fe79 	bl	10001cd8 <NVIC_EnableIRQ>

	//Enable slice
	CCU40->GIDLC |= 0x01UL << 1;
10001fe6:	4b09      	ldr	r3, [pc, #36]	; (1000200c <InitDaisyWatchDog+0x7c>)
10001fe8:	4a08      	ldr	r2, [pc, #32]	; (1000200c <InitDaisyWatchDog+0x7c>)
10001fea:	68d2      	ldr	r2, [r2, #12]
10001fec:	2102      	movs	r1, #2
10001fee:	430a      	orrs	r2, r1
10001ff0:	60da      	str	r2, [r3, #12]
	CCU40_CC41->TCSET |= 0x01UL;
10001ff2:	4b04      	ldr	r3, [pc, #16]	; (10002004 <InitDaisyWatchDog+0x74>)
10001ff4:	4a03      	ldr	r2, [pc, #12]	; (10002004 <InitDaisyWatchDog+0x74>)
10001ff6:	68d2      	ldr	r2, [r2, #12]
10001ff8:	2101      	movs	r1, #1
10001ffa:	430a      	orrs	r2, r1
10001ffc:	60da      	str	r2, [r3, #12]
}
10001ffe:	46bd      	mov	sp, r7
10002000:	bd80      	pop	{r7, pc}
10002002:	46c0      	nop			; (mov r8, r8)
10002004:	48040200 	.word	0x48040200
10002008:	0000ffff 	.word	0x0000ffff
1000200c:	48040000 	.word	0x48040000

10002010 <CCU40_1_IRQHandler>:

void DaisyWatchDog_ISR()
{
10002010:	b580      	push	{r7, lr}
10002012:	af00      	add	r7, sp, #0
	static uint8_t lastCount;

	if (lastCount == DaisyCount)
10002014:	4b09      	ldr	r3, [pc, #36]	; (1000203c <CCU40_1_IRQHandler+0x2c>)
10002016:	781a      	ldrb	r2, [r3, #0]
10002018:	4b09      	ldr	r3, [pc, #36]	; (10002040 <CCU40_1_IRQHandler+0x30>)
1000201a:	781b      	ldrb	r3, [r3, #0]
1000201c:	429a      	cmp	r2, r3
1000201e:	d103      	bne.n	10002028 <CCU40_1_IRQHandler+0x18>
	{
		DaisyTimeOut = 1;
10002020:	4b08      	ldr	r3, [pc, #32]	; (10002044 <CCU40_1_IRQHandler+0x34>)
10002022:	2201      	movs	r2, #1
10002024:	701a      	strb	r2, [r3, #0]
10002026:	e002      	b.n	1000202e <CCU40_1_IRQHandler+0x1e>
	}else{
		DaisyTimeOut=0;
10002028:	4b06      	ldr	r3, [pc, #24]	; (10002044 <CCU40_1_IRQHandler+0x34>)
1000202a:	2200      	movs	r2, #0
1000202c:	701a      	strb	r2, [r3, #0]
	}
	lastCount = DaisyCount;
1000202e:	4b04      	ldr	r3, [pc, #16]	; (10002040 <CCU40_1_IRQHandler+0x30>)
10002030:	781a      	ldrb	r2, [r3, #0]
10002032:	4b02      	ldr	r3, [pc, #8]	; (1000203c <CCU40_1_IRQHandler+0x2c>)
10002034:	701a      	strb	r2, [r3, #0]
}
10002036:	46bd      	mov	sp, r7
10002038:	bd80      	pop	{r7, pc}
1000203a:	46c0      	nop			; (mov r8, r8)
1000203c:	2000097f 	.word	0x2000097f
10002040:	2000097d 	.word	0x2000097d
10002044:	200009a8 	.word	0x200009a8

10002048 <main>:
#include "BlockCommutation.h"
#include "ADC.h"
#include "DaisyChain.h"

int main(void)
{
10002048:	b580      	push	{r7, lr}
1000204a:	b082      	sub	sp, #8
1000204c:	af00      	add	r7, sp, #0
//	status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	DAVE_Init();			// Initialization of DAVE Apps
1000204e:	f001 f9df 	bl	10003410 <DAVE_Init>
	InitBlockCommutation();
10002052:	f7ff fb3d 	bl	100016d0 <InitBlockCommutation>
	InitADC();
10002056:	f7ff f919 	bl	1000128c <InitADC>
	InitDaisyWatchDog();
1000205a:	f7ff ff99 	bl	10001f90 <InitDaisyWatchDog>
	//erase buffer during startup
	uint32_t daisy_chain_delay = 0;
1000205e:	2300      	movs	r3, #0
10002060:	607b      	str	r3, [r7, #4]
	while(daisy_chain_delay < 100000)
10002062:	e00f      	b.n	10002084 <main+0x3c>
	{
		USIC_FlushRxFIFO(UART001_Handle0.UartRegs);
10002064:	4b0b      	ldr	r3, [pc, #44]	; (10002094 <main+0x4c>)
10002066:	681a      	ldr	r2, [r3, #0]
10002068:	4b0a      	ldr	r3, [pc, #40]	; (10002094 <main+0x4c>)
1000206a:	6819      	ldr	r1, [r3, #0]
1000206c:	238c      	movs	r3, #140	; 0x8c
1000206e:	005b      	lsls	r3, r3, #1
10002070:	58cb      	ldr	r3, [r1, r3]
10002072:	2180      	movs	r1, #128	; 0x80
10002074:	01c9      	lsls	r1, r1, #7
10002076:	4319      	orrs	r1, r3
10002078:	238c      	movs	r3, #140	; 0x8c
1000207a:	005b      	lsls	r3, r3, #1
1000207c:	50d1      	str	r1, [r2, r3]
		daisy_chain_delay++;
1000207e:	687b      	ldr	r3, [r7, #4]
10002080:	3301      	adds	r3, #1
10002082:	607b      	str	r3, [r7, #4]
	InitBlockCommutation();
	InitADC();
	InitDaisyWatchDog();
	//erase buffer during startup
	uint32_t daisy_chain_delay = 0;
	while(daisy_chain_delay < 100000)
10002084:	687a      	ldr	r2, [r7, #4]
10002086:	4b04      	ldr	r3, [pc, #16]	; (10002098 <main+0x50>)
10002088:	429a      	cmp	r2, r3
1000208a:	d9eb      	bls.n	10002064 <main+0x1c>
		USIC_FlushRxFIFO(UART001_Handle0.UartRegs);
		daisy_chain_delay++;
	}
	while(1)
	{
		DaisyChain();
1000208c:	f7ff feaa 	bl	10001de4 <DaisyChain>
	}
10002090:	e7fc      	b.n	1000208c <main+0x44>
10002092:	46c0      	nop			; (mov r8, r8)
10002094:	100063ec 	.word	0x100063ec
10002098:	0001869f 	.word	0x0001869f

1000209c <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
1000209c:	b580      	push	{r7, lr}
1000209e:	b084      	sub	sp, #16
100020a0:	af00      	add	r7, sp, #0
100020a2:	60f8      	str	r0, [r7, #12]
100020a4:	60b9      	str	r1, [r7, #8]
100020a6:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
100020a8:	2301      	movs	r3, #1
100020aa:	425b      	negs	r3, r3
}
100020ac:	1c18      	adds	r0, r3, #0
100020ae:	46bd      	mov	sp, r7
100020b0:	b004      	add	sp, #16
100020b2:	bd80      	pop	{r7, pc}

100020b4 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
100020b4:	b580      	push	{r7, lr}
100020b6:	b084      	sub	sp, #16
100020b8:	af00      	add	r7, sp, #0
100020ba:	60f8      	str	r0, [r7, #12]
100020bc:	60b9      	str	r1, [r7, #8]
100020be:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
100020c0:	2301      	movs	r3, #1
100020c2:	425b      	negs	r3, r3
}
100020c4:	1c18      	adds	r0, r3, #0
100020c6:	46bd      	mov	sp, r7
100020c8:	b004      	add	sp, #16
100020ca:	bd80      	pop	{r7, pc}

100020cc <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
100020cc:	b580      	push	{r7, lr}
100020ce:	b084      	sub	sp, #16
100020d0:	af00      	add	r7, sp, #0
100020d2:	60f8      	str	r0, [r7, #12]
100020d4:	60b9      	str	r1, [r7, #8]
100020d6:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
100020d8:	2300      	movs	r3, #0
}
100020da:	1c18      	adds	r0, r3, #0
100020dc:	46bd      	mov	sp, r7
100020de:	b004      	add	sp, #16
100020e0:	bd80      	pop	{r7, pc}
100020e2:	46c0      	nop			; (mov r8, r8)

100020e4 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
100020e4:	b580      	push	{r7, lr}
100020e6:	b084      	sub	sp, #16
100020e8:	af00      	add	r7, sp, #0
100020ea:	60f8      	str	r0, [r7, #12]
100020ec:	60b9      	str	r1, [r7, #8]
100020ee:	607a      	str	r2, [r7, #4]
 return -1;
100020f0:	2301      	movs	r3, #1
100020f2:	425b      	negs	r3, r3
}
100020f4:	1c18      	adds	r0, r3, #0
100020f6:	46bd      	mov	sp, r7
100020f8:	b004      	add	sp, #16
100020fa:	bd80      	pop	{r7, pc}

100020fc <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
100020fc:	b580      	push	{r7, lr}
100020fe:	af00      	add	r7, sp, #0
 return -1;
10002100:	2301      	movs	r3, #1
10002102:	425b      	negs	r3, r3
}
10002104:	1c18      	adds	r0, r3, #0
10002106:	46bd      	mov	sp, r7
10002108:	bd80      	pop	{r7, pc}
1000210a:	46c0      	nop			; (mov r8, r8)

1000210c <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
1000210c:	b580      	push	{r7, lr}
1000210e:	b082      	sub	sp, #8
10002110:	af00      	add	r7, sp, #0
10002112:	6078      	str	r0, [r7, #4]
10002114:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
10002116:	683b      	ldr	r3, [r7, #0]
10002118:	2b00      	cmp	r3, #0
1000211a:	d002      	beq.n	10002122 <_fstat+0x16>
  return -1;
1000211c:	2301      	movs	r3, #1
1000211e:	425b      	negs	r3, r3
10002120:	e001      	b.n	10002126 <_fstat+0x1a>
 else
  return -2;
10002122:	2302      	movs	r3, #2
10002124:	425b      	negs	r3, r3
}
10002126:	1c18      	adds	r0, r3, #0
10002128:	46bd      	mov	sp, r7
1000212a:	b002      	add	sp, #8
1000212c:	bd80      	pop	{r7, pc}
1000212e:	46c0      	nop			; (mov r8, r8)

10002130 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
10002130:	b580      	push	{r7, lr}
10002132:	b082      	sub	sp, #8
10002134:	af00      	add	r7, sp, #0
10002136:	6078      	str	r0, [r7, #4]
10002138:	6039      	str	r1, [r7, #0]
 if (old == new)
1000213a:	687a      	ldr	r2, [r7, #4]
1000213c:	683b      	ldr	r3, [r7, #0]
1000213e:	429a      	cmp	r2, r3
10002140:	d102      	bne.n	10002148 <_link+0x18>
  return -1;
10002142:	2301      	movs	r3, #1
10002144:	425b      	negs	r3, r3
10002146:	e001      	b.n	1000214c <_link+0x1c>
 else
  return -2;
10002148:	2302      	movs	r3, #2
1000214a:	425b      	negs	r3, r3
}
1000214c:	1c18      	adds	r0, r3, #0
1000214e:	46bd      	mov	sp, r7
10002150:	b002      	add	sp, #8
10002152:	bd80      	pop	{r7, pc}

10002154 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
10002154:	b580      	push	{r7, lr}
10002156:	b082      	sub	sp, #8
10002158:	af00      	add	r7, sp, #0
1000215a:	6078      	str	r0, [r7, #4]
 return -1;
1000215c:	2301      	movs	r3, #1
1000215e:	425b      	negs	r3, r3
}
10002160:	1c18      	adds	r0, r3, #0
10002162:	46bd      	mov	sp, r7
10002164:	b002      	add	sp, #8
10002166:	bd80      	pop	{r7, pc}

10002168 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
10002168:	b580      	push	{r7, lr}
1000216a:	b086      	sub	sp, #24
1000216c:	af00      	add	r7, sp, #0
1000216e:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
10002170:	4b14      	ldr	r3, [pc, #80]	; (100021c4 <_sbrk+0x5c>)
10002172:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
10002174:	4b14      	ldr	r3, [pc, #80]	; (100021c8 <_sbrk+0x60>)
10002176:	681b      	ldr	r3, [r3, #0]
10002178:	2b00      	cmp	r3, #0
1000217a:	d108      	bne.n	1000218e <_sbrk+0x26>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
1000217c:	4b12      	ldr	r3, [pc, #72]	; (100021c8 <_sbrk+0x60>)
1000217e:	4a13      	ldr	r2, [pc, #76]	; (100021cc <_sbrk+0x64>)
10002180:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
10002182:	4b11      	ldr	r3, [pc, #68]	; (100021c8 <_sbrk+0x60>)
10002184:	681a      	ldr	r2, [r3, #0]
10002186:	697b      	ldr	r3, [r7, #20]
10002188:	18d2      	adds	r2, r2, r3
1000218a:	4b11      	ldr	r3, [pc, #68]	; (100021d0 <_sbrk+0x68>)
1000218c:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
1000218e:	4b0e      	ldr	r3, [pc, #56]	; (100021c8 <_sbrk+0x60>)
10002190:	681b      	ldr	r3, [r3, #0]
10002192:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
10002194:	4b0c      	ldr	r3, [pc, #48]	; (100021c8 <_sbrk+0x60>)
10002196:	681b      	ldr	r3, [r3, #0]
10002198:	1c1a      	adds	r2, r3, #0
1000219a:	687b      	ldr	r3, [r7, #4]
1000219c:	18d3      	adds	r3, r2, r3
1000219e:	3307      	adds	r3, #7
                                          & 0xFFFFFFF8);
100021a0:	2207      	movs	r2, #7
100021a2:	4393      	bics	r3, r2
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
100021a4:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
100021a6:	4b0a      	ldr	r3, [pc, #40]	; (100021d0 <_sbrk+0x68>)
100021a8:	681b      	ldr	r3, [r3, #0]
100021aa:	68fa      	ldr	r2, [r7, #12]
100021ac:	429a      	cmp	r2, r3
100021ae:	d301      	bcc.n	100021b4 <_sbrk+0x4c>
  return ((unsigned char *)NULL);
100021b0:	2300      	movs	r3, #0
100021b2:	e003      	b.n	100021bc <_sbrk+0x54>
 else
 {
  heap = NextBreak;
100021b4:	4b04      	ldr	r3, [pc, #16]	; (100021c8 <_sbrk+0x60>)
100021b6:	68fa      	ldr	r2, [r7, #12]
100021b8:	601a      	str	r2, [r3, #0]
  return CurrBreak;
100021ba:	693b      	ldr	r3, [r7, #16]
 }
}
100021bc:	1c18      	adds	r0, r3, #0
100021be:	46bd      	mov	sp, r7
100021c0:	b006      	add	sp, #24
100021c2:	bd80      	pop	{r7, pc}
100021c4:	00003640 	.word	0x00003640
100021c8:	20000984 	.word	0x20000984
100021cc:	200009c0 	.word	0x200009c0
100021d0:	20000988 	.word	0x20000988

100021d4 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
100021d4:	b580      	push	{r7, lr}
100021d6:	b082      	sub	sp, #8
100021d8:	af00      	add	r7, sp, #0
100021da:	6078      	str	r0, [r7, #4]
 return -1;
100021dc:	2301      	movs	r3, #1
100021de:	425b      	negs	r3, r3
}
100021e0:	1c18      	adds	r0, r3, #0
100021e2:	46bd      	mov	sp, r7
100021e4:	b002      	add	sp, #8
100021e6:	bd80      	pop	{r7, pc}

100021e8 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
100021e8:	b580      	push	{r7, lr}
100021ea:	b082      	sub	sp, #8
100021ec:	af00      	add	r7, sp, #0
100021ee:	6078      	str	r0, [r7, #4]
 return -1;
100021f0:	2301      	movs	r3, #1
100021f2:	425b      	negs	r3, r3
}
100021f4:	1c18      	adds	r0, r3, #0
100021f6:	46bd      	mov	sp, r7
100021f8:	b002      	add	sp, #8
100021fa:	bd80      	pop	{r7, pc}

100021fc <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
100021fc:	b580      	push	{r7, lr}
100021fe:	b082      	sub	sp, #8
10002200:	af00      	add	r7, sp, #0
10002202:	6078      	str	r0, [r7, #4]
10002204:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
10002206:	2301      	movs	r3, #1
10002208:	425b      	negs	r3, r3
}
1000220a:	1c18      	adds	r0, r3, #0
1000220c:	46bd      	mov	sp, r7
1000220e:	b002      	add	sp, #8
10002210:	bd80      	pop	{r7, pc}
10002212:	46c0      	nop			; (mov r8, r8)

10002214 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
10002214:	b580      	push	{r7, lr}
10002216:	af00      	add	r7, sp, #0
 return -1;
10002218:	2301      	movs	r3, #1
1000221a:	425b      	negs	r3, r3
}
1000221c:	1c18      	adds	r0, r3, #0
1000221e:	46bd      	mov	sp, r7
10002220:	bd80      	pop	{r7, pc}
10002222:	46c0      	nop			; (mov r8, r8)

10002224 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
10002224:	b580      	push	{r7, lr}
10002226:	af00      	add	r7, sp, #0
 return -1;
10002228:	2301      	movs	r3, #1
1000222a:	425b      	negs	r3, r3
}
1000222c:	1c18      	adds	r0, r3, #0
1000222e:	46bd      	mov	sp, r7
10002230:	bd80      	pop	{r7, pc}
10002232:	46c0      	nop			; (mov r8, r8)

10002234 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
10002234:	b580      	push	{r7, lr}
10002236:	b082      	sub	sp, #8
10002238:	af00      	add	r7, sp, #0
1000223a:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
1000223c:	e7fe      	b.n	1000223c <_exit+0x8>
1000223e:	46c0      	nop			; (mov r8, r8)

10002240 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
10002240:	b580      	push	{r7, lr}
10002242:	af00      	add	r7, sp, #0
10002244:	46bd      	mov	sp, r7
10002246:	bd80      	pop	{r7, pc}

10002248 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
10002248:	b580      	push	{r7, lr}
1000224a:	b082      	sub	sp, #8
1000224c:	af00      	add	r7, sp, #0
1000224e:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
10002250:	2301      	movs	r3, #1
10002252:	425b      	negs	r3, r3
}
10002254:	1c18      	adds	r0, r3, #0
10002256:	46bd      	mov	sp, r7
10002258:	b002      	add	sp, #8
1000225a:	bd80      	pop	{r7, pc}

1000225c <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
1000225c:	b580      	push	{r7, lr}
1000225e:	b084      	sub	sp, #16
10002260:	af00      	add	r7, sp, #0
10002262:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002264:	687b      	ldr	r3, [r7, #4]
10002266:	681b      	ldr	r3, [r3, #0]
10002268:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
1000226a:	68fb      	ldr	r3, [r7, #12]
1000226c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1000226e:	2202      	movs	r2, #2
10002270:	1c19      	adds	r1, r3, #0
10002272:	4391      	bics	r1, r2
10002274:	1c0a      	adds	r2, r1, #0
10002276:	68fb      	ldr	r3, [r7, #12]
10002278:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
1000227a:	68fb      	ldr	r3, [r7, #12]
1000227c:	68db      	ldr	r3, [r3, #12]
1000227e:	2203      	movs	r2, #3
10002280:	431a      	orrs	r2, r3
10002282:	68fb      	ldr	r3, [r7, #12]
10002284:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
10002286:	68fb      	ldr	r3, [r7, #12]
10002288:	691b      	ldr	r3, [r3, #16]
1000228a:	2280      	movs	r2, #128	; 0x80
1000228c:	0212      	lsls	r2, r2, #8
1000228e:	431a      	orrs	r2, r3
10002290:	68fb      	ldr	r3, [r7, #12]
10002292:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
10002294:	68fb      	ldr	r3, [r7, #12]
10002296:	691a      	ldr	r2, [r3, #16]
10002298:	687b      	ldr	r3, [r7, #4]
1000229a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
1000229c:	059b      	lsls	r3, r3, #22
1000229e:	0d9b      	lsrs	r3, r3, #22
100022a0:	431a      	orrs	r2, r3
100022a2:	68fb      	ldr	r3, [r7, #12]
100022a4:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
100022a6:	68fb      	ldr	r3, [r7, #12]
100022a8:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
100022aa:	6879      	ldr	r1, [r7, #4]
100022ac:	2330      	movs	r3, #48	; 0x30
100022ae:	5ccb      	ldrb	r3, [r1, r3]
100022b0:	0219      	lsls	r1, r3, #8
100022b2:	23c0      	movs	r3, #192	; 0xc0
100022b4:	009b      	lsls	r3, r3, #2
100022b6:	4019      	ands	r1, r3
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
100022b8:	687b      	ldr	r3, [r7, #4]
100022ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
100022bc:	0298      	lsls	r0, r3, #10
100022be:	23f8      	movs	r3, #248	; 0xf8
100022c0:	01db      	lsls	r3, r3, #7
100022c2:	4003      	ands	r3, r0
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
100022c4:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
100022c6:	687b      	ldr	r3, [r7, #4]
100022c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
100022ca:	0418      	lsls	r0, r3, #16
100022cc:	4b4f      	ldr	r3, [pc, #316]	; (1000240c <UART001_lInit+0x1b0>)
100022ce:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
100022d0:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
100022d2:	431a      	orrs	r2, r3
100022d4:	68fb      	ldr	r3, [r7, #12]
100022d6:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
100022d8:	68fb      	ldr	r3, [r7, #12]
100022da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
100022dc:	2281      	movs	r2, #129	; 0x81
100022de:	0052      	lsls	r2, r2, #1
100022e0:	431a      	orrs	r2, r3
100022e2:	68fb      	ldr	r3, [r7, #12]
100022e4:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
100022e6:	68fb      	ldr	r3, [r7, #12]
100022e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
100022ea:	687b      	ldr	r3, [r7, #4]
100022ec:	8b9b      	ldrh	r3, [r3, #28]
100022ee:	0419      	lsls	r1, r3, #16
100022f0:	23fc      	movs	r3, #252	; 0xfc
100022f2:	039b      	lsls	r3, r3, #14
100022f4:	4019      	ands	r1, r3
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
100022f6:	687b      	ldr	r3, [r7, #4]
100022f8:	8b9b      	ldrh	r3, [r3, #28]
100022fa:	0618      	lsls	r0, r3, #24
100022fc:	23f0      	movs	r3, #240	; 0xf0
100022fe:	051b      	lsls	r3, r3, #20
10002300:	4003      	ands	r3, r0
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
10002302:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
10002304:	431a      	orrs	r2, r3
10002306:	68fb      	ldr	r3, [r7, #12]
10002308:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
1000230a:	68fb      	ldr	r3, [r7, #12]
1000230c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1000230e:	22a0      	movs	r2, #160	; 0xa0
10002310:	00d2      	lsls	r2, r2, #3
10002312:	431a      	orrs	r2, r3
10002314:	68fb      	ldr	r3, [r7, #12]
10002316:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
10002318:	68fb      	ldr	r3, [r7, #12]
1000231a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
1000231c:	687b      	ldr	r3, [r7, #4]
1000231e:	7d5b      	ldrb	r3, [r3, #21]
10002320:	0059      	lsls	r1, r3, #1
10002322:	2302      	movs	r3, #2
10002324:	4019      	ands	r1, r3
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
10002326:	687b      	ldr	r3, [r7, #4]
10002328:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
1000232a:	0218      	lsls	r0, r3, #8
1000232c:	23f8      	movs	r3, #248	; 0xf8
1000232e:	015b      	lsls	r3, r3, #5
10002330:	4003      	ands	r3, r0
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
10002332:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
10002334:	4313      	orrs	r3, r2
10002336:	2201      	movs	r2, #1
10002338:	431a      	orrs	r2, r3
1000233a:	68fb      	ldr	r3, [r7, #12]
1000233c:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
1000233e:	687a      	ldr	r2, [r7, #4]
10002340:	2324      	movs	r3, #36	; 0x24
10002342:	5cd3      	ldrb	r3, [r2, r3]
10002344:	2b00      	cmp	r3, #0
10002346:	d005      	beq.n	10002354 <UART001_lInit+0xf8>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
10002348:	68fb      	ldr	r3, [r7, #12]
1000234a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1000234c:	2220      	movs	r2, #32
1000234e:	431a      	orrs	r2, r3
10002350:	68fb      	ldr	r3, [r7, #12]
10002352:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
10002354:	687a      	ldr	r2, [r7, #4]
10002356:	2325      	movs	r3, #37	; 0x25
10002358:	5cd3      	ldrb	r3, [r2, r3]
1000235a:	2b00      	cmp	r3, #0
1000235c:	d005      	beq.n	1000236a <UART001_lInit+0x10e>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
1000235e:	68fb      	ldr	r3, [r7, #12]
10002360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002362:	2240      	movs	r2, #64	; 0x40
10002364:	431a      	orrs	r2, r3
10002366:	68fb      	ldr	r3, [r7, #12]
10002368:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
1000236a:	687a      	ldr	r2, [r7, #4]
1000236c:	2326      	movs	r3, #38	; 0x26
1000236e:	5cd3      	ldrb	r3, [r2, r3]
10002370:	2b00      	cmp	r3, #0
10002372:	d005      	beq.n	10002380 <UART001_lInit+0x124>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
10002374:	68fb      	ldr	r3, [r7, #12]
10002376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002378:	2280      	movs	r2, #128	; 0x80
1000237a:	431a      	orrs	r2, r3
1000237c:	68fb      	ldr	r3, [r7, #12]
1000237e:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
10002380:	687b      	ldr	r3, [r7, #4]
10002382:	7f9b      	ldrb	r3, [r3, #30]
10002384:	2b00      	cmp	r3, #0
10002386:	d011      	beq.n	100023ac <UART001_lInit+0x150>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
10002388:	68fa      	ldr	r2, [r7, #12]
1000238a:	2384      	movs	r3, #132	; 0x84
1000238c:	005b      	lsls	r3, r3, #1
1000238e:	58d2      	ldr	r2, [r2, r3]
10002390:	6879      	ldr	r1, [r7, #4]
10002392:	2320      	movs	r3, #32
10002394:	5ccb      	ldrb	r3, [r1, r3]
10002396:	0219      	lsls	r1, r3, #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
10002398:	23fc      	movs	r3, #252	; 0xfc
1000239a:	019b      	lsls	r3, r3, #6
1000239c:	400b      	ands	r3, r1
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
1000239e:	1c11      	adds	r1, r2, #0
100023a0:	4319      	orrs	r1, r3
100023a2:	68fa      	ldr	r2, [r7, #12]
100023a4:	2384      	movs	r3, #132	; 0x84
100023a6:	005b      	lsls	r3, r3, #1
100023a8:	50d1      	str	r1, [r2, r3]
100023aa:	e006      	b.n	100023ba <UART001_lInit+0x15e>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
100023ac:	68fb      	ldr	r3, [r7, #12]
100023ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100023b0:	2280      	movs	r2, #128	; 0x80
100023b2:	0192      	lsls	r2, r2, #6
100023b4:	431a      	orrs	r2, r3
100023b6:	68fb      	ldr	r3, [r7, #12]
100023b8:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
100023ba:	687b      	ldr	r3, [r7, #4]
100023bc:	7fdb      	ldrb	r3, [r3, #31]
100023be:	2b00      	cmp	r3, #0
100023c0:	d013      	beq.n	100023ea <UART001_lInit+0x18e>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
100023c2:	68fa      	ldr	r2, [r7, #12]
100023c4:	2386      	movs	r3, #134	; 0x86
100023c6:	005b      	lsls	r3, r3, #1
100023c8:	58d2      	ldr	r2, [r2, r3]
100023ca:	6879      	ldr	r1, [r7, #4]
100023cc:	2321      	movs	r3, #33	; 0x21
100023ce:	5ccb      	ldrb	r3, [r1, r3]
100023d0:	0219      	lsls	r1, r3, #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
100023d2:	23fc      	movs	r3, #252	; 0xfc
100023d4:	019b      	lsls	r3, r3, #6
100023d6:	400b      	ands	r3, r1
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
100023d8:	4313      	orrs	r3, r2
100023da:	2280      	movs	r2, #128	; 0x80
100023dc:	0552      	lsls	r2, r2, #21
100023de:	1c11      	adds	r1, r2, #0
100023e0:	4319      	orrs	r1, r3
100023e2:	68fa      	ldr	r2, [r7, #12]
100023e4:	2386      	movs	r3, #134	; 0x86
100023e6:	005b      	lsls	r3, r3, #1
100023e8:	50d1      	str	r1, [r2, r3]
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
100023ea:	68fb      	ldr	r3, [r7, #12]
100023ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
100023ee:	687b      	ldr	r3, [r7, #4]
100023f0:	7d9b      	ldrb	r3, [r3, #22]
100023f2:	0219      	lsls	r1, r3, #8
100023f4:	23c0      	movs	r3, #192	; 0xc0
100023f6:	009b      	lsls	r3, r3, #2
100023f8:	400b      	ands	r3, r1
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
100023fa:	4313      	orrs	r3, r2
100023fc:	2202      	movs	r2, #2
100023fe:	431a      	orrs	r2, r3
10002400:	68fb      	ldr	r3, [r7, #12]
10002402:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
10002404:	46bd      	mov	sp, r7
10002406:	b004      	add	sp, #16
10002408:	bd80      	pop	{r7, pc}
1000240a:	46c0      	nop			; (mov r8, r8)
1000240c:	03ff0000 	.word	0x03ff0000

10002410 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
10002410:	b590      	push	{r4, r7, lr}
10002412:	b085      	sub	sp, #20
10002414:	af00      	add	r7, sp, #0
10002416:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
10002418:	687b      	ldr	r3, [r7, #4]
1000241a:	685b      	ldr	r3, [r3, #4]
1000241c:	687a      	ldr	r2, [r7, #4]
1000241e:	6852      	ldr	r2, [r2, #4]
10002420:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
10002422:	687a      	ldr	r2, [r7, #4]
10002424:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
10002426:	2001      	movs	r0, #1
10002428:	1c04      	adds	r4, r0, #0
1000242a:	4094      	lsls	r4, r2
1000242c:	1c22      	adds	r2, r4, #0
1000242e:	430a      	orrs	r2, r1
10002430:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
10002432:	687b      	ldr	r3, [r7, #4]
10002434:	7a1b      	ldrb	r3, [r3, #8]
10002436:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
10002438:	68fb      	ldr	r3, [r7, #12]
1000243a:	2b03      	cmp	r3, #3
1000243c:	d80e      	bhi.n	1000245c <UART001_lConfigTXPin+0x4c>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
1000243e:	687b      	ldr	r3, [r7, #4]
10002440:	685b      	ldr	r3, [r3, #4]
10002442:	687a      	ldr	r2, [r7, #4]
10002444:	6852      	ldr	r2, [r2, #4]
10002446:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
10002448:	68fa      	ldr	r2, [r7, #12]
1000244a:	00d2      	lsls	r2, r2, #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
1000244c:	3203      	adds	r2, #3
1000244e:	2018      	movs	r0, #24
10002450:	1c04      	adds	r4, r0, #0
10002452:	4094      	lsls	r4, r2
10002454:	1c22      	adds	r2, r4, #0
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
10002456:	430a      	orrs	r2, r1
10002458:	611a      	str	r2, [r3, #16]
1000245a:	e046      	b.n	100024ea <UART001_lConfigTXPin+0xda>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
1000245c:	68fb      	ldr	r3, [r7, #12]
1000245e:	2b03      	cmp	r3, #3
10002460:	d914      	bls.n	1000248c <UART001_lConfigTXPin+0x7c>
10002462:	68fb      	ldr	r3, [r7, #12]
10002464:	2b07      	cmp	r3, #7
10002466:	d811      	bhi.n	1000248c <UART001_lConfigTXPin+0x7c>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
10002468:	68fb      	ldr	r3, [r7, #12]
1000246a:	3b04      	subs	r3, #4
1000246c:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
1000246e:	687b      	ldr	r3, [r7, #4]
10002470:	685b      	ldr	r3, [r3, #4]
10002472:	687a      	ldr	r2, [r7, #4]
10002474:	6852      	ldr	r2, [r2, #4]
10002476:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
10002478:	68fa      	ldr	r2, [r7, #12]
1000247a:	00d2      	lsls	r2, r2, #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
1000247c:	3203      	adds	r2, #3
1000247e:	2018      	movs	r0, #24
10002480:	1c04      	adds	r4, r0, #0
10002482:	4094      	lsls	r4, r2
10002484:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
10002486:	430a      	orrs	r2, r1
10002488:	615a      	str	r2, [r3, #20]
1000248a:	e02e      	b.n	100024ea <UART001_lConfigTXPin+0xda>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
1000248c:	68fb      	ldr	r3, [r7, #12]
1000248e:	2b07      	cmp	r3, #7
10002490:	d914      	bls.n	100024bc <UART001_lConfigTXPin+0xac>
10002492:	68fb      	ldr	r3, [r7, #12]
10002494:	2b0b      	cmp	r3, #11
10002496:	d811      	bhi.n	100024bc <UART001_lConfigTXPin+0xac>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
10002498:	68fb      	ldr	r3, [r7, #12]
1000249a:	3b08      	subs	r3, #8
1000249c:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
1000249e:	687b      	ldr	r3, [r7, #4]
100024a0:	685b      	ldr	r3, [r3, #4]
100024a2:	687a      	ldr	r2, [r7, #4]
100024a4:	6852      	ldr	r2, [r2, #4]
100024a6:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
100024a8:	68fa      	ldr	r2, [r7, #12]
100024aa:	00d2      	lsls	r2, r2, #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
100024ac:	3203      	adds	r2, #3
100024ae:	2018      	movs	r0, #24
100024b0:	1c04      	adds	r4, r0, #0
100024b2:	4094      	lsls	r4, r2
100024b4:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
100024b6:	430a      	orrs	r2, r1
100024b8:	619a      	str	r2, [r3, #24]
100024ba:	e016      	b.n	100024ea <UART001_lConfigTXPin+0xda>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
100024bc:	68fb      	ldr	r3, [r7, #12]
100024be:	2b0b      	cmp	r3, #11
100024c0:	d913      	bls.n	100024ea <UART001_lConfigTXPin+0xda>
100024c2:	68fb      	ldr	r3, [r7, #12]
100024c4:	2b0f      	cmp	r3, #15
100024c6:	d810      	bhi.n	100024ea <UART001_lConfigTXPin+0xda>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
100024c8:	68fb      	ldr	r3, [r7, #12]
100024ca:	3b0c      	subs	r3, #12
100024cc:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
100024ce:	687b      	ldr	r3, [r7, #4]
100024d0:	685b      	ldr	r3, [r3, #4]
100024d2:	687a      	ldr	r2, [r7, #4]
100024d4:	6852      	ldr	r2, [r2, #4]
100024d6:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
100024d8:	68fa      	ldr	r2, [r7, #12]
100024da:	00d2      	lsls	r2, r2, #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
100024dc:	3203      	adds	r2, #3
100024de:	2018      	movs	r0, #24
100024e0:	1c04      	adds	r4, r0, #0
100024e2:	4094      	lsls	r4, r2
100024e4:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
100024e6:	430a      	orrs	r2, r1
100024e8:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
100024ea:	46bd      	mov	sp, r7
100024ec:	b005      	add	sp, #20
100024ee:	bd90      	pop	{r4, r7, pc}

100024f0 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
100024f0:	b580      	push	{r7, lr}
100024f2:	b084      	sub	sp, #16
100024f4:	af00      	add	r7, sp, #0
100024f6:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
100024f8:	6878      	ldr	r0, [r7, #4]
100024fa:	2100      	movs	r1, #0
100024fc:	f001 fec0 	bl	10004280 <__aeabi_fcmplt>
10002500:	1c03      	adds	r3, r0, #0
10002502:	2b00      	cmp	r3, #0
10002504:	d005      	beq.n	10002512 <UART001_labsRealType+0x22>
		return_value = -Number;
10002506:	687b      	ldr	r3, [r7, #4]
10002508:	2280      	movs	r2, #128	; 0x80
1000250a:	0612      	lsls	r2, r2, #24
1000250c:	4053      	eors	r3, r2
1000250e:	60fb      	str	r3, [r7, #12]
10002510:	e001      	b.n	10002516 <UART001_labsRealType+0x26>
	}
	else{
		return_value = Number;
10002512:	687b      	ldr	r3, [r7, #4]
10002514:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
10002516:	68fb      	ldr	r3, [r7, #12]
}
10002518:	1c18      	adds	r0, r3, #0
1000251a:	46bd      	mov	sp, r7
1000251c:	b004      	add	sp, #16
1000251e:	bd80      	pop	{r7, pc}

10002520 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
10002520:	b5b0      	push	{r4, r5, r7, lr}
10002522:	b0ae      	sub	sp, #184	; 0xb8
10002524:	af00      	add	r7, sp, #0
10002526:	60f8      	str	r0, [r7, #12]
10002528:	60b9      	str	r1, [r7, #8]
1000252a:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
1000252c:	2300      	movs	r3, #0
1000252e:	20b4      	movs	r0, #180	; 0xb4
10002530:	19c0      	adds	r0, r0, r7
10002532:	6003      	str	r3, [r0, #0]
	uint32_t brg_pdiv = 0x00U;
10002534:	2300      	movs	r3, #0
10002536:	21b0      	movs	r1, #176	; 0xb0
10002538:	19c9      	adds	r1, r1, r7
1000253a:	600b      	str	r3, [r1, #0]
	uint32_t divisor_in = BaudRate ;
1000253c:	68fb      	ldr	r3, [r7, #12]
1000253e:	22ac      	movs	r2, #172	; 0xac
10002540:	19d2      	adds	r2, r2, r7
10002542:	6013      	str	r3, [r2, #0]
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
10002544:	2300      	movs	r3, #0
10002546:	20a8      	movs	r0, #168	; 0xa8
10002548:	19c0      	adds	r0, r0, r7
1000254a:	6003      	str	r3, [r0, #0]
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
1000254c:	2300      	movs	r3, #0
1000254e:	2188      	movs	r1, #136	; 0x88
10002550:	19c9      	adds	r1, r1, r7
10002552:	600b      	str	r3, [r1, #0]
	uint32_t temp = 0U;
10002554:	2300      	movs	r3, #0
10002556:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
10002558:	4be0      	ldr	r3, [pc, #896]	; (100028dc <UART001_lConfigureBaudRate+0x3bc>)
1000255a:	22a8      	movs	r2, #168	; 0xa8
1000255c:	19d2      	adds	r2, r2, r7
1000255e:	6013      	str	r3, [r2, #0]
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
10002560:	23ac      	movs	r3, #172	; 0xac
10002562:	19db      	adds	r3, r3, r7
10002564:	6818      	ldr	r0, [r3, #0]
10002566:	f002 fc07 	bl	10004d78 <__aeabi_ui2f>
1000256a:	1c04      	adds	r4, r0, #0
1000256c:	21a8      	movs	r1, #168	; 0xa8
1000256e:	19c9      	adds	r1, r1, r7
10002570:	6808      	ldr	r0, [r1, #0]
10002572:	f002 fc01 	bl	10004d78 <__aeabi_ui2f>
10002576:	1c03      	adds	r3, r0, #0
10002578:	1c20      	adds	r0, r4, #0
1000257a:	1c19      	adds	r1, r3, #0
1000257c:	f001 fee0 	bl	10004340 <__aeabi_fdiv>
10002580:	1c03      	adds	r3, r0, #0
10002582:	67bb      	str	r3, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
10002584:	6fb8      	ldr	r0, [r7, #120]	; 0x78
10002586:	21fe      	movs	r1, #254	; 0xfe
10002588:	0589      	lsls	r1, r1, #22
1000258a:	f001 fe8d 	bl	100042a8 <__aeabi_fcmpgt>
1000258e:	1c03      	adds	r3, r0, #0
10002590:	2b00      	cmp	r3, #0
10002592:	d017      	beq.n	100025c4 <UART001_lConfigureBaudRate+0xa4>
	{
		max = UART001_MAX_VALUE;
10002594:	2380      	movs	r3, #128	; 0x80
10002596:	00db      	lsls	r3, r3, #3
10002598:	22a4      	movs	r2, #164	; 0xa4
1000259a:	19d2      	adds	r2, r2, r7
1000259c:	6013      	str	r3, [r2, #0]
		swapped = 1U;
1000259e:	1c3b      	adds	r3, r7, #0
100025a0:	3383      	adds	r3, #131	; 0x83
100025a2:	2201      	movs	r2, #1
100025a4:	701a      	strb	r2, [r3, #0]
		temp = divisor_in;
100025a6:	20ac      	movs	r0, #172	; 0xac
100025a8:	19c0      	adds	r0, r0, r7
100025aa:	6803      	ldr	r3, [r0, #0]
100025ac:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
100025ae:	21a8      	movs	r1, #168	; 0xa8
100025b0:	19c9      	adds	r1, r1, r7
100025b2:	680b      	ldr	r3, [r1, #0]
100025b4:	22ac      	movs	r2, #172	; 0xac
100025b6:	19d2      	adds	r2, r2, r7
100025b8:	6013      	str	r3, [r2, #0]
		dividend_in = temp;
100025ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
100025bc:	20a8      	movs	r0, #168	; 0xa8
100025be:	19c0      	adds	r0, r0, r7
100025c0:	6003      	str	r3, [r0, #0]
100025c2:	e008      	b.n	100025d6 <UART001_lConfigureBaudRate+0xb6>
	}
	else
	{
		swapped = 0U;
100025c4:	1c3b      	adds	r3, r7, #0
100025c6:	3383      	adds	r3, #131	; 0x83
100025c8:	2200      	movs	r2, #0
100025ca:	701a      	strb	r2, [r3, #0]
		max = UART001_MAX_VALUE;
100025cc:	2380      	movs	r3, #128	; 0x80
100025ce:	00db      	lsls	r3, r3, #3
100025d0:	21a4      	movs	r1, #164	; 0xa4
100025d2:	19c9      	adds	r1, r1, r7
100025d4:	600b      	str	r3, [r1, #0]
	}
	/*Init parameters*/
	loop_cnt = 0U;
100025d6:	2300      	movs	r3, #0
100025d8:	2284      	movs	r2, #132	; 0x84
100025da:	19d2      	adds	r2, r2, r7
100025dc:	6013      	str	r3, [r2, #0]
	array_count = 0U;
100025de:	2300      	movs	r3, #0
100025e0:	2090      	movs	r0, #144	; 0x90
100025e2:	19c0      	adds	r0, r0, r7
100025e4:	6003      	str	r3, [r0, #0]
	array_count_1 = 0U;
100025e6:	2300      	movs	r3, #0
100025e8:	218c      	movs	r1, #140	; 0x8c
100025ea:	19c9      	adds	r1, r1, r7
100025ec:	600b      	str	r3, [r1, #0]
	divisor[0] = divisor_in;
100025ee:	1c3b      	adds	r3, r7, #0
100025f0:	3360      	adds	r3, #96	; 0x60
100025f2:	20ac      	movs	r0, #172	; 0xac
100025f4:	19c0      	adds	r0, r0, r7
100025f6:	6802      	ldr	r2, [r0, #0]
100025f8:	601a      	str	r2, [r3, #0]
	remainder[0] = dividend_in;
100025fa:	1c3b      	adds	r3, r7, #0
100025fc:	3340      	adds	r3, #64	; 0x40
100025fe:	21a8      	movs	r1, #168	; 0xa8
10002600:	19c9      	adds	r1, r1, r7
10002602:	680a      	ldr	r2, [r1, #0]
10002604:	601a      	str	r2, [r3, #0]
	divisor_array[0] = 1U;
10002606:	1c3b      	adds	r3, r7, #0
10002608:	3330      	adds	r3, #48	; 0x30
1000260a:	2201      	movs	r2, #1
1000260c:	601a      	str	r2, [r3, #0]
	dividend_array[0] = 0U;
1000260e:	1c3b      	adds	r3, r7, #0
10002610:	3320      	adds	r3, #32
10002612:	2200      	movs	r2, #0
10002614:	601a      	str	r2, [r3, #0]
	do {
			++loop_cnt;
10002616:	2284      	movs	r2, #132	; 0x84
10002618:	19d2      	adds	r2, r2, r7
1000261a:	6813      	ldr	r3, [r2, #0]
1000261c:	3301      	adds	r3, #1
1000261e:	2084      	movs	r0, #132	; 0x84
10002620:	19c0      	adds	r0, r0, r7
10002622:	6003      	str	r3, [r0, #0]
			array_count_2 = array_count_1; /* on first loop is not used */
10002624:	218c      	movs	r1, #140	; 0x8c
10002626:	19c9      	adds	r1, r1, r7
10002628:	680b      	ldr	r3, [r1, #0]
1000262a:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
1000262c:	2290      	movs	r2, #144	; 0x90
1000262e:	19d2      	adds	r2, r2, r7
10002630:	6813      	ldr	r3, [r2, #0]
10002632:	208c      	movs	r0, #140	; 0x8c
10002634:	19c0      	adds	r0, r0, r7
10002636:	6003      	str	r3, [r0, #0]
			array_count = loop_cnt % 4U;
10002638:	2184      	movs	r1, #132	; 0x84
1000263a:	19c9      	adds	r1, r1, r7
1000263c:	680a      	ldr	r2, [r1, #0]
1000263e:	2303      	movs	r3, #3
10002640:	4013      	ands	r3, r2
10002642:	2290      	movs	r2, #144	; 0x90
10002644:	19d2      	adds	r2, r2, r7
10002646:	6013      	str	r3, [r2, #0]
			dividend[array_count] = divisor[array_count_1];
10002648:	1c3b      	adds	r3, r7, #0
1000264a:	3360      	adds	r3, #96	; 0x60
1000264c:	208c      	movs	r0, #140	; 0x8c
1000264e:	19c0      	adds	r0, r0, r7
10002650:	6802      	ldr	r2, [r0, #0]
10002652:	0092      	lsls	r2, r2, #2
10002654:	58d1      	ldr	r1, [r2, r3]
10002656:	1c3b      	adds	r3, r7, #0
10002658:	3350      	adds	r3, #80	; 0x50
1000265a:	2090      	movs	r0, #144	; 0x90
1000265c:	19c0      	adds	r0, r0, r7
1000265e:	6802      	ldr	r2, [r0, #0]
10002660:	0092      	lsls	r2, r2, #2
10002662:	50d1      	str	r1, [r2, r3]
			
			divisor[array_count] = remainder[array_count_1];
10002664:	1c3b      	adds	r3, r7, #0
10002666:	3340      	adds	r3, #64	; 0x40
10002668:	218c      	movs	r1, #140	; 0x8c
1000266a:	19c9      	adds	r1, r1, r7
1000266c:	680a      	ldr	r2, [r1, #0]
1000266e:	0092      	lsls	r2, r2, #2
10002670:	58d1      	ldr	r1, [r2, r3]
10002672:	1c3b      	adds	r3, r7, #0
10002674:	3360      	adds	r3, #96	; 0x60
10002676:	2090      	movs	r0, #144	; 0x90
10002678:	19c0      	adds	r0, r0, r7
1000267a:	6802      	ldr	r2, [r0, #0]
1000267c:	0092      	lsls	r2, r2, #2
1000267e:	50d1      	str	r1, [r2, r3]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
10002680:	1c3b      	adds	r3, r7, #0
10002682:	3350      	adds	r3, #80	; 0x50
10002684:	2190      	movs	r1, #144	; 0x90
10002686:	19c9      	adds	r1, r1, r7
10002688:	680a      	ldr	r2, [r1, #0]
1000268a:	0092      	lsls	r2, r2, #2
1000268c:	58d2      	ldr	r2, [r2, r3]
1000268e:	1c3b      	adds	r3, r7, #0
10002690:	3360      	adds	r3, #96	; 0x60
10002692:	2090      	movs	r0, #144	; 0x90
10002694:	19c0      	adds	r0, r0, r7
10002696:	6801      	ldr	r1, [r0, #0]
10002698:	0089      	lsls	r1, r1, #2
1000269a:	58cb      	ldr	r3, [r1, r3]
1000269c:	1c10      	adds	r0, r2, #0
1000269e:	1c19      	adds	r1, r3, #0
100026a0:	f001 fd8c 	bl	100041bc <__aeabi_uidiv>
100026a4:	1c03      	adds	r3, r0, #0
100026a6:	1c19      	adds	r1, r3, #0
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
100026a8:	1c3b      	adds	r3, r7, #0
100026aa:	3310      	adds	r3, #16
100026ac:	2090      	movs	r0, #144	; 0x90
100026ae:	19c0      	adds	r0, r0, r7
100026b0:	6802      	ldr	r2, [r0, #0]
100026b2:	0092      	lsls	r2, r2, #2
100026b4:	50d1      	str	r1, [r2, r3]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
100026b6:	1c3b      	adds	r3, r7, #0
100026b8:	3350      	adds	r3, #80	; 0x50
100026ba:	2190      	movs	r1, #144	; 0x90
100026bc:	19c9      	adds	r1, r1, r7
100026be:	680a      	ldr	r2, [r1, #0]
100026c0:	0092      	lsls	r2, r2, #2
100026c2:	58d2      	ldr	r2, [r2, r3]
100026c4:	1c3b      	adds	r3, r7, #0
100026c6:	3360      	adds	r3, #96	; 0x60
100026c8:	2090      	movs	r0, #144	; 0x90
100026ca:	19c0      	adds	r0, r0, r7
100026cc:	6801      	ldr	r1, [r0, #0]
100026ce:	0089      	lsls	r1, r1, #2
100026d0:	58cb      	ldr	r3, [r1, r3]
100026d2:	1c10      	adds	r0, r2, #0
100026d4:	1c19      	adds	r1, r3, #0
100026d6:	f001 fdb5 	bl	10004244 <__aeabi_uidivmod>
100026da:	1c0b      	adds	r3, r1, #0
100026dc:	1c19      	adds	r1, r3, #0
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
100026de:	1c3b      	adds	r3, r7, #0
100026e0:	3340      	adds	r3, #64	; 0x40
100026e2:	2090      	movs	r0, #144	; 0x90
100026e4:	19c0      	adds	r0, r0, r7
100026e6:	6802      	ldr	r2, [r0, #0]
100026e8:	0092      	lsls	r2, r2, #2
100026ea:	50d1      	str	r1, [r2, r3]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
100026ec:	2184      	movs	r1, #132	; 0x84
100026ee:	19c9      	adds	r1, r1, r7
100026f0:	680b      	ldr	r3, [r1, #0]
100026f2:	2b01      	cmp	r3, #1
100026f4:	d10a      	bne.n	1000270c <UART001_lConfigureBaudRate+0x1ec>
			{ 
				divisor_array[1] = div_array[1];
100026f6:	1c3b      	adds	r3, r7, #0
100026f8:	3310      	adds	r3, #16
100026fa:	685a      	ldr	r2, [r3, #4]
100026fc:	1c3b      	adds	r3, r7, #0
100026fe:	3330      	adds	r3, #48	; 0x30
10002700:	605a      	str	r2, [r3, #4]
				dividend_array[1] = 1U;
10002702:	1c3b      	adds	r3, r7, #0
10002704:	3320      	adds	r3, #32
10002706:	2201      	movs	r2, #1
10002708:	605a      	str	r2, [r3, #4]
1000270a:	e037      	b.n	1000277c <UART001_lConfigureBaudRate+0x25c>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
1000270c:	1c3b      	adds	r3, r7, #0
1000270e:	3310      	adds	r3, #16
10002710:	2090      	movs	r0, #144	; 0x90
10002712:	19c0      	adds	r0, r0, r7
10002714:	6802      	ldr	r2, [r0, #0]
10002716:	0092      	lsls	r2, r2, #2
10002718:	58d3      	ldr	r3, [r2, r3]
1000271a:	1c3a      	adds	r2, r7, #0
1000271c:	3230      	adds	r2, #48	; 0x30
1000271e:	208c      	movs	r0, #140	; 0x8c
10002720:	19c0      	adds	r0, r0, r7
10002722:	6801      	ldr	r1, [r0, #0]
10002724:	0089      	lsls	r1, r1, #2
10002726:	588a      	ldr	r2, [r1, r2]
10002728:	435a      	muls	r2, r3
				       divisor_array[array_count_2];
1000272a:	1c3b      	adds	r3, r7, #0
1000272c:	3330      	adds	r3, #48	; 0x30
1000272e:	6f79      	ldr	r1, [r7, #116]	; 0x74
10002730:	0089      	lsls	r1, r1, #2
10002732:	58cb      	ldr	r3, [r1, r3]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
10002734:	18d1      	adds	r1, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
10002736:	1c3b      	adds	r3, r7, #0
10002738:	3330      	adds	r3, #48	; 0x30
1000273a:	2090      	movs	r0, #144	; 0x90
1000273c:	19c0      	adds	r0, r0, r7
1000273e:	6802      	ldr	r2, [r0, #0]
10002740:	0092      	lsls	r2, r2, #2
10002742:	50d1      	str	r1, [r2, r3]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
10002744:	1c3b      	adds	r3, r7, #0
10002746:	3310      	adds	r3, #16
10002748:	2190      	movs	r1, #144	; 0x90
1000274a:	19c9      	adds	r1, r1, r7
1000274c:	680a      	ldr	r2, [r1, #0]
1000274e:	0092      	lsls	r2, r2, #2
10002750:	58d3      	ldr	r3, [r2, r3]
10002752:	1c3a      	adds	r2, r7, #0
10002754:	3220      	adds	r2, #32
10002756:	208c      	movs	r0, #140	; 0x8c
10002758:	19c0      	adds	r0, r0, r7
1000275a:	6801      	ldr	r1, [r0, #0]
1000275c:	0089      	lsls	r1, r1, #2
1000275e:	588a      	ldr	r2, [r1, r2]
10002760:	435a      	muls	r2, r3
				       dividend_array[array_count_2];
10002762:	1c3b      	adds	r3, r7, #0
10002764:	3320      	adds	r3, #32
10002766:	6f79      	ldr	r1, [r7, #116]	; 0x74
10002768:	0089      	lsls	r1, r1, #2
1000276a:	58cb      	ldr	r3, [r1, r3]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
1000276c:	18d1      	adds	r1, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
1000276e:	1c3b      	adds	r3, r7, #0
10002770:	3320      	adds	r3, #32
10002772:	2090      	movs	r0, #144	; 0x90
10002774:	19c0      	adds	r0, r0, r7
10002776:	6802      	ldr	r2, [r0, #0]
10002778:	0092      	lsls	r2, r2, #2
1000277a:	50d1      	str	r1, [r2, r3]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
1000277c:	1c3b      	adds	r3, r7, #0
1000277e:	3320      	adds	r3, #32
10002780:	2190      	movs	r1, #144	; 0x90
10002782:	19c9      	adds	r1, r1, r7
10002784:	680a      	ldr	r2, [r1, #0]
10002786:	0092      	lsls	r2, r2, #2
10002788:	58d2      	ldr	r2, [r2, r3]
1000278a:	20a4      	movs	r0, #164	; 0xa4
1000278c:	19c0      	adds	r0, r0, r7
1000278e:	6803      	ldr	r3, [r0, #0]
10002790:	429a      	cmp	r2, r3
10002792:	d800      	bhi.n	10002796 <UART001_lConfigureBaudRate+0x276>
10002794:	e0fd      	b.n	10002992 <UART001_lConfigureBaudRate+0x472>
			{
				divisor1 = divisor_array[array_count_1];
10002796:	1c3b      	adds	r3, r7, #0
10002798:	3330      	adds	r3, #48	; 0x30
1000279a:	218c      	movs	r1, #140	; 0x8c
1000279c:	19c9      	adds	r1, r1, r7
1000279e:	680a      	ldr	r2, [r1, #0]
100027a0:	0092      	lsls	r2, r2, #2
100027a2:	58d3      	ldr	r3, [r2, r3]
100027a4:	22a0      	movs	r2, #160	; 0xa0
100027a6:	19d2      	adds	r2, r2, r7
100027a8:	6013      	str	r3, [r2, #0]
				dividend1 = dividend_array[array_count_1];
100027aa:	1c3b      	adds	r3, r7, #0
100027ac:	3320      	adds	r3, #32
100027ae:	208c      	movs	r0, #140	; 0x8c
100027b0:	19c0      	adds	r0, r0, r7
100027b2:	6802      	ldr	r2, [r0, #0]
100027b4:	0092      	lsls	r2, r2, #2
100027b6:	58d3      	ldr	r3, [r2, r3]
100027b8:	2198      	movs	r1, #152	; 0x98
100027ba:	19c9      	adds	r1, r1, r7
100027bc:	600b      	str	r3, [r1, #0]
				frac = (max - dividend_array[array_count_2]) / \
100027be:	1c3b      	adds	r3, r7, #0
100027c0:	3320      	adds	r3, #32
100027c2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
100027c4:	0092      	lsls	r2, r2, #2
100027c6:	58d3      	ldr	r3, [r2, r3]
100027c8:	20a4      	movs	r0, #164	; 0xa4
100027ca:	19c0      	adds	r0, r0, r7
100027cc:	6802      	ldr	r2, [r0, #0]
100027ce:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
100027d0:	1c3b      	adds	r3, r7, #0
100027d2:	3320      	adds	r3, #32
100027d4:	208c      	movs	r0, #140	; 0x8c
100027d6:	19c0      	adds	r0, r0, r7
100027d8:	6801      	ldr	r1, [r0, #0]
100027da:	0089      	lsls	r1, r1, #2
100027dc:	58cb      	ldr	r3, [r1, r3]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
100027de:	1c10      	adds	r0, r2, #0
100027e0:	1c19      	adds	r1, r3, #0
100027e2:	f001 fceb 	bl	100041bc <__aeabi_uidiv>
100027e6:	1c03      	adds	r3, r0, #0
100027e8:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
100027ea:	2190      	movs	r1, #144	; 0x90
100027ec:	19c9      	adds	r1, r1, r7
100027ee:	680b      	ldr	r3, [r1, #0]
100027f0:	1e5a      	subs	r2, r3, #1
100027f2:	1c3b      	adds	r3, r7, #0
100027f4:	3330      	adds	r3, #48	; 0x30
100027f6:	0092      	lsls	r2, r2, #2
100027f8:	58d3      	ldr	r3, [r2, r3]
100027fa:	6f3a      	ldr	r2, [r7, #112]	; 0x70
100027fc:	435a      	muls	r2, r3
				                                divisor_array[array_count-2U];
100027fe:	2090      	movs	r0, #144	; 0x90
10002800:	19c0      	adds	r0, r0, r7
10002802:	6803      	ldr	r3, [r0, #0]
10002804:	1e99      	subs	r1, r3, #2
10002806:	1c3b      	adds	r3, r7, #0
10002808:	3330      	adds	r3, #48	; 0x30
1000280a:	0089      	lsls	r1, r1, #2
1000280c:	58cb      	ldr	r3, [r1, r3]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
1000280e:	18d3      	adds	r3, r2, r3
10002810:	219c      	movs	r1, #156	; 0x9c
10002812:	19c9      	adds	r1, r1, r7
10002814:	600b      	str	r3, [r1, #0]
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
10002816:	2290      	movs	r2, #144	; 0x90
10002818:	19d2      	adds	r2, r2, r7
1000281a:	6813      	ldr	r3, [r2, #0]
1000281c:	1e5a      	subs	r2, r3, #1
1000281e:	1c3b      	adds	r3, r7, #0
10002820:	3320      	adds	r3, #32
10002822:	0092      	lsls	r2, r2, #2
10002824:	58d3      	ldr	r3, [r2, r3]
10002826:	6f3a      	ldr	r2, [r7, #112]	; 0x70
10002828:	435a      	muls	r2, r3
				                               dividend_array[array_count_2];
1000282a:	1c3b      	adds	r3, r7, #0
1000282c:	3320      	adds	r3, #32
1000282e:	6f79      	ldr	r1, [r7, #116]	; 0x74
10002830:	0089      	lsls	r1, r1, #2
10002832:	58cb      	ldr	r3, [r1, r3]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
10002834:	18d3      	adds	r3, r2, r3
10002836:	2094      	movs	r0, #148	; 0x94
10002838:	19c0      	adds	r0, r0, r7
1000283a:	6003      	str	r3, [r0, #0]
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
1000283c:	1c3b      	adds	r3, r7, #0
1000283e:	3383      	adds	r3, #131	; 0x83
10002840:	781b      	ldrb	r3, [r3, #0]
10002842:	2b00      	cmp	r3, #0
10002844:	d01b      	beq.n	1000287e <UART001_lConfigureBaudRate+0x35e>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
10002846:	21a0      	movs	r1, #160	; 0xa0
10002848:	19c9      	adds	r1, r1, r7
1000284a:	680b      	ldr	r3, [r1, #0]
1000284c:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
1000284e:	2298      	movs	r2, #152	; 0x98
10002850:	19d2      	adds	r2, r2, r7
10002852:	6813      	ldr	r3, [r2, #0]
10002854:	20a0      	movs	r0, #160	; 0xa0
10002856:	19c0      	adds	r0, r0, r7
10002858:	6003      	str	r3, [r0, #0]
						dividend1 = temp;
1000285a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
1000285c:	2198      	movs	r1, #152	; 0x98
1000285e:	19c9      	adds	r1, r1, r7
10002860:	600b      	str	r3, [r1, #0]
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
10002862:	229c      	movs	r2, #156	; 0x9c
10002864:	19d2      	adds	r2, r2, r7
10002866:	6813      	ldr	r3, [r2, #0]
10002868:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
1000286a:	2094      	movs	r0, #148	; 0x94
1000286c:	19c0      	adds	r0, r0, r7
1000286e:	6803      	ldr	r3, [r0, #0]
10002870:	219c      	movs	r1, #156	; 0x9c
10002872:	19c9      	adds	r1, r1, r7
10002874:	600b      	str	r3, [r1, #0]
						dividend2 = temp;
10002876:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
10002878:	2294      	movs	r2, #148	; 0x94
1000287a:	19d2      	adds	r2, r2, r7
1000287c:	6013      	str	r3, [r2, #0]
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
1000287e:	2098      	movs	r0, #152	; 0x98
10002880:	19c0      	adds	r0, r0, r7
10002882:	6803      	ldr	r3, [r0, #0]
10002884:	2b00      	cmp	r3, #0
10002886:	d004      	beq.n	10002892 <UART001_lConfigureBaudRate+0x372>
10002888:	21a0      	movs	r1, #160	; 0xa0
1000288a:	19c9      	adds	r1, r1, r7
1000288c:	680b      	ldr	r3, [r1, #0]
1000288e:	2b00      	cmp	r3, #0
10002890:	d10c      	bne.n	100028ac <UART001_lConfigureBaudRate+0x38c>
					fdr_step = divisor2;
10002892:	229c      	movs	r2, #156	; 0x9c
10002894:	19d2      	adds	r2, r2, r7
10002896:	6813      	ldr	r3, [r2, #0]
10002898:	20b4      	movs	r0, #180	; 0xb4
1000289a:	19c0      	adds	r0, r0, r7
1000289c:	6003      	str	r3, [r0, #0]
					brg_pdiv = dividend2;
1000289e:	2194      	movs	r1, #148	; 0x94
100028a0:	19c9      	adds	r1, r1, r7
100028a2:	680b      	ldr	r3, [r1, #0]
100028a4:	22b0      	movs	r2, #176	; 0xb0
100028a6:	19d2      	adds	r2, r2, r7
100028a8:	6013      	str	r3, [r2, #0]
100028aa:	e06d      	b.n	10002988 <UART001_lConfigureBaudRate+0x468>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
100028ac:	2094      	movs	r0, #148	; 0x94
100028ae:	19c0      	adds	r0, r0, r7
100028b0:	6803      	ldr	r3, [r0, #0]
100028b2:	2b00      	cmp	r3, #0
100028b4:	d004      	beq.n	100028c0 <UART001_lConfigureBaudRate+0x3a0>
100028b6:	219c      	movs	r1, #156	; 0x9c
100028b8:	19c9      	adds	r1, r1, r7
100028ba:	680b      	ldr	r3, [r1, #0]
100028bc:	2b00      	cmp	r3, #0
100028be:	d10f      	bne.n	100028e0 <UART001_lConfigureBaudRate+0x3c0>
					fdr_step = divisor1;
100028c0:	22a0      	movs	r2, #160	; 0xa0
100028c2:	19d2      	adds	r2, r2, r7
100028c4:	6813      	ldr	r3, [r2, #0]
100028c6:	20b4      	movs	r0, #180	; 0xb4
100028c8:	19c0      	adds	r0, r0, r7
100028ca:	6003      	str	r3, [r0, #0]
					brg_pdiv = dividend1;
100028cc:	2198      	movs	r1, #152	; 0x98
100028ce:	19c9      	adds	r1, r1, r7
100028d0:	680b      	ldr	r3, [r1, #0]
100028d2:	22b0      	movs	r2, #176	; 0xb0
100028d4:	19d2      	adds	r2, r2, r7
100028d6:	6013      	str	r3, [r2, #0]
100028d8:	e056      	b.n	10002988 <UART001_lConfigureBaudRate+0x468>
100028da:	46c0      	nop			; (mov r8, r8)
100028dc:	00000c35 	.word	0x00000c35
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
100028e0:	23a0      	movs	r3, #160	; 0xa0
100028e2:	19db      	adds	r3, r3, r7
100028e4:	6818      	ldr	r0, [r3, #0]
100028e6:	f002 fa47 	bl	10004d78 <__aeabi_ui2f>
100028ea:	1c04      	adds	r4, r0, #0
100028ec:	2198      	movs	r1, #152	; 0x98
100028ee:	19c9      	adds	r1, r1, r7
100028f0:	6808      	ldr	r0, [r1, #0]
100028f2:	f002 fa41 	bl	10004d78 <__aeabi_ui2f>
100028f6:	1c03      	adds	r3, r0, #0
100028f8:	1c20      	adds	r0, r4, #0
100028fa:	1c19      	adds	r1, r3, #0
100028fc:	f001 fd20 	bl	10004340 <__aeabi_fdiv>
10002900:	1c03      	adds	r3, r0, #0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
10002902:	6fb8      	ldr	r0, [r7, #120]	; 0x78
10002904:	1c19      	adds	r1, r3, #0
10002906:	f002 f83d 	bl	10004984 <__aeabi_fsub>
1000290a:	1c03      	adds	r3, r0, #0
1000290c:	1c18      	adds	r0, r3, #0
1000290e:	f7ff fdef 	bl	100024f0 <UART001_labsRealType>
10002912:	1c04      	adds	r4, r0, #0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
10002914:	229c      	movs	r2, #156	; 0x9c
10002916:	19d2      	adds	r2, r2, r7
10002918:	6810      	ldr	r0, [r2, #0]
1000291a:	f002 fa2d 	bl	10004d78 <__aeabi_ui2f>
1000291e:	1c05      	adds	r5, r0, #0
10002920:	2394      	movs	r3, #148	; 0x94
10002922:	19db      	adds	r3, r3, r7
10002924:	6818      	ldr	r0, [r3, #0]
10002926:	f002 fa27 	bl	10004d78 <__aeabi_ui2f>
1000292a:	1c03      	adds	r3, r0, #0
1000292c:	1c28      	adds	r0, r5, #0
1000292e:	1c19      	adds	r1, r3, #0
10002930:	f001 fd06 	bl	10004340 <__aeabi_fdiv>
10002934:	1c03      	adds	r3, r0, #0
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
10002936:	6fb8      	ldr	r0, [r7, #120]	; 0x78
10002938:	1c19      	adds	r1, r3, #0
1000293a:	f002 f823 	bl	10004984 <__aeabi_fsub>
1000293e:	1c03      	adds	r3, r0, #0
10002940:	1c18      	adds	r0, r3, #0
10002942:	f7ff fdd5 	bl	100024f0 <UART001_labsRealType>
10002946:	1c03      	adds	r3, r0, #0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
10002948:	1c20      	adds	r0, r4, #0
1000294a:	1c19      	adds	r1, r3, #0
1000294c:	f001 fcac 	bl	100042a8 <__aeabi_fcmpgt>
10002950:	1c03      	adds	r3, r0, #0
10002952:	2b00      	cmp	r3, #0
10002954:	d00c      	beq.n	10002970 <UART001_lConfigureBaudRate+0x450>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
10002956:	209c      	movs	r0, #156	; 0x9c
10002958:	19c0      	adds	r0, r0, r7
1000295a:	6803      	ldr	r3, [r0, #0]
1000295c:	21b4      	movs	r1, #180	; 0xb4
1000295e:	19c9      	adds	r1, r1, r7
10002960:	600b      	str	r3, [r1, #0]
						brg_pdiv = dividend2;
10002962:	2294      	movs	r2, #148	; 0x94
10002964:	19d2      	adds	r2, r2, r7
10002966:	6813      	ldr	r3, [r2, #0]
10002968:	20b0      	movs	r0, #176	; 0xb0
1000296a:	19c0      	adds	r0, r0, r7
1000296c:	6003      	str	r3, [r0, #0]
1000296e:	e00b      	b.n	10002988 <UART001_lConfigureBaudRate+0x468>
					}else {
						fdr_step = divisor1;
10002970:	21a0      	movs	r1, #160	; 0xa0
10002972:	19c9      	adds	r1, r1, r7
10002974:	680b      	ldr	r3, [r1, #0]
10002976:	22b4      	movs	r2, #180	; 0xb4
10002978:	19d2      	adds	r2, r2, r7
1000297a:	6013      	str	r3, [r2, #0]
						brg_pdiv = dividend1;
1000297c:	2098      	movs	r0, #152	; 0x98
1000297e:	19c0      	adds	r0, r0, r7
10002980:	6803      	ldr	r3, [r0, #0]
10002982:	21b0      	movs	r1, #176	; 0xb0
10002984:	19c9      	adds	r1, r1, r7
10002986:	600b      	str	r3, [r1, #0]
					}
				}
				do_while_break = 0x05U;
10002988:	2305      	movs	r3, #5
1000298a:	2288      	movs	r2, #136	; 0x88
1000298c:	19d2      	adds	r2, r2, r7
1000298e:	6013      	str	r3, [r2, #0]
10002990:	e033      	b.n	100029fa <UART001_lConfigureBaudRate+0x4da>
			}
			else if (remainder[array_count]== 0U) 
10002992:	1c3b      	adds	r3, r7, #0
10002994:	3340      	adds	r3, #64	; 0x40
10002996:	2090      	movs	r0, #144	; 0x90
10002998:	19c0      	adds	r0, r0, r7
1000299a:	6802      	ldr	r2, [r0, #0]
1000299c:	0092      	lsls	r2, r2, #2
1000299e:	58d3      	ldr	r3, [r2, r3]
100029a0:	2b00      	cmp	r3, #0
100029a2:	d12a      	bne.n	100029fa <UART001_lConfigureBaudRate+0x4da>
			{
				fdr_step = divisor_array[array_count];
100029a4:	1c3b      	adds	r3, r7, #0
100029a6:	3330      	adds	r3, #48	; 0x30
100029a8:	2190      	movs	r1, #144	; 0x90
100029aa:	19c9      	adds	r1, r1, r7
100029ac:	680a      	ldr	r2, [r1, #0]
100029ae:	0092      	lsls	r2, r2, #2
100029b0:	58d3      	ldr	r3, [r2, r3]
100029b2:	22b4      	movs	r2, #180	; 0xb4
100029b4:	19d2      	adds	r2, r2, r7
100029b6:	6013      	str	r3, [r2, #0]
				brg_pdiv = dividend_array[array_count];
100029b8:	1c3b      	adds	r3, r7, #0
100029ba:	3320      	adds	r3, #32
100029bc:	2090      	movs	r0, #144	; 0x90
100029be:	19c0      	adds	r0, r0, r7
100029c0:	6802      	ldr	r2, [r0, #0]
100029c2:	0092      	lsls	r2, r2, #2
100029c4:	58d3      	ldr	r3, [r2, r3]
100029c6:	21b0      	movs	r1, #176	; 0xb0
100029c8:	19c9      	adds	r1, r1, r7
100029ca:	600b      	str	r3, [r1, #0]
				if (swapped)
100029cc:	1c3b      	adds	r3, r7, #0
100029ce:	3383      	adds	r3, #131	; 0x83
100029d0:	781b      	ldrb	r3, [r3, #0]
100029d2:	2b00      	cmp	r3, #0
100029d4:	d00d      	beq.n	100029f2 <UART001_lConfigureBaudRate+0x4d2>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
100029d6:	22b4      	movs	r2, #180	; 0xb4
100029d8:	19d2      	adds	r2, r2, r7
100029da:	6813      	ldr	r3, [r2, #0]
100029dc:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
100029de:	20b0      	movs	r0, #176	; 0xb0
100029e0:	19c0      	adds	r0, r0, r7
100029e2:	6803      	ldr	r3, [r0, #0]
100029e4:	21b4      	movs	r1, #180	; 0xb4
100029e6:	19c9      	adds	r1, r1, r7
100029e8:	600b      	str	r3, [r1, #0]
					brg_pdiv = temp;
100029ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
100029ec:	22b0      	movs	r2, #176	; 0xb0
100029ee:	19d2      	adds	r2, r2, r7
100029f0:	6013      	str	r3, [r2, #0]
				}
				do_while_break = 0x05U;
100029f2:	2305      	movs	r3, #5
100029f4:	2088      	movs	r0, #136	; 0x88
100029f6:	19c0      	adds	r0, r0, r7
100029f8:	6003      	str	r3, [r0, #0]
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
100029fa:	2188      	movs	r1, #136	; 0x88
100029fc:	19c9      	adds	r1, r1, r7
100029fe:	680b      	ldr	r3, [r1, #0]
10002a00:	2b05      	cmp	r3, #5
10002a02:	d000      	beq.n	10002a06 <UART001_lConfigureBaudRate+0x4e6>
10002a04:	e607      	b.n	10002616 <UART001_lConfigureBaudRate+0xf6>

	if(fdr_step >= UART001_MAX_VALUE)
10002a06:	23b4      	movs	r3, #180	; 0xb4
10002a08:	19db      	adds	r3, r3, r7
10002a0a:	681a      	ldr	r2, [r3, #0]
10002a0c:	4b0a      	ldr	r3, [pc, #40]	; (10002a38 <UART001_lConfigureBaudRate+0x518>)
10002a0e:	429a      	cmp	r2, r3
10002a10:	d903      	bls.n	10002a1a <UART001_lConfigureBaudRate+0x4fa>
	{
	   fdr_step = 1023U;
10002a12:	4b09      	ldr	r3, [pc, #36]	; (10002a38 <UART001_lConfigureBaudRate+0x518>)
10002a14:	20b4      	movs	r0, #180	; 0xb4
10002a16:	19c0      	adds	r0, r0, r7
10002a18:	6003      	str	r3, [r0, #0]
	}

	*Step = fdr_step;
10002a1a:	687b      	ldr	r3, [r7, #4]
10002a1c:	21b4      	movs	r1, #180	; 0xb4
10002a1e:	19c9      	adds	r1, r1, r7
10002a20:	680a      	ldr	r2, [r1, #0]
10002a22:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
10002a24:	22b0      	movs	r2, #176	; 0xb0
10002a26:	19d2      	adds	r2, r2, r7
10002a28:	6813      	ldr	r3, [r2, #0]
10002a2a:	1e5a      	subs	r2, r3, #1
10002a2c:	68bb      	ldr	r3, [r7, #8]
10002a2e:	601a      	str	r2, [r3, #0]
}
10002a30:	46bd      	mov	sp, r7
10002a32:	b02e      	add	sp, #184	; 0xb8
10002a34:	bdb0      	pop	{r4, r5, r7, pc}
10002a36:	46c0      	nop			; (mov r8, r8)
10002a38:	000003ff 	.word	0x000003ff

10002a3c <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
10002a3c:	b580      	push	{r7, lr}
10002a3e:	b082      	sub	sp, #8
10002a40:	af00      	add	r7, sp, #0
    #if (__TARGET_DEVICE__ != XMC45)
	#if ((__TARGET_DEVICE__ == XMC13) || \
	     (__TARGET_DEVICE__ == XMC12) || \
	     (__TARGET_DEVICE__ == XMC11))
	  /* Disable the USIC0/USIC1 clock gating for XMC1000 devices */	     
	  SCU_GENERAL->PASSWD = 0x000000C0UL;
10002a42:	4b1d      	ldr	r3, [pc, #116]	; (10002ab8 <UART001_Init+0x7c>)
10002a44:	22c0      	movs	r2, #192	; 0xc0
10002a46:	625a      	str	r2, [r3, #36]	; 0x24
	  WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, \
10002a48:	4b1c      	ldr	r3, [pc, #112]	; (10002abc <UART001_Init+0x80>)
10002a4a:	4a1c      	ldr	r2, [pc, #112]	; (10002abc <UART001_Init+0x80>)
10002a4c:	6812      	ldr	r2, [r2, #0]
10002a4e:	491c      	ldr	r1, [pc, #112]	; (10002ac0 <UART001_Init+0x84>)
10002a50:	430a      	orrs	r2, r1
10002a52:	601a      	str	r2, [r3, #0]
	                                SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);

	  #if defined(UART001_PER0_USIC0_ENABLED)
	  SET_BIT(SCU_CLK->CGATCLR0, SCU_CLK_CGATCLR0_USIC0_Pos);
10002a54:	4b19      	ldr	r3, [pc, #100]	; (10002abc <UART001_Init+0x80>)
10002a56:	4a19      	ldr	r2, [pc, #100]	; (10002abc <UART001_Init+0x80>)
10002a58:	6912      	ldr	r2, [r2, #16]
10002a5a:	2108      	movs	r1, #8
10002a5c:	430a      	orrs	r2, r1
10002a5e:	611a      	str	r2, [r3, #16]
      #endif
      #if defined(UART001_PER1_USIC1_ENABLED)
	  SET_BIT(SCU_CLK->CGATCLR1, SCU_CLK_CGATCLR1_USIC1_Pos);
	  #endif
	  while ((SCU_CLK->CLKCR)&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10002a60:	46c0      	nop			; (mov r8, r8)
10002a62:	4b16      	ldr	r3, [pc, #88]	; (10002abc <UART001_Init+0x80>)
10002a64:	681a      	ldr	r2, [r3, #0]
10002a66:	2380      	movs	r3, #128	; 0x80
10002a68:	05db      	lsls	r3, r3, #23
10002a6a:	4013      	ands	r3, r2
10002a6c:	d1f9      	bne.n	10002a62 <UART001_Init+0x26>
	  {
	  	;
	  }
	  SCU_GENERAL->PASSWD = 0x000000C3UL;
10002a6e:	4b12      	ldr	r3, [pc, #72]	; (10002ab8 <UART001_Init+0x7c>)
10002a70:	22c3      	movs	r2, #195	; 0xc3
10002a72:	625a      	str	r2, [r3, #36]	; 0x24
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
10002a74:	2300      	movs	r3, #0
10002a76:	607b      	str	r3, [r7, #4]
10002a78:	e017      	b.n	10002aaa <UART001_Init+0x6e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
10002a7a:	4b12      	ldr	r3, [pc, #72]	; (10002ac4 <UART001_Init+0x88>)
10002a7c:	687a      	ldr	r2, [r7, #4]
10002a7e:	0092      	lsls	r2, r2, #2
10002a80:	58d3      	ldr	r3, [r2, r3]
10002a82:	7d1b      	ldrb	r3, [r3, #20]
10002a84:	2b01      	cmp	r3, #1
10002a86:	d106      	bne.n	10002a96 <UART001_Init+0x5a>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
10002a88:	4b0e      	ldr	r3, [pc, #56]	; (10002ac4 <UART001_Init+0x88>)
10002a8a:	687a      	ldr	r2, [r7, #4]
10002a8c:	0092      	lsls	r2, r2, #2
10002a8e:	58d3      	ldr	r3, [r2, r3]
10002a90:	1c18      	adds	r0, r3, #0
10002a92:	f7ff fcbd 	bl	10002410 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
10002a96:	4b0b      	ldr	r3, [pc, #44]	; (10002ac4 <UART001_Init+0x88>)
10002a98:	687a      	ldr	r2, [r7, #4]
10002a9a:	0092      	lsls	r2, r2, #2
10002a9c:	58d3      	ldr	r3, [r2, r3]
10002a9e:	1c18      	adds	r0, r3, #0
10002aa0:	f7ff fbdc 	bl	1000225c <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
10002aa4:	687b      	ldr	r3, [r7, #4]
10002aa6:	3301      	adds	r3, #1
10002aa8:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
10002aaa:	687b      	ldr	r3, [r7, #4]
10002aac:	2b00      	cmp	r3, #0
10002aae:	d0e4      	beq.n	10002a7a <UART001_Init+0x3e>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
10002ab0:	46bd      	mov	sp, r7
10002ab2:	b002      	add	sp, #8
10002ab4:	bd80      	pop	{r7, pc}
10002ab6:	46c0      	nop			; (mov r8, r8)
10002ab8:	40010000 	.word	0x40010000
10002abc:	40010300 	.word	0x40010300
10002ac0:	3ff00000 	.word	0x3ff00000
10002ac4:	200009ac 	.word	0x200009ac

10002ac8 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
10002ac8:	b580      	push	{r7, lr}
10002aca:	b082      	sub	sp, #8
10002acc:	af00      	add	r7, sp, #0
10002ace:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
10002ad0:	46bd      	mov	sp, r7
10002ad2:	b002      	add	sp, #8
10002ad4:	bd80      	pop	{r7, pc}
10002ad6:	46c0      	nop			; (mov r8, r8)

10002ad8 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
10002ad8:	b580      	push	{r7, lr}
10002ada:	b08a      	sub	sp, #40	; 0x28
10002adc:	af00      	add	r7, sp, #0
10002ade:	60f8      	str	r0, [r7, #12]
10002ae0:	60b9      	str	r1, [r7, #8]
10002ae2:	1c11      	adds	r1, r2, #0
10002ae4:	1c1a      	adds	r2, r3, #0
10002ae6:	1dfb      	adds	r3, r7, #7
10002ae8:	7019      	strb	r1, [r3, #0]
10002aea:	1dbb      	adds	r3, r7, #6
10002aec:	701a      	strb	r2, [r3, #0]
   uint32_t Brg_Pdiv = 0x00U;
10002aee:	2300      	movs	r3, #0
10002af0:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
10002af2:	2300      	movs	r3, #0
10002af4:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002af6:	68fb      	ldr	r3, [r7, #12]
10002af8:	681b      	ldr	r3, [r3, #0]
10002afa:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
10002afc:	2305      	movs	r3, #5
10002afe:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
10002b00:	6a3b      	ldr	r3, [r7, #32]
10002b02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
10002b04:	2301      	movs	r3, #1
10002b06:	4013      	ands	r3, r2
10002b08:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
10002b0a:	6a3b      	ldr	r3, [r7, #32]
10002b0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
10002b0e:	2302      	movs	r3, #2
10002b10:	4013      	ands	r3, r2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
10002b12:	085b      	lsrs	r3, r3, #1
10002b14:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
10002b16:	69fb      	ldr	r3, [r7, #28]
10002b18:	69ba      	ldr	r2, [r7, #24]
10002b1a:	4013      	ands	r3, r2
10002b1c:	2b01      	cmp	r3, #1
10002b1e:	d156      	bne.n	10002bce <UART001_Configure+0xf6>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
10002b20:	6a3b      	ldr	r3, [r7, #32]
10002b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10002b24:	2202      	movs	r2, #2
10002b26:	1c19      	adds	r1, r3, #0
10002b28:	4391      	bics	r1, r2
10002b2a:	1c0a      	adds	r2, r1, #0
10002b2c:	6a3b      	ldr	r3, [r7, #32]
10002b2e:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
10002b30:	68b9      	ldr	r1, [r7, #8]
10002b32:	1c3a      	adds	r2, r7, #0
10002b34:	3214      	adds	r2, #20
10002b36:	1c3b      	adds	r3, r7, #0
10002b38:	3310      	adds	r3, #16
10002b3a:	1c08      	adds	r0, r1, #0
10002b3c:	1c11      	adds	r1, r2, #0
10002b3e:	1c1a      	adds	r2, r3, #0
10002b40:	f7ff fcee 	bl	10002520 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
10002b44:	6a3b      	ldr	r3, [r7, #32]
10002b46:	691b      	ldr	r3, [r3, #16]
10002b48:	0a9b      	lsrs	r3, r3, #10
10002b4a:	029a      	lsls	r2, r3, #10
10002b4c:	6a3b      	ldr	r3, [r7, #32]
10002b4e:	611a      	str	r2, [r3, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
10002b50:	6a3b      	ldr	r3, [r7, #32]
10002b52:	691a      	ldr	r2, [r3, #16]
10002b54:	693b      	ldr	r3, [r7, #16]
10002b56:	059b      	lsls	r3, r3, #22
10002b58:	0d9b      	lsrs	r3, r3, #22
10002b5a:	431a      	orrs	r2, r3
10002b5c:	6a3b      	ldr	r3, [r7, #32]
10002b5e:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
10002b60:	6a3b      	ldr	r3, [r7, #32]
10002b62:	695a      	ldr	r2, [r3, #20]
10002b64:	4b1d      	ldr	r3, [pc, #116]	; (10002bdc <UART001_Configure+0x104>)
10002b66:	401a      	ands	r2, r3
10002b68:	6a3b      	ldr	r3, [r7, #32]
10002b6a:	615a      	str	r2, [r3, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
10002b6c:	6a3b      	ldr	r3, [r7, #32]
10002b6e:	695a      	ldr	r2, [r3, #20]
10002b70:	697b      	ldr	r3, [r7, #20]
10002b72:	0419      	lsls	r1, r3, #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
10002b74:	4b1a      	ldr	r3, [pc, #104]	; (10002be0 <UART001_Configure+0x108>)
10002b76:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
10002b78:	431a      	orrs	r2, r3
10002b7a:	6a3b      	ldr	r3, [r7, #32]
10002b7c:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
10002b7e:	6a3b      	ldr	r3, [r7, #32]
10002b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10002b82:	2202      	movs	r2, #2
10002b84:	1c19      	adds	r1, r3, #0
10002b86:	4391      	bics	r1, r2
10002b88:	1c0a      	adds	r2, r1, #0
10002b8a:	6a3b      	ldr	r3, [r7, #32]
10002b8c:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
10002b8e:	6a3b      	ldr	r3, [r7, #32]
10002b90:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
10002b92:	1dbb      	adds	r3, r7, #6
10002b94:	781b      	ldrb	r3, [r3, #0]
10002b96:	0059      	lsls	r1, r3, #1
10002b98:	2302      	movs	r3, #2
10002b9a:	400b      	ands	r3, r1
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
10002b9c:	431a      	orrs	r2, r3
10002b9e:	6a3b      	ldr	r3, [r7, #32]
10002ba0:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
10002ba2:	6a3b      	ldr	r3, [r7, #32]
10002ba4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10002ba6:	4b0f      	ldr	r3, [pc, #60]	; (10002be4 <UART001_Configure+0x10c>)
10002ba8:	401a      	ands	r2, r3
10002baa:	6a3b      	ldr	r3, [r7, #32]
10002bac:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10002bae:	6a3b      	ldr	r3, [r7, #32]
10002bb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
10002bb2:	1dfb      	adds	r3, r7, #7
10002bb4:	781b      	ldrb	r3, [r3, #0]
10002bb6:	0219      	lsls	r1, r3, #8
10002bb8:	23c0      	movs	r3, #192	; 0xc0
10002bba:	009b      	lsls	r3, r3, #2
10002bbc:	400b      	ands	r3, r1
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10002bbe:	4313      	orrs	r3, r2
10002bc0:	2202      	movs	r2, #2
10002bc2:	431a      	orrs	r2, r3
10002bc4:	6a3b      	ldr	r3, [r7, #32]
10002bc6:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
10002bc8:	2300      	movs	r3, #0
10002bca:	627b      	str	r3, [r7, #36]	; 0x24
10002bcc:	e001      	b.n	10002bd2 <UART001_Configure+0xfa>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
10002bce:	2303      	movs	r3, #3
10002bd0:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
10002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
10002bd4:	1c18      	adds	r0, r3, #0
10002bd6:	46bd      	mov	sp, r7
10002bd8:	b00a      	add	sp, #40	; 0x28
10002bda:	bd80      	pop	{r7, pc}
10002bdc:	fc00ffff 	.word	0xfc00ffff
10002be0:	03ff0000 	.word	0x03ff0000
10002be4:	fffffcff 	.word	0xfffffcff

10002be8 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
10002be8:	b580      	push	{r7, lr}
10002bea:	b086      	sub	sp, #24
10002bec:	af00      	add	r7, sp, #0
10002bee:	60f8      	str	r0, [r7, #12]
10002bf0:	60b9      	str	r1, [r7, #8]
10002bf2:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
10002bf4:	2300      	movs	r3, #0
10002bf6:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
10002bf8:	68fb      	ldr	r3, [r7, #12]
10002bfa:	681b      	ldr	r3, [r3, #0]
10002bfc:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
10002bfe:	68fb      	ldr	r3, [r7, #12]
10002c00:	7fdb      	ldrb	r3, [r3, #31]
10002c02:	2b00      	cmp	r3, #0
10002c04:	d01c      	beq.n	10002c40 <UART001_ReadDataMultiple+0x58>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002c06:	e00f      	b.n	10002c28 <UART001_ReadDataMultiple+0x40>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
10002c08:	693a      	ldr	r2, [r7, #16]
10002c0a:	238e      	movs	r3, #142	; 0x8e
10002c0c:	005b      	lsls	r3, r3, #1
10002c0e:	58d3      	ldr	r3, [r2, r3]
10002c10:	b29a      	uxth	r2, r3
10002c12:	68bb      	ldr	r3, [r7, #8]
10002c14:	801a      	strh	r2, [r3, #0]
		Count--;
10002c16:	687b      	ldr	r3, [r7, #4]
10002c18:	3b01      	subs	r3, #1
10002c1a:	607b      	str	r3, [r7, #4]
		ReadCount++;
10002c1c:	697b      	ldr	r3, [r7, #20]
10002c1e:	3301      	adds	r3, #1
10002c20:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002c22:	68bb      	ldr	r3, [r7, #8]
10002c24:	3302      	adds	r3, #2
10002c26:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002c28:	693a      	ldr	r2, [r7, #16]
10002c2a:	238a      	movs	r3, #138	; 0x8a
10002c2c:	005b      	lsls	r3, r3, #1
10002c2e:	58d2      	ldr	r2, [r2, r3]
10002c30:	2308      	movs	r3, #8
10002c32:	4013      	ands	r3, r2
10002c34:	08db      	lsrs	r3, r3, #3
10002c36:	d10b      	bne.n	10002c50 <UART001_ReadDataMultiple+0x68>
10002c38:	687b      	ldr	r3, [r7, #4]
10002c3a:	2b00      	cmp	r3, #0
10002c3c:	d1e4      	bne.n	10002c08 <UART001_ReadDataMultiple+0x20>
10002c3e:	e007      	b.n	10002c50 <UART001_ReadDataMultiple+0x68>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
10002c40:	693b      	ldr	r3, [r7, #16]
10002c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002c44:	b29a      	uxth	r2, r3
10002c46:	68bb      	ldr	r3, [r7, #8]
10002c48:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
10002c4a:	697b      	ldr	r3, [r7, #20]
10002c4c:	3301      	adds	r3, #1
10002c4e:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
10002c50:	697b      	ldr	r3, [r7, #20]
}
10002c52:	1c18      	adds	r0, r3, #0
10002c54:	46bd      	mov	sp, r7
10002c56:	b006      	add	sp, #24
10002c58:	bd80      	pop	{r7, pc}
10002c5a:	46c0      	nop			; (mov r8, r8)

10002c5c <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
10002c5c:	b580      	push	{r7, lr}
10002c5e:	b086      	sub	sp, #24
10002c60:	af00      	add	r7, sp, #0
10002c62:	60f8      	str	r0, [r7, #12]
10002c64:	60b9      	str	r1, [r7, #8]
10002c66:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
10002c68:	2300      	movs	r3, #0
10002c6a:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
10002c6c:	68fb      	ldr	r3, [r7, #12]
10002c6e:	681b      	ldr	r3, [r3, #0]
10002c70:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
10002c72:	68fb      	ldr	r3, [r7, #12]
10002c74:	7fdb      	ldrb	r3, [r3, #31]
10002c76:	2b00      	cmp	r3, #0
10002c78:	d01c      	beq.n	10002cb4 <UART001_ReadDataBytes+0x58>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002c7a:	e00f      	b.n	10002c9c <UART001_ReadDataBytes+0x40>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
10002c7c:	693a      	ldr	r2, [r7, #16]
10002c7e:	238e      	movs	r3, #142	; 0x8e
10002c80:	005b      	lsls	r3, r3, #1
10002c82:	58d3      	ldr	r3, [r2, r3]
10002c84:	b2da      	uxtb	r2, r3
10002c86:	68bb      	ldr	r3, [r7, #8]
10002c88:	701a      	strb	r2, [r3, #0]
		Count--;
10002c8a:	687b      	ldr	r3, [r7, #4]
10002c8c:	3b01      	subs	r3, #1
10002c8e:	607b      	str	r3, [r7, #4]
		ReadCount++;
10002c90:	697b      	ldr	r3, [r7, #20]
10002c92:	3301      	adds	r3, #1
10002c94:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002c96:	68bb      	ldr	r3, [r7, #8]
10002c98:	3301      	adds	r3, #1
10002c9a:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002c9c:	693a      	ldr	r2, [r7, #16]
10002c9e:	238a      	movs	r3, #138	; 0x8a
10002ca0:	005b      	lsls	r3, r3, #1
10002ca2:	58d2      	ldr	r2, [r2, r3]
10002ca4:	2308      	movs	r3, #8
10002ca6:	4013      	ands	r3, r2
10002ca8:	08db      	lsrs	r3, r3, #3
10002caa:	d10b      	bne.n	10002cc4 <UART001_ReadDataBytes+0x68>
10002cac:	687b      	ldr	r3, [r7, #4]
10002cae:	2b00      	cmp	r3, #0
10002cb0:	d1e4      	bne.n	10002c7c <UART001_ReadDataBytes+0x20>
10002cb2:	e007      	b.n	10002cc4 <UART001_ReadDataBytes+0x68>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
10002cb4:	693b      	ldr	r3, [r7, #16]
10002cb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002cb8:	b2da      	uxtb	r2, r3
10002cba:	68bb      	ldr	r3, [r7, #8]
10002cbc:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
10002cbe:	697b      	ldr	r3, [r7, #20]
10002cc0:	3301      	adds	r3, #1
10002cc2:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
10002cc4:	697b      	ldr	r3, [r7, #20]
}
10002cc6:	1c18      	adds	r0, r3, #0
10002cc8:	46bd      	mov	sp, r7
10002cca:	b006      	add	sp, #24
10002ccc:	bd80      	pop	{r7, pc}
10002cce:	46c0      	nop			; (mov r8, r8)

10002cd0 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
10002cd0:	b580      	push	{r7, lr}
10002cd2:	b086      	sub	sp, #24
10002cd4:	af00      	add	r7, sp, #0
10002cd6:	60f8      	str	r0, [r7, #12]
10002cd8:	60b9      	str	r1, [r7, #8]
10002cda:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
10002cdc:	2300      	movs	r3, #0
10002cde:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
10002ce0:	68fb      	ldr	r3, [r7, #12]
10002ce2:	681b      	ldr	r3, [r3, #0]
10002ce4:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
10002ce6:	68fb      	ldr	r3, [r7, #12]
10002ce8:	7f9b      	ldrb	r3, [r3, #30]
10002cea:	2b00      	cmp	r3, #0
10002cec:	d01d      	beq.n	10002d2a <UART001_WriteDataMultiple+0x5a>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002cee:	e00f      	b.n	10002d10 <UART001_WriteDataMultiple+0x40>
	  {
		UartRegs->IN[0] = *DataPtr;
10002cf0:	68bb      	ldr	r3, [r7, #8]
10002cf2:	881b      	ldrh	r3, [r3, #0]
10002cf4:	1c19      	adds	r1, r3, #0
10002cf6:	693a      	ldr	r2, [r7, #16]
10002cf8:	23c0      	movs	r3, #192	; 0xc0
10002cfa:	005b      	lsls	r3, r3, #1
10002cfc:	50d1      	str	r1, [r2, r3]
		Count--;
10002cfe:	687b      	ldr	r3, [r7, #4]
10002d00:	3b01      	subs	r3, #1
10002d02:	607b      	str	r3, [r7, #4]
		WriteCount++;
10002d04:	697b      	ldr	r3, [r7, #20]
10002d06:	3301      	adds	r3, #1
10002d08:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002d0a:	68bb      	ldr	r3, [r7, #8]
10002d0c:	3302      	adds	r3, #2
10002d0e:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002d10:	693a      	ldr	r2, [r7, #16]
10002d12:	238a      	movs	r3, #138	; 0x8a
10002d14:	005b      	lsls	r3, r3, #1
10002d16:	58d2      	ldr	r2, [r2, r3]
10002d18:	2380      	movs	r3, #128	; 0x80
10002d1a:	015b      	lsls	r3, r3, #5
10002d1c:	4013      	ands	r3, r2
10002d1e:	0b1b      	lsrs	r3, r3, #12
10002d20:	d111      	bne.n	10002d46 <UART001_WriteDataMultiple+0x76>
10002d22:	687b      	ldr	r3, [r7, #4]
10002d24:	2b00      	cmp	r3, #0
10002d26:	d1e3      	bne.n	10002cf0 <UART001_WriteDataMultiple+0x20>
10002d28:	e00d      	b.n	10002d46 <UART001_WriteDataMultiple+0x76>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
10002d2a:	693b      	ldr	r3, [r7, #16]
10002d2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
10002d2e:	2380      	movs	r3, #128	; 0x80
10002d30:	4013      	ands	r3, r2
10002d32:	d108      	bne.n	10002d46 <UART001_WriteDataMultiple+0x76>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
10002d34:	68bb      	ldr	r3, [r7, #8]
10002d36:	881b      	ldrh	r3, [r3, #0]
10002d38:	1c19      	adds	r1, r3, #0
10002d3a:	693a      	ldr	r2, [r7, #16]
10002d3c:	2380      	movs	r3, #128	; 0x80
10002d3e:	50d1      	str	r1, [r2, r3]
		WriteCount++; 
10002d40:	697b      	ldr	r3, [r7, #20]
10002d42:	3301      	adds	r3, #1
10002d44:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
10002d46:	697b      	ldr	r3, [r7, #20]
}
10002d48:	1c18      	adds	r0, r3, #0
10002d4a:	46bd      	mov	sp, r7
10002d4c:	b006      	add	sp, #24
10002d4e:	bd80      	pop	{r7, pc}

10002d50 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
10002d50:	b580      	push	{r7, lr}
10002d52:	b086      	sub	sp, #24
10002d54:	af00      	add	r7, sp, #0
10002d56:	60f8      	str	r0, [r7, #12]
10002d58:	60b9      	str	r1, [r7, #8]
10002d5a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
10002d5c:	2300      	movs	r3, #0
10002d5e:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
10002d60:	68fb      	ldr	r3, [r7, #12]
10002d62:	681b      	ldr	r3, [r3, #0]
10002d64:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
10002d66:	68fb      	ldr	r3, [r7, #12]
10002d68:	7f9b      	ldrb	r3, [r3, #30]
10002d6a:	2b00      	cmp	r3, #0
10002d6c:	d01d      	beq.n	10002daa <UART001_WriteDataBytes+0x5a>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002d6e:	e00f      	b.n	10002d90 <UART001_WriteDataBytes+0x40>
	  {
		UartRegs->IN[0] = *DataPtr;
10002d70:	68bb      	ldr	r3, [r7, #8]
10002d72:	781b      	ldrb	r3, [r3, #0]
10002d74:	1c19      	adds	r1, r3, #0
10002d76:	693a      	ldr	r2, [r7, #16]
10002d78:	23c0      	movs	r3, #192	; 0xc0
10002d7a:	005b      	lsls	r3, r3, #1
10002d7c:	50d1      	str	r1, [r2, r3]
		Count--;
10002d7e:	687b      	ldr	r3, [r7, #4]
10002d80:	3b01      	subs	r3, #1
10002d82:	607b      	str	r3, [r7, #4]
		WriteCount++;
10002d84:	697b      	ldr	r3, [r7, #20]
10002d86:	3301      	adds	r3, #1
10002d88:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002d8a:	68bb      	ldr	r3, [r7, #8]
10002d8c:	3301      	adds	r3, #1
10002d8e:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002d90:	693a      	ldr	r2, [r7, #16]
10002d92:	238a      	movs	r3, #138	; 0x8a
10002d94:	005b      	lsls	r3, r3, #1
10002d96:	58d2      	ldr	r2, [r2, r3]
10002d98:	2380      	movs	r3, #128	; 0x80
10002d9a:	015b      	lsls	r3, r3, #5
10002d9c:	4013      	ands	r3, r2
10002d9e:	0b1b      	lsrs	r3, r3, #12
10002da0:	d111      	bne.n	10002dc6 <UART001_WriteDataBytes+0x76>
10002da2:	687b      	ldr	r3, [r7, #4]
10002da4:	2b00      	cmp	r3, #0
10002da6:	d1e3      	bne.n	10002d70 <UART001_WriteDataBytes+0x20>
10002da8:	e00d      	b.n	10002dc6 <UART001_WriteDataBytes+0x76>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
10002daa:	693b      	ldr	r3, [r7, #16]
10002dac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
10002dae:	2380      	movs	r3, #128	; 0x80
10002db0:	4013      	ands	r3, r2
10002db2:	d108      	bne.n	10002dc6 <UART001_WriteDataBytes+0x76>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
10002db4:	68bb      	ldr	r3, [r7, #8]
10002db6:	781b      	ldrb	r3, [r3, #0]
10002db8:	1c19      	adds	r1, r3, #0
10002dba:	693a      	ldr	r2, [r7, #16]
10002dbc:	2380      	movs	r3, #128	; 0x80
10002dbe:	50d1      	str	r1, [r2, r3]
		WriteCount++; 
10002dc0:	697b      	ldr	r3, [r7, #20]
10002dc2:	3301      	adds	r3, #1
10002dc4:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
10002dc6:	697b      	ldr	r3, [r7, #20]
}
10002dc8:	1c18      	adds	r0, r3, #0
10002dca:	46bd      	mov	sp, r7
10002dcc:	b006      	add	sp, #24
10002dce:	bd80      	pop	{r7, pc}

10002dd0 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
10002dd0:	b580      	push	{r7, lr}
10002dd2:	b086      	sub	sp, #24
10002dd4:	af00      	add	r7, sp, #0
10002dd6:	6078      	str	r0, [r7, #4]
10002dd8:	1c0a      	adds	r2, r1, #0
10002dda:	1cfb      	adds	r3, r7, #3
10002ddc:	701a      	strb	r2, [r3, #0]
  status_t Status = (status_t)UART001_RESET;
10002dde:	2301      	movs	r3, #1
10002de0:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
10002de2:	2300      	movs	r3, #0
10002de4:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002de6:	687b      	ldr	r3, [r7, #4]
10002de8:	681b      	ldr	r3, [r3, #0]
10002dea:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
10002dec:	1cfb      	adds	r3, r7, #3
10002dee:	781b      	ldrb	r3, [r3, #0]
10002df0:	2b0f      	cmp	r3, #15
10002df2:	d80a      	bhi.n	10002e0a <UART001_GetFlagStatus+0x3a>
  {
    TempValue = UartRegs->PSR_ASCMode;
10002df4:	68fb      	ldr	r3, [r7, #12]
10002df6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002df8:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
10002dfa:	1cfb      	adds	r3, r7, #3
10002dfc:	781b      	ldrb	r3, [r3, #0]
10002dfe:	2201      	movs	r2, #1
10002e00:	409a      	lsls	r2, r3
10002e02:	693b      	ldr	r3, [r7, #16]
10002e04:	4013      	ands	r3, r2
10002e06:	613b      	str	r3, [r7, #16]
10002e08:	e01e      	b.n	10002e48 <UART001_GetFlagStatus+0x78>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
10002e0a:	1cfb      	adds	r3, r7, #3
10002e0c:	781b      	ldrb	r3, [r3, #0]
10002e0e:	2b12      	cmp	r3, #18
10002e10:	d80d      	bhi.n	10002e2e <UART001_GetFlagStatus+0x5e>
  {
    TempValue = UartRegs->TRBSR;
10002e12:	68fa      	ldr	r2, [r7, #12]
10002e14:	238a      	movs	r3, #138	; 0x8a
10002e16:	005b      	lsls	r3, r3, #1
10002e18:	58d3      	ldr	r3, [r2, r3]
10002e1a:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
10002e1c:	1cfb      	adds	r3, r7, #3
10002e1e:	781b      	ldrb	r3, [r3, #0]
10002e20:	3b10      	subs	r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
10002e22:	2201      	movs	r2, #1
10002e24:	409a      	lsls	r2, r3
10002e26:	693b      	ldr	r3, [r7, #16]
10002e28:	4013      	ands	r3, r2
10002e2a:	613b      	str	r3, [r7, #16]
10002e2c:	e00c      	b.n	10002e48 <UART001_GetFlagStatus+0x78>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
10002e2e:	68fa      	ldr	r2, [r7, #12]
10002e30:	238a      	movs	r3, #138	; 0x8a
10002e32:	005b      	lsls	r3, r3, #1
10002e34:	58d3      	ldr	r3, [r2, r3]
10002e36:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
10002e38:	1cfb      	adds	r3, r7, #3
10002e3a:	781b      	ldrb	r3, [r3, #0]
10002e3c:	3b0b      	subs	r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
10002e3e:	2201      	movs	r2, #1
10002e40:	409a      	lsls	r2, r3
10002e42:	693b      	ldr	r3, [r7, #16]
10002e44:	4013      	ands	r3, r2
10002e46:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
10002e48:	693b      	ldr	r3, [r7, #16]
10002e4a:	2b00      	cmp	r3, #0
10002e4c:	d001      	beq.n	10002e52 <UART001_GetFlagStatus+0x82>
  {
    Status = (status_t)UART001_SET;
10002e4e:	2302      	movs	r3, #2
10002e50:	617b      	str	r3, [r7, #20]
  }
  return Status;
10002e52:	697b      	ldr	r3, [r7, #20]
}
10002e54:	1c18      	adds	r0, r3, #0
10002e56:	46bd      	mov	sp, r7
10002e58:	b006      	add	sp, #24
10002e5a:	bd80      	pop	{r7, pc}

10002e5c <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
10002e5c:	b580      	push	{r7, lr}
10002e5e:	b084      	sub	sp, #16
10002e60:	af00      	add	r7, sp, #0
10002e62:	6078      	str	r0, [r7, #4]
10002e64:	1c0a      	adds	r2, r1, #0
10002e66:	1cfb      	adds	r3, r7, #3
10002e68:	701a      	strb	r2, [r3, #0]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002e6a:	687b      	ldr	r3, [r7, #4]
10002e6c:	681b      	ldr	r3, [r3, #0]
10002e6e:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
10002e70:	1cfb      	adds	r3, r7, #3
10002e72:	781b      	ldrb	r3, [r3, #0]
10002e74:	2b0f      	cmp	r3, #15
10002e76:	d80b      	bhi.n	10002e90 <UART001_ClearFlag+0x34>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
10002e78:	68fb      	ldr	r3, [r7, #12]
10002e7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
10002e7c:	1cfb      	adds	r3, r7, #3
10002e7e:	781b      	ldrb	r3, [r3, #0]
10002e80:	2101      	movs	r1, #1
10002e82:	1c08      	adds	r0, r1, #0
10002e84:	4098      	lsls	r0, r3
10002e86:	1c03      	adds	r3, r0, #0
10002e88:	431a      	orrs	r2, r3
10002e8a:	68fb      	ldr	r3, [r7, #12]
10002e8c:	64da      	str	r2, [r3, #76]	; 0x4c
10002e8e:	e026      	b.n	10002ede <UART001_ClearFlag+0x82>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
10002e90:	1cfb      	adds	r3, r7, #3
10002e92:	781b      	ldrb	r3, [r3, #0]
10002e94:	2b12      	cmp	r3, #18
10002e96:	d811      	bhi.n	10002ebc <UART001_ClearFlag+0x60>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002e98:	68fa      	ldr	r2, [r7, #12]
10002e9a:	238c      	movs	r3, #140	; 0x8c
10002e9c:	005b      	lsls	r3, r3, #1
10002e9e:	58d2      	ldr	r2, [r2, r3]
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
10002ea0:	1cfb      	adds	r3, r7, #3
10002ea2:	781b      	ldrb	r3, [r3, #0]
10002ea4:	3b10      	subs	r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002ea6:	2101      	movs	r1, #1
10002ea8:	1c08      	adds	r0, r1, #0
10002eaa:	4098      	lsls	r0, r3
10002eac:	1c03      	adds	r3, r0, #0
10002eae:	1c11      	adds	r1, r2, #0
10002eb0:	4319      	orrs	r1, r3
10002eb2:	68fa      	ldr	r2, [r7, #12]
10002eb4:	238c      	movs	r3, #140	; 0x8c
10002eb6:	005b      	lsls	r3, r3, #1
10002eb8:	50d1      	str	r1, [r2, r3]
10002eba:	e010      	b.n	10002ede <UART001_ClearFlag+0x82>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002ebc:	68fa      	ldr	r2, [r7, #12]
10002ebe:	238c      	movs	r3, #140	; 0x8c
10002ec0:	005b      	lsls	r3, r3, #1
10002ec2:	58d2      	ldr	r2, [r2, r3]
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
10002ec4:	1cfb      	adds	r3, r7, #3
10002ec6:	781b      	ldrb	r3, [r3, #0]
10002ec8:	3b0b      	subs	r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
10002eca:	2101      	movs	r1, #1
10002ecc:	1c08      	adds	r0, r1, #0
10002ece:	4098      	lsls	r0, r3
10002ed0:	1c03      	adds	r3, r0, #0
10002ed2:	1c11      	adds	r1, r2, #0
10002ed4:	4319      	orrs	r1, r3
10002ed6:	68fa      	ldr	r2, [r7, #12]
10002ed8:	238c      	movs	r3, #140	; 0x8c
10002eda:	005b      	lsls	r3, r3, #1
10002edc:	50d1      	str	r1, [r2, r3]
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
10002ede:	46bd      	mov	sp, r7
10002ee0:	b004      	add	sp, #16
10002ee2:	bd80      	pop	{r7, pc}

10002ee4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002ee4:	b580      	push	{r7, lr}
10002ee6:	b082      	sub	sp, #8
10002ee8:	af00      	add	r7, sp, #0
10002eea:	1c02      	adds	r2, r0, #0
10002eec:	1dfb      	adds	r3, r7, #7
10002eee:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10002ef0:	4b06      	ldr	r3, [pc, #24]	; (10002f0c <NVIC_EnableIRQ+0x28>)
10002ef2:	1dfa      	adds	r2, r7, #7
10002ef4:	7812      	ldrb	r2, [r2, #0]
10002ef6:	1c11      	adds	r1, r2, #0
10002ef8:	221f      	movs	r2, #31
10002efa:	400a      	ands	r2, r1
10002efc:	2101      	movs	r1, #1
10002efe:	1c08      	adds	r0, r1, #0
10002f00:	4090      	lsls	r0, r2
10002f02:	1c02      	adds	r2, r0, #0
10002f04:	601a      	str	r2, [r3, #0]
}
10002f06:	46bd      	mov	sp, r7
10002f08:	b002      	add	sp, #8
10002f0a:	bd80      	pop	{r7, pc}
10002f0c:	e000e100 	.word	0xe000e100

10002f10 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002f10:	b5b0      	push	{r4, r5, r7, lr}
10002f12:	b082      	sub	sp, #8
10002f14:	af00      	add	r7, sp, #0
10002f16:	1c02      	adds	r2, r0, #0
10002f18:	6039      	str	r1, [r7, #0]
10002f1a:	1dfb      	adds	r3, r7, #7
10002f1c:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
10002f1e:	1dfb      	adds	r3, r7, #7
10002f20:	781b      	ldrb	r3, [r3, #0]
10002f22:	2b7f      	cmp	r3, #127	; 0x7f
10002f24:	d932      	bls.n	10002f8c <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002f26:	4930      	ldr	r1, [pc, #192]	; (10002fe8 <NVIC_SetPriority+0xd8>)
10002f28:	1dfb      	adds	r3, r7, #7
10002f2a:	781b      	ldrb	r3, [r3, #0]
10002f2c:	1c1a      	adds	r2, r3, #0
10002f2e:	230f      	movs	r3, #15
10002f30:	4013      	ands	r3, r2
10002f32:	3b08      	subs	r3, #8
10002f34:	0898      	lsrs	r0, r3, #2
10002f36:	4a2c      	ldr	r2, [pc, #176]	; (10002fe8 <NVIC_SetPriority+0xd8>)
10002f38:	1dfb      	adds	r3, r7, #7
10002f3a:	781b      	ldrb	r3, [r3, #0]
10002f3c:	1c1c      	adds	r4, r3, #0
10002f3e:	230f      	movs	r3, #15
10002f40:	4023      	ands	r3, r4
10002f42:	3b08      	subs	r3, #8
10002f44:	089b      	lsrs	r3, r3, #2
10002f46:	3306      	adds	r3, #6
10002f48:	009b      	lsls	r3, r3, #2
10002f4a:	18d3      	adds	r3, r2, r3
10002f4c:	685b      	ldr	r3, [r3, #4]
10002f4e:	1dfa      	adds	r2, r7, #7
10002f50:	7812      	ldrb	r2, [r2, #0]
10002f52:	1c14      	adds	r4, r2, #0
10002f54:	2203      	movs	r2, #3
10002f56:	4022      	ands	r2, r4
10002f58:	00d2      	lsls	r2, r2, #3
10002f5a:	24ff      	movs	r4, #255	; 0xff
10002f5c:	1c25      	adds	r5, r4, #0
10002f5e:	4095      	lsls	r5, r2
10002f60:	1c2a      	adds	r2, r5, #0
10002f62:	43d2      	mvns	r2, r2
10002f64:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002f66:	683b      	ldr	r3, [r7, #0]
10002f68:	019c      	lsls	r4, r3, #6
10002f6a:	23ff      	movs	r3, #255	; 0xff
10002f6c:	401c      	ands	r4, r3
10002f6e:	1dfb      	adds	r3, r7, #7
10002f70:	781b      	ldrb	r3, [r3, #0]
10002f72:	1c1d      	adds	r5, r3, #0
10002f74:	2303      	movs	r3, #3
10002f76:	402b      	ands	r3, r5
10002f78:	00db      	lsls	r3, r3, #3
10002f7a:	1c25      	adds	r5, r4, #0
10002f7c:	409d      	lsls	r5, r3
10002f7e:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002f80:	431a      	orrs	r2, r3
10002f82:	1d83      	adds	r3, r0, #6
10002f84:	009b      	lsls	r3, r3, #2
10002f86:	18cb      	adds	r3, r1, r3
10002f88:	605a      	str	r2, [r3, #4]
10002f8a:	e029      	b.n	10002fe0 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002f8c:	4b17      	ldr	r3, [pc, #92]	; (10002fec <NVIC_SetPriority+0xdc>)
10002f8e:	1dfa      	adds	r2, r7, #7
10002f90:	7812      	ldrb	r2, [r2, #0]
10002f92:	b252      	sxtb	r2, r2
10002f94:	0892      	lsrs	r2, r2, #2
10002f96:	4915      	ldr	r1, [pc, #84]	; (10002fec <NVIC_SetPriority+0xdc>)
10002f98:	1df8      	adds	r0, r7, #7
10002f9a:	7800      	ldrb	r0, [r0, #0]
10002f9c:	b240      	sxtb	r0, r0
10002f9e:	0880      	lsrs	r0, r0, #2
10002fa0:	30c0      	adds	r0, #192	; 0xc0
10002fa2:	0080      	lsls	r0, r0, #2
10002fa4:	5841      	ldr	r1, [r0, r1]
10002fa6:	1df8      	adds	r0, r7, #7
10002fa8:	7800      	ldrb	r0, [r0, #0]
10002faa:	1c04      	adds	r4, r0, #0
10002fac:	2003      	movs	r0, #3
10002fae:	4020      	ands	r0, r4
10002fb0:	00c0      	lsls	r0, r0, #3
10002fb2:	24ff      	movs	r4, #255	; 0xff
10002fb4:	1c25      	adds	r5, r4, #0
10002fb6:	4085      	lsls	r5, r0
10002fb8:	1c28      	adds	r0, r5, #0
10002fba:	43c0      	mvns	r0, r0
10002fbc:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002fbe:	6839      	ldr	r1, [r7, #0]
10002fc0:	018c      	lsls	r4, r1, #6
10002fc2:	21ff      	movs	r1, #255	; 0xff
10002fc4:	400c      	ands	r4, r1
10002fc6:	1df9      	adds	r1, r7, #7
10002fc8:	7809      	ldrb	r1, [r1, #0]
10002fca:	1c0d      	adds	r5, r1, #0
10002fcc:	2103      	movs	r1, #3
10002fce:	4029      	ands	r1, r5
10002fd0:	00c9      	lsls	r1, r1, #3
10002fd2:	1c25      	adds	r5, r4, #0
10002fd4:	408d      	lsls	r5, r1
10002fd6:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002fd8:	4301      	orrs	r1, r0
10002fda:	32c0      	adds	r2, #192	; 0xc0
10002fdc:	0092      	lsls	r2, r2, #2
10002fde:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
10002fe0:	46bd      	mov	sp, r7
10002fe2:	b002      	add	sp, #8
10002fe4:	bdb0      	pop	{r4, r5, r7, pc}
10002fe6:	46c0      	nop			; (mov r8, r8)
10002fe8:	e000ed00 	.word	0xe000ed00
10002fec:	e000e100 	.word	0xe000e100

10002ff0 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
10002ff0:	b580      	push	{r7, lr}
10002ff2:	b082      	sub	sp, #8
10002ff4:	af00      	add	r7, sp, #0
10002ff6:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
10002ff8:	687b      	ldr	r3, [r7, #4]
10002ffa:	781b      	ldrb	r3, [r3, #0]
10002ffc:	b2db      	uxtb	r3, r3
10002ffe:	b25b      	sxtb	r3, r3
10003000:	1c18      	adds	r0, r3, #0
10003002:	f7ff ff6f 	bl	10002ee4 <NVIC_EnableIRQ>
}
10003006:	46bd      	mov	sp, r7
10003008:	b002      	add	sp, #8
1000300a:	bd80      	pop	{r7, pc}

1000300c <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
1000300c:	b580      	push	{r7, lr}
1000300e:	b082      	sub	sp, #8
10003010:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10003012:	2300      	movs	r3, #0
10003014:	607b      	str	r3, [r7, #4]
10003016:	e009      	b.n	1000302c <NVIC002_Init+0x20>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
10003018:	4b07      	ldr	r3, [pc, #28]	; (10003038 <NVIC002_Init+0x2c>)
1000301a:	687a      	ldr	r2, [r7, #4]
1000301c:	0092      	lsls	r2, r2, #2
1000301e:	58d3      	ldr	r3, [r2, r3]
10003020:	1c18      	adds	r0, r3, #0
10003022:	f000 f80b 	bl	1000303c <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10003026:	687b      	ldr	r3, [r7, #4]
10003028:	3301      	adds	r3, #1
1000302a:	607b      	str	r3, [r7, #4]
1000302c:	687b      	ldr	r3, [r7, #4]
1000302e:	2b00      	cmp	r3, #0
10003030:	d0f2      	beq.n	10003018 <NVIC002_Init+0xc>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
10003032:	46bd      	mov	sp, r7
10003034:	b002      	add	sp, #8
10003036:	bd80      	pop	{r7, pc}
10003038:	200009b0 	.word	0x200009b0

1000303c <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
1000303c:	b580      	push	{r7, lr}
1000303e:	b082      	sub	sp, #8
10003040:	af00      	add	r7, sp, #0
10003042:	6078      	str	r0, [r7, #4]
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
10003044:	687b      	ldr	r3, [r7, #4]
10003046:	781b      	ldrb	r3, [r3, #0]
10003048:	b2da      	uxtb	r2, r3
			             Handle->Priority);
1000304a:	687b      	ldr	r3, [r7, #4]
1000304c:	785b      	ldrb	r3, [r3, #1]
static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
1000304e:	b252      	sxtb	r2, r2
10003050:	1c10      	adds	r0, r2, #0
10003052:	1c19      	adds	r1, r3, #0
10003054:	f7ff ff5c 	bl	10002f10 <NVIC_SetPriority>
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
10003058:	687b      	ldr	r3, [r7, #4]
1000305a:	78db      	ldrb	r3, [r3, #3]
1000305c:	2b01      	cmp	r3, #1
1000305e:	d103      	bne.n	10003068 <NVIC002_lInit+0x2c>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
10003060:	687b      	ldr	r3, [r7, #4]
10003062:	1c18      	adds	r0, r3, #0
10003064:	f7ff ffc4 	bl	10002ff0 <NVIC002_EnableIRQ>
	}
   
}
10003068:	46bd      	mov	sp, r7
1000306a:	b002      	add	sp, #8
1000306c:	bd80      	pop	{r7, pc}
1000306e:	46c0      	nop			; (mov r8, r8)

10003070 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
10003070:	b580      	push	{r7, lr}
10003072:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
10003074:	4b0a      	ldr	r3, [pc, #40]	; (100030a0 <IO004_Init+0x30>)
10003076:	685b      	ldr	r3, [r3, #4]
10003078:	2200      	movs	r2, #0
1000307a:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
1000307c:	4b08      	ldr	r3, [pc, #32]	; (100030a0 <IO004_Init+0x30>)
1000307e:	685b      	ldr	r3, [r3, #4]
10003080:	4a07      	ldr	r2, [pc, #28]	; (100030a0 <IO004_Init+0x30>)
10003082:	6852      	ldr	r2, [r2, #4]
10003084:	6912      	ldr	r2, [r2, #16]
10003086:	611a      	str	r2, [r3, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 1;
10003088:	4b06      	ldr	r3, [pc, #24]	; (100030a4 <IO004_Init+0x34>)
1000308a:	685b      	ldr	r3, [r3, #4]
1000308c:	2200      	movs	r2, #0
1000308e:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 11);
10003090:	4b04      	ldr	r3, [pc, #16]	; (100030a4 <IO004_Init+0x34>)
10003092:	685b      	ldr	r3, [r3, #4]
10003094:	4a03      	ldr	r2, [pc, #12]	; (100030a4 <IO004_Init+0x34>)
10003096:	6852      	ldr	r2, [r2, #4]
10003098:	6912      	ldr	r2, [r2, #16]
1000309a:	611a      	str	r2, [r3, #16]
}
1000309c:	46bd      	mov	sp, r7
1000309e:	bd80      	pop	{r7, pc}
100030a0:	10006424 	.word	0x10006424
100030a4:	1000642c 	.word	0x1000642c

100030a8 <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
100030a8:	b590      	push	{r4, r7, lr}
100030aa:	b085      	sub	sp, #20
100030ac:	af00      	add	r7, sp, #0
100030ae:	6078      	str	r0, [r7, #4]
100030b0:	1c0a      	adds	r2, r1, #0
100030b2:	1cfb      	adds	r3, r7, #3
100030b4:	701a      	strb	r2, [r3, #0]
  uint8_t Pin = Handle->PortPin;
100030b6:	1c3b      	adds	r3, r7, #0
100030b8:	330f      	adds	r3, #15
100030ba:	687a      	ldr	r2, [r7, #4]
100030bc:	7852      	ldrb	r2, [r2, #1]
100030be:	701a      	strb	r2, [r3, #0]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
100030c0:	1c3b      	adds	r3, r7, #0
100030c2:	330f      	adds	r3, #15
100030c4:	781b      	ldrb	r3, [r3, #0]
100030c6:	2b03      	cmp	r3, #3
100030c8:	d824      	bhi.n	10003114 <IO004_DisableOutputDriver+0x6c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
100030ca:	687b      	ldr	r3, [r7, #4]
100030cc:	685b      	ldr	r3, [r3, #4]
100030ce:	687a      	ldr	r2, [r7, #4]
100030d0:	6852      	ldr	r2, [r2, #4]
100030d2:	6912      	ldr	r2, [r2, #16]
100030d4:	1c39      	adds	r1, r7, #0
100030d6:	310f      	adds	r1, #15
100030d8:	7809      	ldrb	r1, [r1, #0]
100030da:	00c9      	lsls	r1, r1, #3
100030dc:	3103      	adds	r1, #3
100030de:	201f      	movs	r0, #31
100030e0:	1c04      	adds	r4, r0, #0
100030e2:	408c      	lsls	r4, r1
100030e4:	1c21      	adds	r1, r4, #0
100030e6:	43c9      	mvns	r1, r1
100030e8:	400a      	ands	r2, r1
100030ea:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
100030ec:	687b      	ldr	r3, [r7, #4]
100030ee:	685b      	ldr	r3, [r3, #4]
100030f0:	687a      	ldr	r2, [r7, #4]
100030f2:	6852      	ldr	r2, [r2, #4]
100030f4:	6911      	ldr	r1, [r2, #16]
100030f6:	1cfa      	adds	r2, r7, #3
100030f8:	7810      	ldrb	r0, [r2, #0]
100030fa:	221f      	movs	r2, #31
100030fc:	4010      	ands	r0, r2
100030fe:	1c3a      	adds	r2, r7, #0
10003100:	320f      	adds	r2, #15
10003102:	7812      	ldrb	r2, [r2, #0]
10003104:	00d2      	lsls	r2, r2, #3
10003106:	3203      	adds	r2, #3
10003108:	1c04      	adds	r4, r0, #0
1000310a:	4094      	lsls	r4, r2
1000310c:	1c22      	adds	r2, r4, #0
1000310e:	430a      	orrs	r2, r1
10003110:	611a      	str	r2, [r3, #16]
10003112:	e0a0      	b.n	10003256 <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 4U) && (Pin <= 7U))
10003114:	1c3b      	adds	r3, r7, #0
10003116:	330f      	adds	r3, #15
10003118:	781b      	ldrb	r3, [r3, #0]
1000311a:	2b03      	cmp	r3, #3
1000311c:	d930      	bls.n	10003180 <IO004_DisableOutputDriver+0xd8>
1000311e:	1c3b      	adds	r3, r7, #0
10003120:	330f      	adds	r3, #15
10003122:	781b      	ldrb	r3, [r3, #0]
10003124:	2b07      	cmp	r3, #7
10003126:	d82b      	bhi.n	10003180 <IO004_DisableOutputDriver+0xd8>
  {
    Pin = Pin - 4U;
10003128:	1c3b      	adds	r3, r7, #0
1000312a:	330f      	adds	r3, #15
1000312c:	1c3a      	adds	r2, r7, #0
1000312e:	320f      	adds	r2, #15
10003130:	7812      	ldrb	r2, [r2, #0]
10003132:	3a04      	subs	r2, #4
10003134:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
10003136:	687b      	ldr	r3, [r7, #4]
10003138:	685b      	ldr	r3, [r3, #4]
1000313a:	687a      	ldr	r2, [r7, #4]
1000313c:	6852      	ldr	r2, [r2, #4]
1000313e:	6952      	ldr	r2, [r2, #20]
10003140:	1c39      	adds	r1, r7, #0
10003142:	310f      	adds	r1, #15
10003144:	7809      	ldrb	r1, [r1, #0]
10003146:	00c9      	lsls	r1, r1, #3
10003148:	3103      	adds	r1, #3
1000314a:	201f      	movs	r0, #31
1000314c:	1c04      	adds	r4, r0, #0
1000314e:	408c      	lsls	r4, r1
10003150:	1c21      	adds	r1, r4, #0
10003152:	43c9      	mvns	r1, r1
10003154:	400a      	ands	r2, r1
10003156:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003158:	687b      	ldr	r3, [r7, #4]
1000315a:	685b      	ldr	r3, [r3, #4]
1000315c:	687a      	ldr	r2, [r7, #4]
1000315e:	6852      	ldr	r2, [r2, #4]
10003160:	6951      	ldr	r1, [r2, #20]
10003162:	1cfa      	adds	r2, r7, #3
10003164:	7810      	ldrb	r0, [r2, #0]
10003166:	221f      	movs	r2, #31
10003168:	4010      	ands	r0, r2
1000316a:	1c3a      	adds	r2, r7, #0
1000316c:	320f      	adds	r2, #15
1000316e:	7812      	ldrb	r2, [r2, #0]
10003170:	00d2      	lsls	r2, r2, #3
10003172:	3203      	adds	r2, #3
10003174:	1c04      	adds	r4, r0, #0
10003176:	4094      	lsls	r4, r2
10003178:	1c22      	adds	r2, r4, #0
1000317a:	430a      	orrs	r2, r1
1000317c:	615a      	str	r2, [r3, #20]
1000317e:	e06a      	b.n	10003256 <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 8U) && (Pin <= 11U))
10003180:	1c3b      	adds	r3, r7, #0
10003182:	330f      	adds	r3, #15
10003184:	781b      	ldrb	r3, [r3, #0]
10003186:	2b07      	cmp	r3, #7
10003188:	d930      	bls.n	100031ec <IO004_DisableOutputDriver+0x144>
1000318a:	1c3b      	adds	r3, r7, #0
1000318c:	330f      	adds	r3, #15
1000318e:	781b      	ldrb	r3, [r3, #0]
10003190:	2b0b      	cmp	r3, #11
10003192:	d82b      	bhi.n	100031ec <IO004_DisableOutputDriver+0x144>
  {
    Pin = Pin - 8U;
10003194:	1c3b      	adds	r3, r7, #0
10003196:	330f      	adds	r3, #15
10003198:	1c3a      	adds	r2, r7, #0
1000319a:	320f      	adds	r2, #15
1000319c:	7812      	ldrb	r2, [r2, #0]
1000319e:	3a08      	subs	r2, #8
100031a0:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
100031a2:	687b      	ldr	r3, [r7, #4]
100031a4:	685b      	ldr	r3, [r3, #4]
100031a6:	687a      	ldr	r2, [r7, #4]
100031a8:	6852      	ldr	r2, [r2, #4]
100031aa:	6992      	ldr	r2, [r2, #24]
100031ac:	1c39      	adds	r1, r7, #0
100031ae:	310f      	adds	r1, #15
100031b0:	7809      	ldrb	r1, [r1, #0]
100031b2:	00c9      	lsls	r1, r1, #3
100031b4:	3103      	adds	r1, #3
100031b6:	201f      	movs	r0, #31
100031b8:	1c04      	adds	r4, r0, #0
100031ba:	408c      	lsls	r4, r1
100031bc:	1c21      	adds	r1, r4, #0
100031be:	43c9      	mvns	r1, r1
100031c0:	400a      	ands	r2, r1
100031c2:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
100031c4:	687b      	ldr	r3, [r7, #4]
100031c6:	685b      	ldr	r3, [r3, #4]
100031c8:	687a      	ldr	r2, [r7, #4]
100031ca:	6852      	ldr	r2, [r2, #4]
100031cc:	6991      	ldr	r1, [r2, #24]
100031ce:	1cfa      	adds	r2, r7, #3
100031d0:	7810      	ldrb	r0, [r2, #0]
100031d2:	221f      	movs	r2, #31
100031d4:	4010      	ands	r0, r2
100031d6:	1c3a      	adds	r2, r7, #0
100031d8:	320f      	adds	r2, #15
100031da:	7812      	ldrb	r2, [r2, #0]
100031dc:	00d2      	lsls	r2, r2, #3
100031de:	3203      	adds	r2, #3
100031e0:	1c04      	adds	r4, r0, #0
100031e2:	4094      	lsls	r4, r2
100031e4:	1c22      	adds	r2, r4, #0
100031e6:	430a      	orrs	r2, r1
100031e8:	619a      	str	r2, [r3, #24]
100031ea:	e034      	b.n	10003256 <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 12U) && (Pin <= 15U))
100031ec:	1c3b      	adds	r3, r7, #0
100031ee:	330f      	adds	r3, #15
100031f0:	781b      	ldrb	r3, [r3, #0]
100031f2:	2b0b      	cmp	r3, #11
100031f4:	d92f      	bls.n	10003256 <IO004_DisableOutputDriver+0x1ae>
100031f6:	1c3b      	adds	r3, r7, #0
100031f8:	330f      	adds	r3, #15
100031fa:	781b      	ldrb	r3, [r3, #0]
100031fc:	2b0f      	cmp	r3, #15
100031fe:	d82a      	bhi.n	10003256 <IO004_DisableOutputDriver+0x1ae>
  {
    Pin = Pin - 12U;
10003200:	1c3b      	adds	r3, r7, #0
10003202:	330f      	adds	r3, #15
10003204:	1c3a      	adds	r2, r7, #0
10003206:	320f      	adds	r2, #15
10003208:	7812      	ldrb	r2, [r2, #0]
1000320a:	3a0c      	subs	r2, #12
1000320c:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
1000320e:	687b      	ldr	r3, [r7, #4]
10003210:	685b      	ldr	r3, [r3, #4]
10003212:	687a      	ldr	r2, [r7, #4]
10003214:	6852      	ldr	r2, [r2, #4]
10003216:	69d2      	ldr	r2, [r2, #28]
10003218:	1c39      	adds	r1, r7, #0
1000321a:	310f      	adds	r1, #15
1000321c:	7809      	ldrb	r1, [r1, #0]
1000321e:	00c9      	lsls	r1, r1, #3
10003220:	3103      	adds	r1, #3
10003222:	201f      	movs	r0, #31
10003224:	1c04      	adds	r4, r0, #0
10003226:	408c      	lsls	r4, r1
10003228:	1c21      	adds	r1, r4, #0
1000322a:	43c9      	mvns	r1, r1
1000322c:	400a      	ands	r2, r1
1000322e:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003230:	687b      	ldr	r3, [r7, #4]
10003232:	685b      	ldr	r3, [r3, #4]
10003234:	687a      	ldr	r2, [r7, #4]
10003236:	6852      	ldr	r2, [r2, #4]
10003238:	69d1      	ldr	r1, [r2, #28]
1000323a:	1cfa      	adds	r2, r7, #3
1000323c:	7810      	ldrb	r0, [r2, #0]
1000323e:	221f      	movs	r2, #31
10003240:	4010      	ands	r0, r2
10003242:	1c3a      	adds	r2, r7, #0
10003244:	320f      	adds	r2, #15
10003246:	7812      	ldrb	r2, [r2, #0]
10003248:	00d2      	lsls	r2, r2, #3
1000324a:	3203      	adds	r2, #3
1000324c:	1c04      	adds	r4, r0, #0
1000324e:	4094      	lsls	r4, r2
10003250:	1c22      	adds	r2, r4, #0
10003252:	430a      	orrs	r2, r1
10003254:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
10003256:	46bd      	mov	sp, r7
10003258:	b005      	add	sp, #20
1000325a:	bd90      	pop	{r4, r7, pc}

1000325c <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
1000325c:	b590      	push	{r4, r7, lr}
1000325e:	b085      	sub	sp, #20
10003260:	af00      	add	r7, sp, #0
10003262:	6078      	str	r0, [r7, #4]
10003264:	1c0a      	adds	r2, r1, #0
10003266:	1cfb      	adds	r3, r7, #3
10003268:	701a      	strb	r2, [r3, #0]

  uint8_t Pin = Handle->PortPin;
1000326a:	1c3b      	adds	r3, r7, #0
1000326c:	330f      	adds	r3, #15
1000326e:	687a      	ldr	r2, [r7, #4]
10003270:	7852      	ldrb	r2, [r2, #1]
10003272:	701a      	strb	r2, [r3, #0]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
10003274:	1c3b      	adds	r3, r7, #0
10003276:	330f      	adds	r3, #15
10003278:	781b      	ldrb	r3, [r3, #0]
1000327a:	2b03      	cmp	r3, #3
1000327c:	d824      	bhi.n	100032c8 <IO004_EnableOutputDriver+0x6c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
1000327e:	687b      	ldr	r3, [r7, #4]
10003280:	685b      	ldr	r3, [r3, #4]
10003282:	687a      	ldr	r2, [r7, #4]
10003284:	6852      	ldr	r2, [r2, #4]
10003286:	6912      	ldr	r2, [r2, #16]
10003288:	1c39      	adds	r1, r7, #0
1000328a:	310f      	adds	r1, #15
1000328c:	7809      	ldrb	r1, [r1, #0]
1000328e:	00c9      	lsls	r1, r1, #3
10003290:	3103      	adds	r1, #3
10003292:	201f      	movs	r0, #31
10003294:	1c04      	adds	r4, r0, #0
10003296:	408c      	lsls	r4, r1
10003298:	1c21      	adds	r1, r4, #0
1000329a:	43c9      	mvns	r1, r1
1000329c:	400a      	ands	r2, r1
1000329e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
100032a0:	687b      	ldr	r3, [r7, #4]
100032a2:	685b      	ldr	r3, [r3, #4]
100032a4:	687a      	ldr	r2, [r7, #4]
100032a6:	6852      	ldr	r2, [r2, #4]
100032a8:	6911      	ldr	r1, [r2, #16]
100032aa:	1cfa      	adds	r2, r7, #3
100032ac:	7810      	ldrb	r0, [r2, #0]
100032ae:	221f      	movs	r2, #31
100032b0:	4010      	ands	r0, r2
100032b2:	1c3a      	adds	r2, r7, #0
100032b4:	320f      	adds	r2, #15
100032b6:	7812      	ldrb	r2, [r2, #0]
100032b8:	00d2      	lsls	r2, r2, #3
100032ba:	3203      	adds	r2, #3
100032bc:	1c04      	adds	r4, r0, #0
100032be:	4094      	lsls	r4, r2
100032c0:	1c22      	adds	r2, r4, #0
100032c2:	430a      	orrs	r2, r1
100032c4:	611a      	str	r2, [r3, #16]
100032c6:	e0a0      	b.n	1000340a <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 4U) && (Pin <= 7U))
100032c8:	1c3b      	adds	r3, r7, #0
100032ca:	330f      	adds	r3, #15
100032cc:	781b      	ldrb	r3, [r3, #0]
100032ce:	2b03      	cmp	r3, #3
100032d0:	d930      	bls.n	10003334 <IO004_EnableOutputDriver+0xd8>
100032d2:	1c3b      	adds	r3, r7, #0
100032d4:	330f      	adds	r3, #15
100032d6:	781b      	ldrb	r3, [r3, #0]
100032d8:	2b07      	cmp	r3, #7
100032da:	d82b      	bhi.n	10003334 <IO004_EnableOutputDriver+0xd8>
  {
    Pin = Pin - 4U;
100032dc:	1c3b      	adds	r3, r7, #0
100032de:	330f      	adds	r3, #15
100032e0:	1c3a      	adds	r2, r7, #0
100032e2:	320f      	adds	r2, #15
100032e4:	7812      	ldrb	r2, [r2, #0]
100032e6:	3a04      	subs	r2, #4
100032e8:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
100032ea:	687b      	ldr	r3, [r7, #4]
100032ec:	685b      	ldr	r3, [r3, #4]
100032ee:	687a      	ldr	r2, [r7, #4]
100032f0:	6852      	ldr	r2, [r2, #4]
100032f2:	6952      	ldr	r2, [r2, #20]
100032f4:	1c39      	adds	r1, r7, #0
100032f6:	310f      	adds	r1, #15
100032f8:	7809      	ldrb	r1, [r1, #0]
100032fa:	00c9      	lsls	r1, r1, #3
100032fc:	3103      	adds	r1, #3
100032fe:	201f      	movs	r0, #31
10003300:	1c04      	adds	r4, r0, #0
10003302:	408c      	lsls	r4, r1
10003304:	1c21      	adds	r1, r4, #0
10003306:	43c9      	mvns	r1, r1
10003308:	400a      	ands	r2, r1
1000330a:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
1000330c:	687b      	ldr	r3, [r7, #4]
1000330e:	685b      	ldr	r3, [r3, #4]
10003310:	687a      	ldr	r2, [r7, #4]
10003312:	6852      	ldr	r2, [r2, #4]
10003314:	6951      	ldr	r1, [r2, #20]
10003316:	1cfa      	adds	r2, r7, #3
10003318:	7810      	ldrb	r0, [r2, #0]
1000331a:	221f      	movs	r2, #31
1000331c:	4010      	ands	r0, r2
1000331e:	1c3a      	adds	r2, r7, #0
10003320:	320f      	adds	r2, #15
10003322:	7812      	ldrb	r2, [r2, #0]
10003324:	00d2      	lsls	r2, r2, #3
10003326:	3203      	adds	r2, #3
10003328:	1c04      	adds	r4, r0, #0
1000332a:	4094      	lsls	r4, r2
1000332c:	1c22      	adds	r2, r4, #0
1000332e:	430a      	orrs	r2, r1
10003330:	615a      	str	r2, [r3, #20]
10003332:	e06a      	b.n	1000340a <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 8U) && (Pin <= 11U))
10003334:	1c3b      	adds	r3, r7, #0
10003336:	330f      	adds	r3, #15
10003338:	781b      	ldrb	r3, [r3, #0]
1000333a:	2b07      	cmp	r3, #7
1000333c:	d930      	bls.n	100033a0 <IO004_EnableOutputDriver+0x144>
1000333e:	1c3b      	adds	r3, r7, #0
10003340:	330f      	adds	r3, #15
10003342:	781b      	ldrb	r3, [r3, #0]
10003344:	2b0b      	cmp	r3, #11
10003346:	d82b      	bhi.n	100033a0 <IO004_EnableOutputDriver+0x144>
  {
    Pin = Pin - 8U;
10003348:	1c3b      	adds	r3, r7, #0
1000334a:	330f      	adds	r3, #15
1000334c:	1c3a      	adds	r2, r7, #0
1000334e:	320f      	adds	r2, #15
10003350:	7812      	ldrb	r2, [r2, #0]
10003352:	3a08      	subs	r2, #8
10003354:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
10003356:	687b      	ldr	r3, [r7, #4]
10003358:	685b      	ldr	r3, [r3, #4]
1000335a:	687a      	ldr	r2, [r7, #4]
1000335c:	6852      	ldr	r2, [r2, #4]
1000335e:	6992      	ldr	r2, [r2, #24]
10003360:	1c39      	adds	r1, r7, #0
10003362:	310f      	adds	r1, #15
10003364:	7809      	ldrb	r1, [r1, #0]
10003366:	00c9      	lsls	r1, r1, #3
10003368:	3103      	adds	r1, #3
1000336a:	201f      	movs	r0, #31
1000336c:	1c04      	adds	r4, r0, #0
1000336e:	408c      	lsls	r4, r1
10003370:	1c21      	adds	r1, r4, #0
10003372:	43c9      	mvns	r1, r1
10003374:	400a      	ands	r2, r1
10003376:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10003378:	687b      	ldr	r3, [r7, #4]
1000337a:	685b      	ldr	r3, [r3, #4]
1000337c:	687a      	ldr	r2, [r7, #4]
1000337e:	6852      	ldr	r2, [r2, #4]
10003380:	6991      	ldr	r1, [r2, #24]
10003382:	1cfa      	adds	r2, r7, #3
10003384:	7810      	ldrb	r0, [r2, #0]
10003386:	221f      	movs	r2, #31
10003388:	4010      	ands	r0, r2
1000338a:	1c3a      	adds	r2, r7, #0
1000338c:	320f      	adds	r2, #15
1000338e:	7812      	ldrb	r2, [r2, #0]
10003390:	00d2      	lsls	r2, r2, #3
10003392:	3203      	adds	r2, #3
10003394:	1c04      	adds	r4, r0, #0
10003396:	4094      	lsls	r4, r2
10003398:	1c22      	adds	r2, r4, #0
1000339a:	430a      	orrs	r2, r1
1000339c:	619a      	str	r2, [r3, #24]
1000339e:	e034      	b.n	1000340a <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 12U) && (Pin <= 15U))
100033a0:	1c3b      	adds	r3, r7, #0
100033a2:	330f      	adds	r3, #15
100033a4:	781b      	ldrb	r3, [r3, #0]
100033a6:	2b0b      	cmp	r3, #11
100033a8:	d92f      	bls.n	1000340a <IO004_EnableOutputDriver+0x1ae>
100033aa:	1c3b      	adds	r3, r7, #0
100033ac:	330f      	adds	r3, #15
100033ae:	781b      	ldrb	r3, [r3, #0]
100033b0:	2b0f      	cmp	r3, #15
100033b2:	d82a      	bhi.n	1000340a <IO004_EnableOutputDriver+0x1ae>
  {
    Pin = Pin - 12U;
100033b4:	1c3b      	adds	r3, r7, #0
100033b6:	330f      	adds	r3, #15
100033b8:	1c3a      	adds	r2, r7, #0
100033ba:	320f      	adds	r2, #15
100033bc:	7812      	ldrb	r2, [r2, #0]
100033be:	3a0c      	subs	r2, #12
100033c0:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
100033c2:	687b      	ldr	r3, [r7, #4]
100033c4:	685b      	ldr	r3, [r3, #4]
100033c6:	687a      	ldr	r2, [r7, #4]
100033c8:	6852      	ldr	r2, [r2, #4]
100033ca:	69d2      	ldr	r2, [r2, #28]
100033cc:	1c39      	adds	r1, r7, #0
100033ce:	310f      	adds	r1, #15
100033d0:	7809      	ldrb	r1, [r1, #0]
100033d2:	00c9      	lsls	r1, r1, #3
100033d4:	3103      	adds	r1, #3
100033d6:	201f      	movs	r0, #31
100033d8:	1c04      	adds	r4, r0, #0
100033da:	408c      	lsls	r4, r1
100033dc:	1c21      	adds	r1, r4, #0
100033de:	43c9      	mvns	r1, r1
100033e0:	400a      	ands	r2, r1
100033e2:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
100033e4:	687b      	ldr	r3, [r7, #4]
100033e6:	685b      	ldr	r3, [r3, #4]
100033e8:	687a      	ldr	r2, [r7, #4]
100033ea:	6852      	ldr	r2, [r2, #4]
100033ec:	69d1      	ldr	r1, [r2, #28]
100033ee:	1cfa      	adds	r2, r7, #3
100033f0:	7810      	ldrb	r0, [r2, #0]
100033f2:	221f      	movs	r2, #31
100033f4:	4010      	ands	r0, r2
100033f6:	1c3a      	adds	r2, r7, #0
100033f8:	320f      	adds	r2, #15
100033fa:	7812      	ldrb	r2, [r2, #0]
100033fc:	00d2      	lsls	r2, r2, #3
100033fe:	3203      	adds	r2, #3
10003400:	1c04      	adds	r4, r0, #0
10003402:	4094      	lsls	r4, r2
10003404:	1c22      	adds	r2, r4, #0
10003406:	430a      	orrs	r2, r1
10003408:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
1000340a:	46bd      	mov	sp, r7
1000340c:	b005      	add	sp, #20
1000340e:	bd90      	pop	{r4, r7, pc}

10003410 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
10003410:	b580      	push	{r7, lr}
10003412:	af00      	add	r7, sp, #0

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
10003414:	f000 f8b0 	bl	10003578 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK002'		     
	CLK002_Init();
10003418:	f000 f8b2 	bl	10003580 <CLK002_Init>
	 
	//  Initialization of app 'CCU4GLOBAL'		     
	CCU4GLOBAL_Init();
1000341c:	f000 fa20 	bl	10003860 <CCU4GLOBAL_Init>
	 
	//  Initialization of app 'CCU8GLOBAL'		     
	CCU8GLOBAL_Init();
10003420:	f000 f9c2 	bl	100037a8 <CCU8GLOBAL_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
10003424:	f7ff fe24 	bl	10003070 <IO004_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
10003428:	f7ff fb08 	bl	10002a3c <UART001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
1000342c:	f7ff fdee 	bl	1000300c <NVIC002_Init>
	 
	//  Initialization of app 'ADCGLOB001'		     
	ADCGLOB001_Init();
10003430:	f000 fa78 	bl	10003924 <ADCGLOB001_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
10003434:	f000 f802 	bl	1000343c <DAVE_MUX_Init>
} //  End of function DAVE_Init
10003438:	46bd      	mov	sp, r7
1000343a:	bd80      	pop	{r7, pc}

1000343c <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
1000343c:	b580      	push	{r7, lr}
1000343e:	b086      	sub	sp, #24
10003440:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
10003442:	1c3b      	adds	r3, r7, #0
10003444:	2200      	movs	r2, #0
10003446:	601a      	str	r2, [r3, #0]
10003448:	3304      	adds	r3, #4
1000344a:	2200      	movs	r2, #0
1000344c:	601a      	str	r2, [r3, #0]
1000344e:	3304      	adds	r3, #4
10003450:	2200      	movs	r2, #0
10003452:	601a      	str	r2, [r3, #0]
10003454:	3304      	adds	r3, #4
10003456:	2200      	movs	r2, #0
10003458:	601a      	str	r2, [r3, #0]
1000345a:	3304      	adds	r3, #4
1000345c:	2200      	movs	r2, #0
1000345e:	601a      	str	r2, [r3, #0]
10003460:	3304      	adds	r3, #4
10003462:	2200      	movs	r2, #0
10003464:	601a      	str	r2, [r3, #0]
10003466:	3304      	adds	r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
10003468:	1c3b      	adds	r3, r7, #0
1000346a:	681a      	ldr	r2, [r3, #0]
1000346c:	2390      	movs	r3, #144	; 0x90
1000346e:	05db      	lsls	r3, r3, #23
10003470:	6c19      	ldr	r1, [r3, #64]	; 0x40
10003472:	230f      	movs	r3, #15
10003474:	400b      	ands	r3, r1
10003476:	431a      	orrs	r2, r3
10003478:	1c3b      	adds	r3, r7, #0
1000347a:	601a      	str	r2, [r3, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
1000347c:	2390      	movs	r3, #144	; 0x90
1000347e:	05db      	lsls	r3, r3, #23
10003480:	2290      	movs	r2, #144	; 0x90
10003482:	05d2      	lsls	r2, r2, #23
10003484:	6c12      	ldr	r2, [r2, #64]	; 0x40
10003486:	210f      	movs	r1, #15
10003488:	438a      	bics	r2, r1
1000348a:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,6); 
1000348c:	2390      	movs	r3, #144	; 0x90
1000348e:	05db      	lsls	r3, r3, #23
10003490:	2290      	movs	r2, #144	; 0x90
10003492:	05d2      	lsls	r2, r2, #23
10003494:	69d2      	ldr	r2, [r2, #28]
10003496:	2107      	movs	r1, #7
10003498:	438a      	bics	r2, r1
1000349a:	2106      	movs	r1, #6
1000349c:	430a      	orrs	r2, r1
1000349e:	61da      	str	r2, [r3, #28]
  			  					 				   
 WR_REG(USIC0_CH0->DX3CR, USIC_CH_DX3CR_DSEL_Msk, USIC_CH_DX3CR_DSEL_Pos,5);
100034a0:	2390      	movs	r3, #144	; 0x90
100034a2:	05db      	lsls	r3, r3, #23
100034a4:	2290      	movs	r2, #144	; 0x90
100034a6:	05d2      	lsls	r2, r2, #23
100034a8:	6a92      	ldr	r2, [r2, #40]	; 0x28
100034aa:	2107      	movs	r1, #7
100034ac:	438a      	bics	r2, r1
100034ae:	2105      	movs	r1, #5
100034b0:	430a      	orrs	r2, r1
100034b2:	629a      	str	r2, [r3, #40]	; 0x28
    				 		         
 WR_REG(USIC0_CH0->DX5CR, USIC_CH_DX5CR_DSEL_Msk, USIC_CH_DX5CR_DSEL_Pos,4);  
100034b4:	2390      	movs	r3, #144	; 0x90
100034b6:	05db      	lsls	r3, r3, #23
100034b8:	2290      	movs	r2, #144	; 0x90
100034ba:	05d2      	lsls	r2, r2, #23
100034bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
100034be:	2107      	movs	r1, #7
100034c0:	438a      	bics	r2, r1
100034c2:	2104      	movs	r1, #4
100034c4:	430a      	orrs	r2, r1
100034c6:	631a      	str	r2, [r3, #48]	; 0x30
  				              				  					    					 					   				  					 				 				       				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
100034c8:	2390      	movs	r3, #144	; 0x90
100034ca:	05da      	lsls	r2, r3, #23
100034cc:	2390      	movs	r3, #144	; 0x90
100034ce:	05d9      	lsls	r1, r3, #23
100034d0:	2386      	movs	r3, #134	; 0x86
100034d2:	005b      	lsls	r3, r3, #1
100034d4:	58cb      	ldr	r3, [r1, r3]
100034d6:	2180      	movs	r1, #128	; 0x80
100034d8:	05c9      	lsls	r1, r1, #23
100034da:	4319      	orrs	r1, r3
100034dc:	2386      	movs	r3, #134	; 0x86
100034de:	005b      	lsls	r3, r3, #1
100034e0:	50d1      	str	r1, [r2, r3]
 					 									 					 					  									      					              					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x05000020);		/*    DPTR = 32,  SIZE = 5 */ 
100034e2:	2390      	movs	r3, #144	; 0x90
100034e4:	05da      	lsls	r2, r3, #23
100034e6:	2390      	movs	r3, #144	; 0x90
100034e8:	05d9      	lsls	r1, r3, #23
100034ea:	2384      	movs	r3, #132	; 0x84
100034ec:	005b      	lsls	r3, r3, #1
100034ee:	58c9      	ldr	r1, [r1, r3]
100034f0:	4b1d      	ldr	r3, [pc, #116]	; (10003568 <DAVE_MUX_Init+0x12c>)
100034f2:	400b      	ands	r3, r1
100034f4:	491d      	ldr	r1, [pc, #116]	; (1000356c <DAVE_MUX_Init+0x130>)
100034f6:	4319      	orrs	r1, r3
100034f8:	2384      	movs	r3, #132	; 0x84
100034fa:	005b      	lsls	r3, r3, #1
100034fc:	50d1      	str	r1, [r2, r3]
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x05000000);		/*    DPTR = 0,  SIZE = 5 */ 
100034fe:	2390      	movs	r3, #144	; 0x90
10003500:	05da      	lsls	r2, r3, #23
10003502:	2390      	movs	r3, #144	; 0x90
10003504:	05d9      	lsls	r1, r3, #23
10003506:	2386      	movs	r3, #134	; 0x86
10003508:	005b      	lsls	r3, r3, #1
1000350a:	58c9      	ldr	r1, [r1, r3]
1000350c:	4b16      	ldr	r3, [pc, #88]	; (10003568 <DAVE_MUX_Init+0x12c>)
1000350e:	400b      	ands	r3, r1
10003510:	21a0      	movs	r1, #160	; 0xa0
10003512:	04c9      	lsls	r1, r1, #19
10003514:	4319      	orrs	r1, r3
10003516:	2386      	movs	r3, #134	; 0x86
10003518:	005b      	lsls	r3, r3, #1
1000351a:	50d1      	str	r1, [r2, r3]
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
1000351c:	2390      	movs	r3, #144	; 0x90
1000351e:	05db      	lsls	r3, r3, #23
10003520:	1c3a      	adds	r2, r7, #0
10003522:	6811      	ldr	r1, [r2, #0]
10003524:	220f      	movs	r2, #15
10003526:	4011      	ands	r1, r2
10003528:	2290      	movs	r2, #144	; 0x90
1000352a:	05d2      	lsls	r2, r2, #23
1000352c:	6c12      	ldr	r2, [r2, #64]	; 0x40
1000352e:	200f      	movs	r0, #15
10003530:	4382      	bics	r2, r0
10003532:	430a      	orrs	r2, r1
10003534:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                                 

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
10003536:	4b0e      	ldr	r3, [pc, #56]	; (10003570 <DAVE_MUX_Init+0x134>)
10003538:	4a0d      	ldr	r2, [pc, #52]	; (10003570 <DAVE_MUX_Init+0x134>)
1000353a:	6912      	ldr	r2, [r2, #16]
1000353c:	2180      	movs	r1, #128	; 0x80
1000353e:	430a      	orrs	r2, r1
10003540:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
10003542:	4b0b      	ldr	r3, [pc, #44]	; (10003570 <DAVE_MUX_Init+0x134>)
10003544:	4a0a      	ldr	r2, [pc, #40]	; (10003570 <DAVE_MUX_Init+0x134>)
10003546:	6912      	ldr	r2, [r2, #16]
10003548:	2180      	movs	r1, #128	; 0x80
1000354a:	0209      	lsls	r1, r1, #8
1000354c:	430a      	orrs	r2, r1
1000354e:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR4, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x12U);                /*P1.5 : PORT1_IOCR4_PC5_PCR and PORT1_IOCR4_PC5_OE */					   
10003550:	4b07      	ldr	r3, [pc, #28]	; (10003570 <DAVE_MUX_Init+0x134>)
10003552:	4a07      	ldr	r2, [pc, #28]	; (10003570 <DAVE_MUX_Init+0x134>)
10003554:	6951      	ldr	r1, [r2, #20]
10003556:	4a07      	ldr	r2, [pc, #28]	; (10003574 <DAVE_MUX_Init+0x138>)
10003558:	400a      	ands	r2, r1
1000355a:	2190      	movs	r1, #144	; 0x90
1000355c:	0209      	lsls	r1, r1, #8
1000355e:	430a      	orrs	r2, r1
10003560:	615a      	str	r2, [r3, #20]

					 						          						          						          						          						          						          						          						                
                                                                                                                						                            						                          						                            						                             						                          						                             						                           						                          						                            						                    						                         						                         						                       						                       						                          						                          						                                         						                             						                        						                            						                     						                         						                       						                                 
               /*VADC GLOBAL RESULT Mux Related SFR/Bitfields Configurations*/  						                       						                     						                                 
               /*VADC BACKGROUND Source Mux Related SFR/Bitfields Configurations*/  						                  						                						                                                                                 
}
10003562:	46bd      	mov	sp, r7
10003564:	b006      	add	sp, #24
10003566:	bd80      	pop	{r7, pc}
10003568:	f8ffffc0 	.word	0xf8ffffc0
1000356c:	05000020 	.word	0x05000020
10003570:	40040100 	.word	0x40040100
10003574:	ffff47ff 	.word	0xffff47ff

10003578 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{                
10003578:	b580      	push	{r7, lr}
1000357a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                           
}
1000357c:	46bd      	mov	sp, r7
1000357e:	bd80      	pop	{r7, pc}

10003580 <CLK002_Init>:
  * @note   -
  * @param  None
  * @retval None
  */
void CLK002_Init(void)
{
10003580:	b580      	push	{r7, lr}
10003582:	af00      	add	r7, sp, #0
    /* Open the lock that protects privileged bits. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_ALLOW;
10003584:	4b0a      	ldr	r3, [pc, #40]	; (100035b0 <CLK002_Init+0x30>)
10003586:	22c0      	movs	r2, #192	; 0xc0
10003588:	625a      	str	r2, [r3, #36]	; 0x24

    /* Loop until protection is removed. */
    while(((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk))
1000358a:	46c0      	nop			; (mov r8, r8)
1000358c:	4b08      	ldr	r3, [pc, #32]	; (100035b0 <CLK002_Init+0x30>)
1000358e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10003590:	2304      	movs	r3, #4
10003592:	4013      	ands	r3, r2
10003594:	d1fa      	bne.n	1000358c <CLK002_Init+0xc>
    {
	    ;
    }

    /* Update PCLK selection mux. */
    SCU_CLK->CLKCR|=(((uint32_t)CLK002_CLKCR_PCLKSEL<<\
10003596:	4b07      	ldr	r3, [pc, #28]	; (100035b4 <CLK002_Init+0x34>)
10003598:	4a06      	ldr	r2, [pc, #24]	; (100035b4 <CLK002_Init+0x34>)
1000359a:	6812      	ldr	r2, [r2, #0]
1000359c:	601a      	str	r2, [r3, #0]
	             (uint32_t)SCU_CLK_CLKCR_PCLKSEL_Pos)&SCU_CLK_CLKCR_PCLKSEL_Msk);

    CLK002_lDivUpdate();
1000359e:	f000 f811 	bl	100035c4 <CLK002_lDivUpdate>

    /*Close the lock opened above. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_DISALLOW;
100035a2:	4b03      	ldr	r3, [pc, #12]	; (100035b0 <CLK002_Init+0x30>)
100035a4:	22c3      	movs	r2, #195	; 0xc3
100035a6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update the clock variable */
    SystemCoreClockUpdate();
100035a8:	f7fd fdbc 	bl	10001124 <SystemCoreClockUpdate>
}
100035ac:	46bd      	mov	sp, r7
100035ae:	bd80      	pop	{r7, pc}
100035b0:	40010000 	.word	0x40010000
100035b4:	40010300 	.word	0x40010300

100035b8 <AllowClkInitByStartup>:
*         proceeds with program  loading. Return 0 to disallow CStart from
*         performing clock tree setup.
*/

uint32_t AllowClkInitByStartup(void)
{
100035b8:	b580      	push	{r7, lr}
100035ba:	af00      	add	r7, sp, #0
    /* Return FALSE - Do not allow any initialisation by startup code. */
    return ((uint32_t)0);
100035bc:	2300      	movs	r3, #0
}
100035be:	1c18      	adds	r0, r3, #0
100035c0:	46bd      	mov	sp, r7
100035c2:	bd80      	pop	{r7, pc}

100035c4 <CLK002_lDivUpdate>:
  * @note   -
  * @param  None
  * @retval None
  */
static void CLK002_lDivUpdate(void)
{
100035c4:	b580      	push	{r7, lr}
100035c6:	b084      	sub	sp, #16
100035c8:	af00      	add	r7, sp, #0
 /*  Find out current and target value of idiv */
 uint32_t lCurrIdiv= (uint32_t) 0;      /* Current idiv. */
100035ca:	2300      	movs	r3, #0
100035cc:	60fb      	str	r3, [r7, #12]
 uint32_t lTargetidiv= (uint32_t) 0;    /* Target idiv. */
100035ce:	2300      	movs	r3, #0
100035d0:	60bb      	str	r3, [r7, #8]
 uint32_t lCLKCR;
 lCurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
100035d2:	4b18      	ldr	r3, [pc, #96]	; (10003634 <CLK002_lDivUpdate+0x70>)
100035d4:	681a      	ldr	r2, [r3, #0]
100035d6:	23ff      	movs	r3, #255	; 0xff
100035d8:	021b      	lsls	r3, r3, #8
100035da:	4013      	ands	r3, r2
100035dc:	0a1b      	lsrs	r3, r3, #8
100035de:	60fb      	str	r3, [r7, #12]
 lTargetidiv = CLK002_CLKCR_IDIV;
100035e0:	2301      	movs	r3, #1
100035e2:	60bb      	str	r3, [r7, #8]

 /* Update FDIV here, unconditionally. */

  lCLKCR = SCU_CLK->CLKCR;
100035e4:	4b13      	ldr	r3, [pc, #76]	; (10003634 <CLK002_lDivUpdate+0x70>)
100035e6:	681b      	ldr	r3, [r3, #0]
100035e8:	607b      	str	r3, [r7, #4]
  WR_REG(lCLKCR, SCU_CLK_CLKCR_FDIV_Msk, SCU_CLK_CLKCR_FDIV_Pos,CLK002_CLKCR_FDIV);
100035ea:	687b      	ldr	r3, [r7, #4]
100035ec:	22ff      	movs	r2, #255	; 0xff
100035ee:	4393      	bics	r3, r2
100035f0:	607b      	str	r3, [r7, #4]
  SCU_CLK->CLKCR = lCLKCR;
100035f2:	4b10      	ldr	r3, [pc, #64]	; (10003634 <CLK002_lDivUpdate+0x70>)
100035f4:	687a      	ldr	r2, [r7, #4]
100035f6:	601a      	str	r2, [r3, #0]

     /* Delay, till frequency stable, appox. 15us. */


  WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
100035f8:	4b0e      	ldr	r3, [pc, #56]	; (10003634 <CLK002_lDivUpdate+0x70>)
100035fa:	4a0e      	ldr	r2, [pc, #56]	; (10003634 <CLK002_lDivUpdate+0x70>)
100035fc:	6812      	ldr	r2, [r2, #0]
100035fe:	490e      	ldr	r1, [pc, #56]	; (10003638 <CLK002_lDivUpdate+0x74>)
10003600:	430a      	orrs	r2, r1
10003602:	601a      	str	r2, [r3, #0]
  while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10003604:	46c0      	nop			; (mov r8, r8)
10003606:	4b0b      	ldr	r3, [pc, #44]	; (10003634 <CLK002_lDivUpdate+0x70>)
10003608:	681a      	ldr	r2, [r3, #0]
1000360a:	2380      	movs	r3, #128	; 0x80
1000360c:	05db      	lsls	r3, r3, #23
1000360e:	4013      	ands	r3, r2
10003610:	d1f9      	bne.n	10003606 <CLK002_lDivUpdate+0x42>
    ;
  }


    /* Find out current value of direction in which idiv has to update. */
 if (lCurrIdiv==lTargetidiv)
10003612:	68fa      	ldr	r2, [r7, #12]
10003614:	68bb      	ldr	r3, [r7, #8]
10003616:	429a      	cmp	r2, r3
10003618:	d008      	beq.n	1000362c <CLK002_lDivUpdate+0x68>
  {
   /*No change in IDIV. */
  }
 else if(lCurrIdiv < lTargetidiv)
1000361a:	68fa      	ldr	r2, [r7, #12]
1000361c:	68bb      	ldr	r3, [r7, #8]
1000361e:	429a      	cmp	r2, r3
10003620:	d202      	bcs.n	10003628 <CLK002_lDivUpdate+0x64>
  {
    CLK002_lFrequencyDownScaling();
10003622:	f000 f869 	bl	100036f8 <CLK002_lFrequencyDownScaling>
10003626:	e001      	b.n	1000362c <CLK002_lDivUpdate+0x68>
  }
  else
   {
     CLK002_lFrequencyUpScaling();
10003628:	f000 f808 	bl	1000363c <CLK002_lFrequencyUpScaling>
   }

}
1000362c:	46bd      	mov	sp, r7
1000362e:	b004      	add	sp, #16
10003630:	bd80      	pop	{r7, pc}
10003632:	46c0      	nop			; (mov r8, r8)
10003634:	40010300 	.word	0x40010300
10003638:	3ff00000 	.word	0x3ff00000

1000363c <CLK002_lFrequencyUpScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyUpScaling()
{
1000363c:	b580      	push	{r7, lr}
1000363e:	b084      	sub	sp, #16
10003640:	af00      	add	r7, sp, #0
  uint32_t CurrIdiv;
  uint32_t TargetIdiv;
  uint32_t lCLKCR;
  CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
10003642:	4b2a      	ldr	r3, [pc, #168]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
10003644:	681a      	ldr	r2, [r3, #0]
10003646:	23ff      	movs	r3, #255	; 0xff
10003648:	021b      	lsls	r3, r3, #8
1000364a:	4013      	ands	r3, r2
1000364c:	0a1b      	lsrs	r3, r3, #8
1000364e:	60fb      	str	r3, [r7, #12]
  TargetIdiv = CLK002_CLKCR_IDIV;
10003650:	2301      	movs	r3, #1
10003652:	60bb      	str	r3, [r7, #8]
  while(1)
  {
    if(CurrIdiv > (TargetIdiv * 4UL))
10003654:	68bb      	ldr	r3, [r7, #8]
10003656:	009a      	lsls	r2, r3, #2
10003658:	68fb      	ldr	r3, [r7, #12]
1000365a:	429a      	cmp	r2, r3
1000365c:	d224      	bcs.n	100036a8 <CLK002_lFrequencyUpScaling+0x6c>
    {
        CurrIdiv = (CurrIdiv & 0xFFFFFFFCU) + 4U;
1000365e:	68fb      	ldr	r3, [r7, #12]
10003660:	2203      	movs	r2, #3
10003662:	4393      	bics	r3, r2
10003664:	3304      	adds	r3, #4
10003666:	60fb      	str	r3, [r7, #12]
        CurrIdiv  = CurrIdiv >> 2;   /* Divide by 4. */
10003668:	68fb      	ldr	r3, [r7, #12]
1000366a:	089b      	lsrs	r3, r3, #2
1000366c:	60fb      	str	r3, [r7, #12]
        /* Program interim value of IDIV. */

        lCLKCR = SCU_CLK->CLKCR;
1000366e:	4b1f      	ldr	r3, [pc, #124]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
10003670:	681b      	ldr	r3, [r3, #0]
10003672:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
10003674:	68fb      	ldr	r3, [r7, #12]
10003676:	021b      	lsls	r3, r3, #8
10003678:	041b      	lsls	r3, r3, #16
1000367a:	0c1a      	lsrs	r2, r3, #16
1000367c:	6879      	ldr	r1, [r7, #4]
1000367e:	4b1c      	ldr	r3, [pc, #112]	; (100036f0 <CLK002_lFrequencyUpScaling+0xb4>)
10003680:	400b      	ands	r3, r1
10003682:	4313      	orrs	r3, r2
10003684:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
10003686:	4b19      	ldr	r3, [pc, #100]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
10003688:	687a      	ldr	r2, [r7, #4]
1000368a:	601a      	str	r2, [r3, #0]

        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
1000368c:	4b17      	ldr	r3, [pc, #92]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
1000368e:	4a17      	ldr	r2, [pc, #92]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
10003690:	6812      	ldr	r2, [r2, #0]
10003692:	4918      	ldr	r1, [pc, #96]	; (100036f4 <CLK002_lFrequencyUpScaling+0xb8>)
10003694:	430a      	orrs	r2, r1
10003696:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10003698:	46c0      	nop			; (mov r8, r8)
1000369a:	4b14      	ldr	r3, [pc, #80]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
1000369c:	681a      	ldr	r2, [r3, #0]
1000369e:	2380      	movs	r3, #128	; 0x80
100036a0:	05db      	lsls	r3, r3, #23
100036a2:	4013      	ands	r3, r2
100036a4:	d1f9      	bne.n	1000369a <CLK002_lFrequencyUpScaling+0x5e>
100036a6:	e01c      	b.n	100036e2 <CLK002_lFrequencyUpScaling+0xa6>
        }
    }
    else
    {
        /* Program TargetIDiv into IDIV bitfield of CLKCR. */
        lCLKCR = SCU_CLK->CLKCR;
100036a8:	4b10      	ldr	r3, [pc, #64]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
100036aa:	681b      	ldr	r3, [r3, #0]
100036ac:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
100036ae:	68bb      	ldr	r3, [r7, #8]
100036b0:	021b      	lsls	r3, r3, #8
100036b2:	041b      	lsls	r3, r3, #16
100036b4:	0c1a      	lsrs	r2, r3, #16
100036b6:	6879      	ldr	r1, [r7, #4]
100036b8:	4b0d      	ldr	r3, [pc, #52]	; (100036f0 <CLK002_lFrequencyUpScaling+0xb4>)
100036ba:	400b      	ands	r3, r1
100036bc:	4313      	orrs	r3, r2
100036be:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
100036c0:	4b0a      	ldr	r3, [pc, #40]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
100036c2:	687a      	ldr	r2, [r7, #4]
100036c4:	601a      	str	r2, [r3, #0]
        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
100036c6:	4b09      	ldr	r3, [pc, #36]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
100036c8:	4a08      	ldr	r2, [pc, #32]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
100036ca:	6812      	ldr	r2, [r2, #0]
100036cc:	4909      	ldr	r1, [pc, #36]	; (100036f4 <CLK002_lFrequencyUpScaling+0xb8>)
100036ce:	430a      	orrs	r2, r1
100036d0:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
100036d2:	46c0      	nop			; (mov r8, r8)
100036d4:	4b05      	ldr	r3, [pc, #20]	; (100036ec <CLK002_lFrequencyUpScaling+0xb0>)
100036d6:	681a      	ldr	r2, [r3, #0]
100036d8:	2380      	movs	r3, #128	; 0x80
100036da:	05db      	lsls	r3, r3, #23
100036dc:	4013      	ands	r3, r2
100036de:	d1f9      	bne.n	100036d4 <CLK002_lFrequencyUpScaling+0x98>
        {
            ;
        }
        break;
100036e0:	e000      	b.n	100036e4 <CLK002_lFrequencyUpScaling+0xa8>
    }

  }
100036e2:	e7b7      	b.n	10003654 <CLK002_lFrequencyUpScaling+0x18>

}
100036e4:	46bd      	mov	sp, r7
100036e6:	b004      	add	sp, #16
100036e8:	bd80      	pop	{r7, pc}
100036ea:	46c0      	nop			; (mov r8, r8)
100036ec:	40010300 	.word	0x40010300
100036f0:	ffff00ff 	.word	0xffff00ff
100036f4:	3ff00000 	.word	0x3ff00000

100036f8 <CLK002_lFrequencyDownScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyDownScaling()
{
100036f8:	b580      	push	{r7, lr}
100036fa:	b084      	sub	sp, #16
100036fc:	af00      	add	r7, sp, #0
    uint32_t CurrIdiv;
    uint32_t TargetIdiv;
    uint32_t lCLKCR;
    CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
100036fe:	4b27      	ldr	r3, [pc, #156]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
10003700:	681a      	ldr	r2, [r3, #0]
10003702:	23ff      	movs	r3, #255	; 0xff
10003704:	021b      	lsls	r3, r3, #8
10003706:	4013      	ands	r3, r2
10003708:	0a1b      	lsrs	r3, r3, #8
1000370a:	60fb      	str	r3, [r7, #12]
    TargetIdiv = CLK002_CLKCR_IDIV;
1000370c:	2301      	movs	r3, #1
1000370e:	60bb      	str	r3, [r7, #8]
    while(1)
    {
        if((CurrIdiv * 4UL) < TargetIdiv )
10003710:	68fb      	ldr	r3, [r7, #12]
10003712:	009a      	lsls	r2, r3, #2
10003714:	68bb      	ldr	r3, [r7, #8]
10003716:	429a      	cmp	r2, r3
10003718:	d21f      	bcs.n	1000375a <CLK002_lFrequencyDownScaling+0x62>
        {
            CurrIdiv  = CurrIdiv << 2;   /* Multiply by 4. */
1000371a:	68fb      	ldr	r3, [r7, #12]
1000371c:	009b      	lsls	r3, r3, #2
1000371e:	60fb      	str	r3, [r7, #12]
            /* Program interim value of IDIV */
            lCLKCR = SCU_CLK->CLKCR;
10003720:	4b1e      	ldr	r3, [pc, #120]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
10003722:	681b      	ldr	r3, [r3, #0]
10003724:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
10003726:	68fb      	ldr	r3, [r7, #12]
10003728:	021b      	lsls	r3, r3, #8
1000372a:	041b      	lsls	r3, r3, #16
1000372c:	0c1a      	lsrs	r2, r3, #16
1000372e:	6879      	ldr	r1, [r7, #4]
10003730:	4b1b      	ldr	r3, [pc, #108]	; (100037a0 <CLK002_lFrequencyDownScaling+0xa8>)
10003732:	400b      	ands	r3, r1
10003734:	4313      	orrs	r3, r2
10003736:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
10003738:	4b18      	ldr	r3, [pc, #96]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
1000373a:	687a      	ldr	r2, [r7, #4]
1000373c:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
1000373e:	4b17      	ldr	r3, [pc, #92]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
10003740:	4a16      	ldr	r2, [pc, #88]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
10003742:	6812      	ldr	r2, [r2, #0]
10003744:	4917      	ldr	r1, [pc, #92]	; (100037a4 <CLK002_lFrequencyDownScaling+0xac>)
10003746:	430a      	orrs	r2, r1
10003748:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
1000374a:	46c0      	nop			; (mov r8, r8)
1000374c:	4b13      	ldr	r3, [pc, #76]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
1000374e:	681a      	ldr	r2, [r3, #0]
10003750:	2380      	movs	r3, #128	; 0x80
10003752:	05db      	lsls	r3, r3, #23
10003754:	4013      	ands	r3, r2
10003756:	d1f9      	bne.n	1000374c <CLK002_lFrequencyDownScaling+0x54>
10003758:	e01c      	b.n	10003794 <CLK002_lFrequencyDownScaling+0x9c>
            }
        }
        else
        {
            /* Program TargetIDiv into IDIV bitfield of CLKCR */
            lCLKCR = SCU_CLK->CLKCR;
1000375a:	4b10      	ldr	r3, [pc, #64]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
1000375c:	681b      	ldr	r3, [r3, #0]
1000375e:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
10003760:	68bb      	ldr	r3, [r7, #8]
10003762:	021b      	lsls	r3, r3, #8
10003764:	041b      	lsls	r3, r3, #16
10003766:	0c1a      	lsrs	r2, r3, #16
10003768:	6879      	ldr	r1, [r7, #4]
1000376a:	4b0d      	ldr	r3, [pc, #52]	; (100037a0 <CLK002_lFrequencyDownScaling+0xa8>)
1000376c:	400b      	ands	r3, r1
1000376e:	4313      	orrs	r3, r2
10003770:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
10003772:	4b0a      	ldr	r3, [pc, #40]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
10003774:	687a      	ldr	r2, [r7, #4]
10003776:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
           
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10003778:	4b08      	ldr	r3, [pc, #32]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
1000377a:	4a08      	ldr	r2, [pc, #32]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
1000377c:	6812      	ldr	r2, [r2, #0]
1000377e:	4909      	ldr	r1, [pc, #36]	; (100037a4 <CLK002_lFrequencyDownScaling+0xac>)
10003780:	430a      	orrs	r2, r1
10003782:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10003784:	46c0      	nop			; (mov r8, r8)
10003786:	4b05      	ldr	r3, [pc, #20]	; (1000379c <CLK002_lFrequencyDownScaling+0xa4>)
10003788:	681a      	ldr	r2, [r3, #0]
1000378a:	2380      	movs	r3, #128	; 0x80
1000378c:	05db      	lsls	r3, r3, #23
1000378e:	4013      	ands	r3, r2
10003790:	d1f9      	bne.n	10003786 <CLK002_lFrequencyDownScaling+0x8e>
            {
                ;
            }
             break;
10003792:	e000      	b.n	10003796 <CLK002_lFrequencyDownScaling+0x9e>
        }

	  }
10003794:	e7bc      	b.n	10003710 <CLK002_lFrequencyDownScaling+0x18>
}
10003796:	46bd      	mov	sp, r7
10003798:	b004      	add	sp, #16
1000379a:	bd80      	pop	{r7, pc}
1000379c:	40010300 	.word	0x40010300
100037a0:	ffff00ff 	.word	0xffff00ff
100037a4:	3ff00000 	.word	0x3ff00000

100037a8 <CCU8GLOBAL_Init>:
** Description     : Driver Module Initialization function                    **
**                   This service shall initialize the configured CCU slice   **
**                   and provide the clock signal for the upper layer apps.   **
*******************************************************************************/
void CCU8GLOBAL_Init(void)
{
100037a8:	b580      	push	{r7, lr}
100037aa:	b082      	sub	sp, #8
100037ac:	af00      	add	r7, sp, #0
  uint32_t Inst;
  static uint32_t isInitialized = (uint32_t)0U;
    
  if(!isInitialized)
100037ae:	4b0d      	ldr	r3, [pc, #52]	; (100037e4 <CCU8GLOBAL_Init+0x3c>)
100037b0:	681b      	ldr	r3, [r3, #0]
100037b2:	2b00      	cmp	r3, #0
100037b4:	d112      	bne.n	100037dc <CCU8GLOBAL_Init+0x34>
  {   
	for(Inst = 0U; Inst < CCU8GLOBAL_INSTANCES; Inst++)
100037b6:	2300      	movs	r3, #0
100037b8:	607b      	str	r3, [r7, #4]
100037ba:	e009      	b.n	100037d0 <CCU8GLOBAL_Init+0x28>
    {
	    /* Call CCU8 local Init function with all handles configured*/
	    CCU8GLOBAL_lInit(CCU8GLOBAL_HandleArray[Inst]);
100037bc:	4b0a      	ldr	r3, [pc, #40]	; (100037e8 <CCU8GLOBAL_Init+0x40>)
100037be:	687a      	ldr	r2, [r7, #4]
100037c0:	0092      	lsls	r2, r2, #2
100037c2:	58d3      	ldr	r3, [r2, r3]
100037c4:	1c18      	adds	r0, r3, #0
100037c6:	f000 f811 	bl	100037ec <CCU8GLOBAL_lInit>
  uint32_t Inst;
  static uint32_t isInitialized = (uint32_t)0U;
    
  if(!isInitialized)
  {   
	for(Inst = 0U; Inst < CCU8GLOBAL_INSTANCES; Inst++)
100037ca:	687b      	ldr	r3, [r7, #4]
100037cc:	3301      	adds	r3, #1
100037ce:	607b      	str	r3, [r7, #4]
100037d0:	687b      	ldr	r3, [r7, #4]
100037d2:	2b00      	cmp	r3, #0
100037d4:	d0f2      	beq.n	100037bc <CCU8GLOBAL_Init+0x14>
	    CCU8GLOBAL_lInit(CCU8GLOBAL_HandleArray[Inst]);
    }
     
    /* Update the initialization count variable for restricting multiple
     * initialization by the user*/ 
	isInitialized = (uint32_t)1U;  
100037d6:	4b03      	ldr	r3, [pc, #12]	; (100037e4 <CCU8GLOBAL_Init+0x3c>)
100037d8:	2201      	movs	r2, #1
100037da:	601a      	str	r2, [r3, #0]
  }  
}
100037dc:	46bd      	mov	sp, r7
100037de:	b002      	add	sp, #8
100037e0:	bd80      	pop	{r7, pc}
100037e2:	46c0      	nop			; (mov r8, r8)
100037e4:	2000098c 	.word	0x2000098c
100037e8:	200009b4 	.word	0x200009b4

100037ec <CCU8GLOBAL_lInit>:
** Return value    : None                                                     **
**                                                                            **
** Description     : Local function which does the actual intialization       **
*******************************************************************************/
static void CCU8GLOBAL_lInit(const CCU8GLOBAL_HandleType* Handle)
{   
100037ec:	b590      	push	{r4, r7, lr}
100037ee:	b083      	sub	sp, #12
100037f0:	af00      	add	r7, sp, #0
100037f2:	6078      	str	r0, [r7, #4]
    #endif
    
    
    #if ( __TARGET_DEVICE__ == XMC13 )
    /* Wait until the clock gating is not set*/
    if(!( (uint32_t)SCU_CLK->CGATCLR0 & 
100037f4:	4b17      	ldr	r3, [pc, #92]	; (10003854 <CCU8GLOBAL_lInit+0x68>)
100037f6:	691a      	ldr	r2, [r3, #16]
    	   (uint32_t)Handle->ClockGating_Pos))
100037f8:	687b      	ldr	r3, [r7, #4]
100037fa:	685b      	ldr	r3, [r3, #4]
    #endif
    
    
    #if ( __TARGET_DEVICE__ == XMC13 )
    /* Wait until the clock gating is not set*/
    if(!( (uint32_t)SCU_CLK->CGATCLR0 & 
100037fc:	4013      	ands	r3, r2
100037fe:	d11d      	bne.n	1000383c <CCU8GLOBAL_lInit+0x50>
    	   (uint32_t)Handle->ClockGating_Pos))
    { 
       /* Set mode field in Password register to remove bit protection*/
       SCU_GENERAL->PASSWD = (uint32_t)CCU8GLOBAL_PASSWORD1;
10003800:	4b15      	ldr	r3, [pc, #84]	; (10003858 <CCU8GLOBAL_lInit+0x6c>)
10003802:	22c0      	movs	r2, #192	; 0xc0
10003804:	625a      	str	r2, [r3, #36]	; 0x24
       /* */
       WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, 
10003806:	4b13      	ldr	r3, [pc, #76]	; (10003854 <CCU8GLOBAL_lInit+0x68>)
10003808:	4a12      	ldr	r2, [pc, #72]	; (10003854 <CCU8GLOBAL_lInit+0x68>)
1000380a:	6812      	ldr	r2, [r2, #0]
1000380c:	4913      	ldr	r1, [pc, #76]	; (1000385c <CCU8GLOBAL_lInit+0x70>)
1000380e:	430a      	orrs	r2, r1
10003810:	601a      	str	r2, [r3, #0]
			                   SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
       /* Enable clock gating for XMC13 based devices */
       SET_BIT(SCU_CLK->CGATCLR0, Handle->ClockGating_Pos);
10003812:	4b10      	ldr	r3, [pc, #64]	; (10003854 <CCU8GLOBAL_lInit+0x68>)
10003814:	4a0f      	ldr	r2, [pc, #60]	; (10003854 <CCU8GLOBAL_lInit+0x68>)
10003816:	6911      	ldr	r1, [r2, #16]
10003818:	687a      	ldr	r2, [r7, #4]
1000381a:	6852      	ldr	r2, [r2, #4]
1000381c:	2001      	movs	r0, #1
1000381e:	1c04      	adds	r4, r0, #0
10003820:	4094      	lsls	r4, r2
10003822:	1c22      	adds	r2, r4, #0
10003824:	430a      	orrs	r2, r1
10003826:	611a      	str	r2, [r3, #16]
       /* Wait until VDDC is not too low and the fractional divider
         input clock is running at the targeted frequency */
       while ((uint32_t)SCU_CLK->CLKCR & (uint32_t)SCU_CLK_CLKCR_VDDC2LOW_Msk)
10003828:	46c0      	nop			; (mov r8, r8)
1000382a:	4b0a      	ldr	r3, [pc, #40]	; (10003854 <CCU8GLOBAL_lInit+0x68>)
1000382c:	681a      	ldr	r2, [r3, #0]
1000382e:	2380      	movs	r3, #128	; 0x80
10003830:	05db      	lsls	r3, r3, #23
10003832:	4013      	ands	r3, r2
10003834:	d1f9      	bne.n	1000382a <CCU8GLOBAL_lInit+0x3e>
	   {}
       /* Set mode field in Password register to disable protected access*/
	   SCU_GENERAL->PASSWD = (uint32_t)CCU8GLOBAL_PASSWORD2;
10003836:	4b08      	ldr	r3, [pc, #32]	; (10003858 <CCU8GLOBAL_lInit+0x6c>)
10003838:	22c3      	movs	r2, #195	; 0xc3
1000383a:	625a      	str	r2, [r3, #36]	; 0x24
	}
    /* */
    #endif
    
    /* Set the Pre-scalar run bit */
    SET_BIT(Handle->CC8yKernRegsPtr->GIDLC,CCU8_GIDLC_SPRB_Pos);
1000383c:	687b      	ldr	r3, [r7, #4]
1000383e:	681b      	ldr	r3, [r3, #0]
10003840:	687a      	ldr	r2, [r7, #4]
10003842:	6812      	ldr	r2, [r2, #0]
10003844:	68d2      	ldr	r2, [r2, #12]
10003846:	2180      	movs	r1, #128	; 0x80
10003848:	0049      	lsls	r1, r1, #1
1000384a:	430a      	orrs	r2, r1
1000384c:	60da      	str	r2, [r3, #12]
}
1000384e:	46bd      	mov	sp, r7
10003850:	b003      	add	sp, #12
10003852:	bd90      	pop	{r4, r7, pc}
10003854:	40010300 	.word	0x40010300
10003858:	40010000 	.word	0x40010000
1000385c:	3ff00000 	.word	0x3ff00000

10003860 <CCU4GLOBAL_Init>:
/**
 * @cond INTERNAL_DOCS
 */

void CCU4GLOBAL_Init(void)
{
10003860:	b580      	push	{r7, lr}
10003862:	b082      	sub	sp, #8
10003864:	af00      	add	r7, sp, #0
  static uint32_t CCU4InitCalled = (uint32_t)0U;
  uint32_t Count = 0U;
10003866:	2300      	movs	r3, #0
10003868:	607b      	str	r3, [r7, #4]
  
  if(CCU4InitCalled == (uint32_t)0U)
1000386a:	4b0d      	ldr	r3, [pc, #52]	; (100038a0 <CCU4GLOBAL_Init+0x40>)
1000386c:	681b      	ldr	r3, [r3, #0]
1000386e:	2b00      	cmp	r3, #0
10003870:	d112      	bne.n	10003898 <CCU4GLOBAL_Init+0x38>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
10003872:	2300      	movs	r3, #0
10003874:	607b      	str	r3, [r7, #4]
10003876:	e009      	b.n	1000388c <CCU4GLOBAL_Init+0x2c>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
10003878:	4b0a      	ldr	r3, [pc, #40]	; (100038a4 <CCU4GLOBAL_Init+0x44>)
1000387a:	687a      	ldr	r2, [r7, #4]
1000387c:	0092      	lsls	r2, r2, #2
1000387e:	58d3      	ldr	r3, [r2, r3]
10003880:	1c18      	adds	r0, r3, #0
10003882:	f000 f811 	bl	100038a8 <CCU4Global_lInit>
  {
    /*
     * Each instance of the App brings the module out of reset and enable 
     * the prescalar clock
     */
    for (Count = 0U; Count<(uint32_t)CCU4GLOBAL_NUM_INSTANCES; Count++)
10003886:	687b      	ldr	r3, [r7, #4]
10003888:	3301      	adds	r3, #1
1000388a:	607b      	str	r3, [r7, #4]
1000388c:	687b      	ldr	r3, [r7, #4]
1000388e:	2b00      	cmp	r3, #0
10003890:	d0f2      	beq.n	10003878 <CCU4GLOBAL_Init+0x18>
    {
  	  CCU4Global_lInit(CCU4Global_HandleArray[Count]);
    }

    CCU4InitCalled = (uint32_t)1;
10003892:	4b03      	ldr	r3, [pc, #12]	; (100038a0 <CCU4GLOBAL_Init+0x40>)
10003894:	2201      	movs	r2, #1
10003896:	601a      	str	r2, [r3, #0]
  }
}
10003898:	46bd      	mov	sp, r7
1000389a:	b002      	add	sp, #8
1000389c:	bd80      	pop	{r7, pc}
1000389e:	46c0      	nop			; (mov r8, r8)
100038a0:	20000990 	.word	0x20000990
100038a4:	200009b8 	.word	0x200009b8

100038a8 <CCU4Global_lInit>:

static void CCU4Global_lInit(const CCU4Global_HandleType * Handle)
{
100038a8:	b590      	push	{r4, r7, lr}
100038aa:	b083      	sub	sp, #12
100038ac:	af00      	add	r7, sp, #0
100038ae:	6078      	str	r0, [r7, #4]
    if( Handle->KernelNumber <= 2 )
100038b0:	687b      	ldr	r3, [r7, #4]
100038b2:	685b      	ldr	r3, [r3, #4]
100038b4:	2b02      	cmp	r3, #2
100038b6:	d823      	bhi.n	10003900 <CCU4Global_lInit+0x58>
	{
		/* Disables the gating for CCU4 kernel */      
		/*This is applicable for XMC4400,XMC4200 and XMC1xxx Devices*/
		#if (UC_FAMILY == XMC1 )
			if (!((uint32_t)SCU_CLK->CGATCLR0 & Handle->ClockGating))
100038b8:	4b17      	ldr	r3, [pc, #92]	; (10003918 <CCU4Global_lInit+0x70>)
100038ba:	691a      	ldr	r2, [r3, #16]
100038bc:	687b      	ldr	r3, [r7, #4]
100038be:	689b      	ldr	r3, [r3, #8]
100038c0:	4013      	ands	r3, r2
100038c2:	d11d      	bne.n	10003900 <CCU4Global_lInit+0x58>
			{ 
				SCU_GENERAL->PASSWD = 0x000000C0UL;
100038c4:	4b15      	ldr	r3, [pc, #84]	; (1000391c <CCU4Global_lInit+0x74>)
100038c6:	22c0      	movs	r2, #192	; 0xc0
100038c8:	625a      	str	r2, [r3, #36]	; 0x24
				WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, 
100038ca:	4b13      	ldr	r3, [pc, #76]	; (10003918 <CCU4Global_lInit+0x70>)
100038cc:	4a12      	ldr	r2, [pc, #72]	; (10003918 <CCU4Global_lInit+0x70>)
100038ce:	6812      	ldr	r2, [r2, #0]
100038d0:	4913      	ldr	r1, [pc, #76]	; (10003920 <CCU4Global_lInit+0x78>)
100038d2:	430a      	orrs	r2, r1
100038d4:	601a      	str	r2, [r3, #0]
					   SCU_CLK_CLKCR_CNTADJ_Pos,CCU4GLOBAL_DELAYCNT);
				
				SET_BIT(SCU_CLK->CGATCLR0, Handle->ClockGating);
100038d6:	4b10      	ldr	r3, [pc, #64]	; (10003918 <CCU4Global_lInit+0x70>)
100038d8:	4a0f      	ldr	r2, [pc, #60]	; (10003918 <CCU4Global_lInit+0x70>)
100038da:	6911      	ldr	r1, [r2, #16]
100038dc:	687a      	ldr	r2, [r7, #4]
100038de:	6892      	ldr	r2, [r2, #8]
100038e0:	2001      	movs	r0, #1
100038e2:	1c04      	adds	r4, r0, #0
100038e4:	4094      	lsls	r4, r2
100038e6:	1c22      	adds	r2, r4, #0
100038e8:	430a      	orrs	r2, r1
100038ea:	611a      	str	r2, [r3, #16]
				while ((uint32_t)SCU_CLK->CLKCR & 
100038ec:	46c0      	nop			; (mov r8, r8)
100038ee:	4b0a      	ldr	r3, [pc, #40]	; (10003918 <CCU4Global_lInit+0x70>)
100038f0:	681a      	ldr	r2, [r3, #0]
100038f2:	2380      	movs	r3, #128	; 0x80
100038f4:	05db      	lsls	r3, r3, #23
100038f6:	4013      	ands	r3, r2
100038f8:	d1f9      	bne.n	100038ee <CCU4Global_lInit+0x46>
					   (uint32_t)SCU_CLK_CLKCR_VDDC2LOW_Msk)
				{
					;
				}
				SCU_GENERAL->PASSWD = 0x000000C3UL;
100038fa:	4b08      	ldr	r3, [pc, #32]	; (1000391c <CCU4Global_lInit+0x74>)
100038fc:	22c3      	movs	r2, #195	; 0xc3
100038fe:	625a      	str	r2, [r3, #36]	; 0x24
		RESET001_DeassertReset(Handle->PeripheralReset);
	#endif    

		
    /* Sets Run bit of the Prescalar */
    SET_BIT(Handle->CC4yKernRegsPtr->GIDLC,CCU4_GIDLC_SPRB_Pos);
10003900:	687b      	ldr	r3, [r7, #4]
10003902:	681b      	ldr	r3, [r3, #0]
10003904:	687a      	ldr	r2, [r7, #4]
10003906:	6812      	ldr	r2, [r2, #0]
10003908:	68d2      	ldr	r2, [r2, #12]
1000390a:	2180      	movs	r1, #128	; 0x80
1000390c:	0049      	lsls	r1, r1, #1
1000390e:	430a      	orrs	r2, r1
10003910:	60da      	str	r2, [r3, #12]

}
10003912:	46bd      	mov	sp, r7
10003914:	b003      	add	sp, #12
10003916:	bd90      	pop	{r4, r7, pc}
10003918:	40010300 	.word	0x40010300
1000391c:	40010000 	.word	0x40010000
10003920:	3ff00000 	.word	0x3ff00000

10003924 <ADCGLOB001_Init>:

/**
 *This function initialize all VADC Global registers based on GUI configuration.
 */
void ADCGLOB001_Init(void)
{
10003924:	b580      	push	{r7, lr}
10003926:	b082      	sub	sp, #8
10003928:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
1000392a:	2301      	movs	r3, #1
1000392c:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_UNINITIALIZED )
1000392e:	4b50      	ldr	r3, [pc, #320]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003930:	685b      	ldr	r3, [r3, #4]
10003932:	781b      	ldrb	r3, [r3, #0]
10003934:	2b00      	cmp	r3, #0
10003936:	d000      	beq.n	1000393a <ADCGLOB001_Init+0x16>
10003938:	e096      	b.n	10003a68 <ADCGLOB001_Init+0x144>
    {    
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
1000393a:	4b4e      	ldr	r3, [pc, #312]	; (10003a74 <ADCGLOB001_Init+0x150>)
1000393c:	4a4d      	ldr	r2, [pc, #308]	; (10003a74 <ADCGLOB001_Init+0x150>)
1000393e:	6812      	ldr	r2, [r2, #0]
10003940:	494d      	ldr	r1, [pc, #308]	; (10003a78 <ADCGLOB001_Init+0x154>)
10003942:	430a      	orrs	r2, r1
10003944:	601a      	str	r2, [r3, #0]
        SCU_GENERAL->PASSWD = 0x000000C0U;
10003946:	4b4d      	ldr	r3, [pc, #308]	; (10003a7c <ADCGLOB001_Init+0x158>)
10003948:	22c0      	movs	r2, #192	; 0xc0
1000394a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disables the gating for VADC kernel This line of code is not applicable for XMC4500. */
        SET_BIT(SCU_CLK->CGATCLR0, SCU_CLK_CGATCLR0_VADC_Pos);
1000394c:	4b49      	ldr	r3, [pc, #292]	; (10003a74 <ADCGLOB001_Init+0x150>)
1000394e:	4a49      	ldr	r2, [pc, #292]	; (10003a74 <ADCGLOB001_Init+0x150>)
10003950:	6912      	ldr	r2, [r2, #16]
10003952:	2101      	movs	r1, #1
10003954:	430a      	orrs	r2, r1
10003956:	611a      	str	r2, [r3, #16]
        SCU_GENERAL->PASSWD = 0x000000C3UL;
10003958:	4b48      	ldr	r3, [pc, #288]	; (10003a7c <ADCGLOB001_Init+0x158>)
1000395a:	22c3      	movs	r2, #195	; 0xc3
1000395c:	625a      	str	r2, [r3, #36]	; 0x24
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
1000395e:	46c0      	nop			; (mov r8, r8)
10003960:	4b44      	ldr	r3, [pc, #272]	; (10003a74 <ADCGLOB001_Init+0x150>)
10003962:	681a      	ldr	r2, [r3, #0]
10003964:	2380      	movs	r3, #128	; 0x80
10003966:	05db      	lsls	r3, r3, #23
10003968:	4013      	ands	r3, r2
1000396a:	d1f9      	bne.n	10003960 <ADCGLOB001_Init+0x3c>
        {};     
        /* Enable Out of range Comparator for ADC channels pins P2.2to P2.9,
         * this code is applicable only for XMC1xxx devices  */
            COMPARATOR->ORCCTRL = 0XFFU;
1000396c:	4b44      	ldr	r3, [pc, #272]	; (10003a80 <ADCGLOB001_Init+0x15c>)
1000396e:	22ff      	movs	r2, #255	; 0xff
10003970:	601a      	str	r2, [r3, #0]
        /* Bring the module out of disabled state.*/
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
10003972:	4b3f      	ldr	r3, [pc, #252]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003974:	681b      	ldr	r3, [r3, #0]
10003976:	4a3e      	ldr	r2, [pc, #248]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003978:	6812      	ldr	r2, [r2, #0]
1000397a:	6812      	ldr	r2, [r2, #0]
1000397c:	2101      	movs	r1, #1
1000397e:	438a      	bics	r2, r1
10003980:	601a      	str	r2, [r3, #0]
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
10003982:	4b3b      	ldr	r3, [pc, #236]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003984:	681a      	ldr	r2, [r3, #0]
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
10003986:	4b3a      	ldr	r3, [pc, #232]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003988:	7b5b      	ldrb	r3, [r3, #13]
1000398a:	0219      	lsls	r1, r3, #8
1000398c:	23c0      	movs	r3, #192	; 0xc0
1000398e:	009b      	lsls	r3, r3, #2
10003990:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.keDoubleClkMSBConver <<VADC_GLOBCFG_DCMSB_Pos)&VADC_GLOBCFG_DCMSB_Msk)| \
10003992:	4b37      	ldr	r3, [pc, #220]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003994:	7ddb      	ldrb	r3, [r3, #23]
10003996:	01d8      	lsls	r0, r3, #7
10003998:	23ff      	movs	r3, #255	; 0xff
1000399a:	4003      	ands	r3, r0
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
1000399c:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.keDoubleClkMSBConver <<VADC_GLOBCFG_DCMSB_Pos)&VADC_GLOBCFG_DCMSB_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
1000399e:	4b34      	ldr	r3, [pc, #208]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039a0:	7b1b      	ldrb	r3, [r3, #12]
100039a2:	1c18      	adds	r0, r3, #0
100039a4:	231f      	movs	r3, #31
100039a6:	4003      	ands	r3, r0
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
100039a8:	430b      	orrs	r3, r1
100039aa:	2180      	movs	r1, #128	; 0x80
100039ac:	0209      	lsls	r1, r1, #8
100039ae:	4319      	orrs	r1, r3
         * Make divider bit fields writable.
         * Configure Divider Factor for the Analog Internal Clock.
         * Configure Divider Factor for the Arbiter Clock.
         * Configure Double Clock for the MSB Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG = \
100039b0:	2380      	movs	r3, #128	; 0x80
100039b2:	50d1      	str	r1, [r2, r3]
                (uint32_t)(((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)| \
                        (((uint32_t)ADCGLOB001_Handle0.kArbiterClkDivider <<VADC_GLOBCFG_DIVD_Pos) & VADC_GLOBCFG_DIVD_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.keDoubleClkMSBConver <<VADC_GLOBCFG_DCMSB_Pos)&VADC_GLOBCFG_DCMSB_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kAnalogClkDivider <<VADC_GLOBCFG_DIVA_Pos)&VADC_GLOBCFG_DIVA_Msk));
        /* Make the divider bit fields write protected */
        CLR_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
100039b4:	4b2e      	ldr	r3, [pc, #184]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039b6:	681a      	ldr	r2, [r3, #0]
100039b8:	4b2d      	ldr	r3, [pc, #180]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039ba:	6819      	ldr	r1, [r3, #0]
100039bc:	2380      	movs	r3, #128	; 0x80
100039be:	58c9      	ldr	r1, [r1, r3]
100039c0:	4b30      	ldr	r3, [pc, #192]	; (10003a84 <ADCGLOB001_Init+0x160>)
100039c2:	4019      	ands	r1, r3
100039c4:	2380      	movs	r3, #128	; 0x80
100039c6:	50d1      	str	r1, [r2, r3]
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
100039c8:	4b29      	ldr	r3, [pc, #164]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039ca:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
100039cc:	4b28      	ldr	r3, [pc, #160]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039ce:	7d1b      	ldrb	r3, [r3, #20]
100039d0:	0619      	lsls	r1, r3, #24
100039d2:	23e0      	movs	r3, #224	; 0xe0
100039d4:	04db      	lsls	r3, r3, #19
100039d6:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
100039d8:	4b25      	ldr	r3, [pc, #148]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039da:	7c1b      	ldrb	r3, [r3, #16]
100039dc:	0418      	lsls	r0, r3, #16
100039de:	23f8      	movs	r3, #248	; 0xf8
100039e0:	035b      	lsls	r3, r3, #13
100039e2:	4003      	ands	r3, r0
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
100039e4:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
100039e6:	4b22      	ldr	r3, [pc, #136]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039e8:	7c9b      	ldrb	r3, [r3, #18]
100039ea:	0218      	lsls	r0, r3, #8
100039ec:	23e0      	movs	r3, #224	; 0xe0
100039ee:	00db      	lsls	r3, r3, #3
100039f0:	4003      	ands	r3, r0
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass0 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
100039f2:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass0 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass0 <<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
100039f4:	4b1e      	ldr	r3, [pc, #120]	; (10003a70 <ADCGLOB001_Init+0x14c>)
100039f6:	7b9b      	ldrb	r3, [r3, #14]
100039f8:	1c18      	adds	r0, r3, #0
100039fa:	231f      	movs	r3, #31
100039fc:	4003      	ands	r3, r0
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass0 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
100039fe:	4319      	orrs	r1, r3
         * Configure Class0 Sample Time Control for Standard Conversion.
         * Configure Class0 Sample Time Control for EMUX Conversion.
         * Configure Class0 Conversion Mode for Standard Conversion.
         * Configure Class0 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[0] = \
10003a00:	23a0      	movs	r3, #160	; 0xa0
10003a02:	50d1      	str	r1, [r2, r3]
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
10003a04:	4b1a      	ldr	r3, [pc, #104]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a06:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
10003a08:	4b19      	ldr	r3, [pc, #100]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a0a:	7d5b      	ldrb	r3, [r3, #21]
10003a0c:	0619      	lsls	r1, r3, #24
10003a0e:	23e0      	movs	r3, #224	; 0xe0
10003a10:	04db      	lsls	r3, r3, #19
10003a12:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
10003a14:	4b16      	ldr	r3, [pc, #88]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a16:	7c5b      	ldrb	r3, [r3, #17]
10003a18:	0418      	lsls	r0, r3, #16
10003a1a:	23f8      	movs	r3, #248	; 0xf8
10003a1c:	035b      	lsls	r3, r3, #13
10003a1e:	4003      	ands	r3, r0
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
10003a20:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
10003a22:	4b13      	ldr	r3, [pc, #76]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a24:	7cdb      	ldrb	r3, [r3, #19]
10003a26:	0218      	lsls	r0, r3, #8
10003a28:	23e0      	movs	r3, #224	; 0xe0
10003a2a:	00db      	lsls	r3, r3, #3
10003a2c:	4003      	ands	r3, r0
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
10003a2e:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));
10003a30:	4b0f      	ldr	r3, [pc, #60]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a32:	7bdb      	ldrb	r3, [r3, #15]
10003a34:	1c18      	adds	r0, r3, #0
10003a36:	231f      	movs	r3, #31
10003a38:	4003      	ands	r3, r0
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.kEMUXConversionModeClass1 << VADC_GLOBICLASS_CME_Pos)&VADC_GLOBICLASS_CME_Msk)| \
10003a3a:	4319      	orrs	r1, r3
         * Configure Class1 Sample Time Control for Standard Conversion.
         * Configure Class1 Sample Time Control for EMUX Conversion.
         * Configure Class1 Conversion Mode for Standard Conversion.
         * Configure Class1 Conversion Mode for EMUX Conversion.
         */
        ADCGLOB001_Handle0.kGlobalPtr->GLOBICLASS[1] = \
10003a3c:	23a4      	movs	r3, #164	; 0xa4
10003a3e:	50d1      	str	r1, [r2, r3]
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
10003a40:	4b0b      	ldr	r3, [pc, #44]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a42:	681a      	ldr	r2, [r3, #0]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
10003a44:	4b0a      	ldr	r3, [pc, #40]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a46:	895b      	ldrh	r3, [r3, #10]
10003a48:	0419      	lsls	r1, r3, #16
10003a4a:	4b0f      	ldr	r3, [pc, #60]	; (10003a88 <ADCGLOB001_Init+0x164>)
10003a4c:	4019      	ands	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
10003a4e:	4b08      	ldr	r3, [pc, #32]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a50:	891b      	ldrh	r3, [r3, #8]
10003a52:	051b      	lsls	r3, r3, #20
10003a54:	0d1b      	lsrs	r3, r3, #20
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
10003a56:	4319      	orrs	r1, r3
                        (((uint32_t)ADCGLOB001_Handle0.kEMUXSampleTimeControlClass1 <<VADC_GLOBICLASS_STCE_Pos)&VADC_GLOBICLASS_STCE_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kConversionModeClass1 <<VADC_GLOBICLASS_CMS_Pos)&VADC_GLOBICLASS_CMS_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.kSampleTimeControlClass1<<VADC_GLOBICLASS_STCS_Pos)&VADC_GLOBICLASS_STCS_Msk));

        /* Configure the lower and upper boundary based on the GUI configuration.*/
        ADCGLOB001_Handle0.kGlobalPtr->GLOBBOUND = \
10003a58:	23b8      	movs	r3, #184	; 0xb8
10003a5a:	50d1      	str	r1, [r2, r3]
                (uint32_t)((((uint32_t)ADCGLOB001_Handle0.KGlobBoundary1 <<VADC_GLOBBOUND_BOUNDARY1_Pos)&VADC_GLOBBOUND_BOUNDARY1_Msk)| \
                        (((uint32_t)ADCGLOB001_Handle0.KGlobBoundary0 <<VADC_GLOBBOUND_BOUNDARY0_Pos)&VADC_GLOBBOUND_BOUNDARY0_Msk));
        ADCGLOB001_Handle0.kDynamicDataPtr->StateType = ADCGLOB001_INITIALIZED;
10003a5c:	4b04      	ldr	r3, [pc, #16]	; (10003a70 <ADCGLOB001_Init+0x14c>)
10003a5e:	685b      	ldr	r3, [r3, #4]
10003a60:	2201      	movs	r2, #1
10003a62:	701a      	strb	r2, [r3, #0]
        Status &= (uint32_t)DAVEApp_SUCCESS;
10003a64:	2300      	movs	r3, #0
10003a66:	607b      	str	r3, [r7, #4]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
10003a68:	46bd      	mov	sp, r7
10003a6a:	b002      	add	sp, #8
10003a6c:	bd80      	pop	{r7, pc}
10003a6e:	46c0      	nop			; (mov r8, r8)
10003a70:	10006448 	.word	0x10006448
10003a74:	40010300 	.word	0x40010300
10003a78:	3ff00000 	.word	0x3ff00000
10003a7c:	40010000 	.word	0x40010000
10003a80:	40010500 	.word	0x40010500
10003a84:	ffff7fff 	.word	0xffff7fff
10003a88:	0fff0000 	.word	0x0fff0000

10003a8c <ADCGLOB001_DeInit>:

/**
 * This function will de-initialize VADC Global registers.
 */
status_t ADCGLOB001_DeInit(const ADCGLOB001_HandleType * HandlePtr)
{
10003a8c:	b580      	push	{r7, lr}
10003a8e:	b084      	sub	sp, #16
10003a90:	af00      	add	r7, sp, #0
10003a92:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003a94:	2301      	movs	r3, #1
10003a96:	60fb      	str	r3, [r7, #12]

    if(HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
10003a98:	687b      	ldr	r3, [r7, #4]
10003a9a:	685b      	ldr	r3, [r3, #4]
10003a9c:	781b      	ldrb	r3, [r3, #0]
10003a9e:	2b01      	cmp	r3, #1
10003aa0:	d131      	bne.n	10003b06 <ADCGLOB001_DeInit+0x7a>
    {
        /* Enable the VADC clock gating
         * This line of code is not applicable for XMC4500.
         */

        SET_BIT(SCU_CLK->CGATSET0, SCU_CLK_CGATSET0_VADC_Pos);
10003aa2:	4b1b      	ldr	r3, [pc, #108]	; (10003b10 <ADCGLOB001_DeInit+0x84>)
10003aa4:	4a1a      	ldr	r2, [pc, #104]	; (10003b10 <ADCGLOB001_DeInit+0x84>)
10003aa6:	68d2      	ldr	r2, [r2, #12]
10003aa8:	2101      	movs	r1, #1
10003aaa:	430a      	orrs	r2, r1
10003aac:	60da      	str	r2, [r3, #12]
        /* Bring the module out of disabled state */
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
10003aae:	687b      	ldr	r3, [r7, #4]
10003ab0:	681b      	ldr	r3, [r3, #0]
10003ab2:	687a      	ldr	r2, [r7, #4]
10003ab4:	6812      	ldr	r2, [r2, #0]
10003ab6:	6812      	ldr	r2, [r2, #0]
10003ab8:	2101      	movs	r1, #1
10003aba:	438a      	bics	r2, r1
10003abc:	601a      	str	r2, [r3, #0]

        /* Make divider bit fields writable and deconfigure Analog Internal Clock,
     Arbiter Clock & MSB Conversion bits.*/
        HandlePtr->kGlobalPtr->GLOBCFG = \
10003abe:	687b      	ldr	r3, [r7, #4]
10003ac0:	681a      	ldr	r2, [r3, #0]
10003ac2:	2380      	movs	r3, #128	; 0x80
10003ac4:	4913      	ldr	r1, [pc, #76]	; (10003b14 <ADCGLOB001_DeInit+0x88>)
10003ac6:	50d1      	str	r1, [r2, r3]
                (((uint32_t)1<<VADC_GLOBCFG_DIVWC_Pos)|((~(VADC_GLOBCFG_DIVD_Msk))& \
                        (~(VADC_GLOBCFG_DCMSB_Msk)) & (~(VADC_GLOBCFG_DIVA_Msk))));

        /* Again make the divider bit fields write protected */
        CLR_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_DIVWC_Pos);
10003ac8:	687b      	ldr	r3, [r7, #4]
10003aca:	681a      	ldr	r2, [r3, #0]
10003acc:	687b      	ldr	r3, [r7, #4]
10003ace:	6819      	ldr	r1, [r3, #0]
10003ad0:	2380      	movs	r3, #128	; 0x80
10003ad2:	58c9      	ldr	r1, [r1, r3]
10003ad4:	4b10      	ldr	r3, [pc, #64]	; (10003b18 <ADCGLOB001_DeInit+0x8c>)
10003ad6:	4019      	ands	r1, r3
10003ad8:	2380      	movs	r3, #128	; 0x80
10003ada:	50d1      	str	r1, [r2, r3]
         *  mode.
         * Configure Class0 Conversion Mode for Standard Conversion into default mode.
         * Configure Class0 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class0  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[0] = \
10003adc:	687b      	ldr	r3, [r7, #4]
10003ade:	681a      	ldr	r2, [r3, #0]
10003ae0:	23a0      	movs	r3, #160	; 0xa0
10003ae2:	490e      	ldr	r1, [pc, #56]	; (10003b1c <ADCGLOB001_DeInit+0x90>)
10003ae4:	50d1      	str	r1, [r2, r3]
         *  mode.
         * Configure Class1 Conversion Mode for Standard Conversion into default mode.
         * Configure Class1 Sample Time Control for EMUX Conversion into default mode.
         * Configure Class1  Conversion Mode for EMUX Conversion into default mode.
         */
        HandlePtr->kGlobalPtr->GLOBICLASS[1] = \
10003ae6:	687b      	ldr	r3, [r7, #4]
10003ae8:	681a      	ldr	r2, [r3, #0]
10003aea:	23a4      	movs	r3, #164	; 0xa4
10003aec:	490b      	ldr	r1, [pc, #44]	; (10003b1c <ADCGLOB001_DeInit+0x90>)
10003aee:	50d1      	str	r1, [r2, r3]
                ((~(VADC_GLOBICLASS_CME_Msk))&(~(VADC_GLOBICLASS_STCE_Msk))& \
                        (~(VADC_GLOBICLASS_CMS_Msk))&(~(VADC_GLOBICLASS_STCS_Msk)));

        /* Configure global lower and upper boundary value into default value.*/
        HandlePtr->kGlobalPtr->GLOBBOUND = \
10003af0:	687b      	ldr	r3, [r7, #4]
10003af2:	681a      	ldr	r2, [r3, #0]
10003af4:	23b8      	movs	r3, #184	; 0xb8
10003af6:	490a      	ldr	r1, [pc, #40]	; (10003b20 <ADCGLOB001_DeInit+0x94>)
10003af8:	50d1      	str	r1, [r2, r3]
                ((~(VADC_GLOBBOUND_BOUNDARY1_Msk))&(~(VADC_GLOBBOUND_BOUNDARY0_Msk)));

        HandlePtr->kDynamicDataPtr->StateType = ADCGLOB001_UNINITIALIZED;
10003afa:	687b      	ldr	r3, [r7, #4]
10003afc:	685b      	ldr	r3, [r3, #4]
10003afe:	2200      	movs	r2, #0
10003b00:	701a      	strb	r2, [r3, #0]
        Status = (uint32_t)DAVEApp_SUCCESS;
10003b02:	2300      	movs	r3, #0
10003b04:	60fb      	str	r3, [r7, #12]
    } else {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003b06:	68fb      	ldr	r3, [r7, #12]
}
10003b08:	1c18      	adds	r0, r3, #0
10003b0a:	46bd      	mov	sp, r7
10003b0c:	b004      	add	sp, #16
10003b0e:	bd80      	pop	{r7, pc}
10003b10:	40010300 	.word	0x40010300
10003b14:	fffffc60 	.word	0xfffffc60
10003b18:	ffff7fff 	.word	0xffff7fff
10003b1c:	f8e0f8e0 	.word	0xf8e0f8e0
10003b20:	f000f000 	.word	0xf000f000

10003b24 <ADCGLOB001_CLKRequestDisable>:

/**
 * This function disable the control of the module.
 */
status_t ADCGLOB001_CLKRequestDisable(const ADCGLOB001_HandleType * HandlePtr)
{
10003b24:	b580      	push	{r7, lr}
10003b26:	b084      	sub	sp, #16
10003b28:	af00      	add	r7, sp, #0
10003b2a:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003b2c:	2301      	movs	r3, #1
10003b2e:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003b30:	687b      	ldr	r3, [r7, #4]
10003b32:	685b      	ldr	r3, [r3, #4]
10003b34:	781b      	ldrb	r3, [r3, #0]
10003b36:	2b01      	cmp	r3, #1
10003b38:	d109      	bne.n	10003b4e <ADCGLOB001_CLKRequestDisable+0x2a>
        /* Bring the module in disabled state
         * Module Disable Request Bit
         * 0 : enable the module clock
         * 1 : stop the module clock */

        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
10003b3a:	687b      	ldr	r3, [r7, #4]
10003b3c:	681b      	ldr	r3, [r3, #0]
10003b3e:	687a      	ldr	r2, [r7, #4]
10003b40:	6812      	ldr	r2, [r2, #0]
10003b42:	6812      	ldr	r2, [r2, #0]
10003b44:	2101      	movs	r1, #1
10003b46:	430a      	orrs	r2, r1
10003b48:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003b4a:	2300      	movs	r3, #0
10003b4c:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003b4e:	68fb      	ldr	r3, [r7, #12]
}
10003b50:	1c18      	adds	r0, r3, #0
10003b52:	46bd      	mov	sp, r7
10003b54:	b004      	add	sp, #16
10003b56:	bd80      	pop	{r7, pc}

10003b58 <ADCGLOB001_CLKRequestEnable>:
/**
 * This function enable the control of the module.
 */
status_t ADCGLOB001_CLKRequestEnable(const ADCGLOB001_HandleType * HandlePtr)
{
10003b58:	b580      	push	{r7, lr}
10003b5a:	b084      	sub	sp, #16
10003b5c:	af00      	add	r7, sp, #0
10003b5e:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003b60:	2301      	movs	r3, #1
10003b62:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003b64:	687b      	ldr	r3, [r7, #4]
10003b66:	685b      	ldr	r3, [r3, #4]
10003b68:	781b      	ldrb	r3, [r3, #0]
10003b6a:	2b01      	cmp	r3, #1
10003b6c:	d109      	bne.n	10003b82 <ADCGLOB001_CLKRequestEnable+0x2a>
    {
        /* Bring the module out of disabled state */

        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_DISR_Pos);
10003b6e:	687b      	ldr	r3, [r7, #4]
10003b70:	681b      	ldr	r3, [r3, #0]
10003b72:	687a      	ldr	r2, [r7, #4]
10003b74:	6812      	ldr	r2, [r2, #0]
10003b76:	6812      	ldr	r2, [r2, #0]
10003b78:	2101      	movs	r1, #1
10003b7a:	438a      	bics	r2, r1
10003b7c:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003b7e:	2300      	movs	r3, #0
10003b80:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003b82:	68fb      	ldr	r3, [r7, #12]
}
10003b84:	1c18      	adds	r0, r3, #0
10003b86:	46bd      	mov	sp, r7
10003b88:	b004      	add	sp, #16
10003b8a:	bd80      	pop	{r7, pc}

10003b8c <ADCGLOB001_SetStartUpCalibration>:
 */

status_t ADCGLOB001_SetStartUpCalibration(
        const ADCGLOB001_HandleType *HandlePtr
)
{
10003b8c:	b580      	push	{r7, lr}
10003b8e:	b084      	sub	sp, #16
10003b90:	af00      	add	r7, sp, #0
10003b92:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003b94:	2301      	movs	r3, #1
10003b96:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003b98:	687b      	ldr	r3, [r7, #4]
10003b9a:	685b      	ldr	r3, [r3, #4]
10003b9c:	781b      	ldrb	r3, [r3, #0]
10003b9e:	2b01      	cmp	r3, #1
10003ba0:	d10c      	bne.n	10003bbc <ADCGLOB001_SetStartUpCalibration+0x30>
    {
        /* Initiate Start-Up Calibration */

        SET_BIT( HandlePtr->kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
10003ba2:	687b      	ldr	r3, [r7, #4]
10003ba4:	681a      	ldr	r2, [r3, #0]
10003ba6:	687b      	ldr	r3, [r7, #4]
10003ba8:	6819      	ldr	r1, [r3, #0]
10003baa:	2380      	movs	r3, #128	; 0x80
10003bac:	58cb      	ldr	r3, [r1, r3]
10003bae:	2180      	movs	r1, #128	; 0x80
10003bb0:	0609      	lsls	r1, r1, #24
10003bb2:	4319      	orrs	r1, r3
10003bb4:	2380      	movs	r3, #128	; 0x80
10003bb6:	50d1      	str	r1, [r2, r3]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003bb8:	2300      	movs	r3, #0
10003bba:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003bbc:	68fb      	ldr	r3, [r7, #12]
}
10003bbe:	1c18      	adds	r0, r3, #0
10003bc0:	46bd      	mov	sp, r7
10003bc2:	b004      	add	sp, #16
10003bc4:	bd80      	pop	{r7, pc}
10003bc6:	46c0      	nop			; (mov r8, r8)

10003bc8 <ADCGLOB001_StartUpCalibrationInit>:
/**
 * This function Initialise the calibration based on GUI configuration.
 */
status_t ADCGLOB001_StartUpCalibrationInit(void)
{
10003bc8:	b580      	push	{r7, lr}
10003bca:	b082      	sub	sp, #8
10003bcc:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003bce:	2301      	movs	r3, #1
10003bd0:	607b      	str	r3, [r7, #4]

    if(ADCGLOB001_Handle0.kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED )
10003bd2:	4b0d      	ldr	r3, [pc, #52]	; (10003c08 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003bd4:	685b      	ldr	r3, [r3, #4]
10003bd6:	781b      	ldrb	r3, [r3, #0]
10003bd8:	2b01      	cmp	r3, #1
10003bda:	d110      	bne.n	10003bfe <ADCGLOB001_StartUpCalibrationInit+0x36>
    {
        /* Initialise Calibration */

        if(ADCGLOB001_Handle0.keStartCalib == (uint8_t)1)
10003bdc:	4b0a      	ldr	r3, [pc, #40]	; (10003c08 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003bde:	7d9b      	ldrb	r3, [r3, #22]
10003be0:	2b01      	cmp	r3, #1
10003be2:	d10a      	bne.n	10003bfa <ADCGLOB001_StartUpCalibrationInit+0x32>
        {
            /* Initiate Start-Up Calibration */
            SET_BIT( ADCGLOB001_Handle0.kGlobalPtr->GLOBCFG, VADC_GLOBCFG_SUCAL_Pos);
10003be4:	4b08      	ldr	r3, [pc, #32]	; (10003c08 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003be6:	681a      	ldr	r2, [r3, #0]
10003be8:	4b07      	ldr	r3, [pc, #28]	; (10003c08 <ADCGLOB001_StartUpCalibrationInit+0x40>)
10003bea:	6819      	ldr	r1, [r3, #0]
10003bec:	2380      	movs	r3, #128	; 0x80
10003bee:	58cb      	ldr	r3, [r1, r3]
10003bf0:	2180      	movs	r1, #128	; 0x80
10003bf2:	0609      	lsls	r1, r1, #24
10003bf4:	4319      	orrs	r1, r3
10003bf6:	2380      	movs	r3, #128	; 0x80
10003bf8:	50d1      	str	r1, [r2, r3]
        }

        Status = (uint32_t)DAVEApp_SUCCESS;
10003bfa:	2300      	movs	r3, #0
10003bfc:	607b      	str	r3, [r7, #4]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003bfe:	687b      	ldr	r3, [r7, #4]
}
10003c00:	1c18      	adds	r0, r3, #0
10003c02:	46bd      	mov	sp, r7
10003c04:	b002      	add	sp, #8
10003c06:	bd80      	pop	{r7, pc}
10003c08:	10006448 	.word	0x10006448

10003c0c <ADCGLOB001_EnableSleepModeControl>:
 * reaction to sleep mode.
 */
status_t ADCGLOB001_EnableSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
10003c0c:	b580      	push	{r7, lr}
10003c0e:	b084      	sub	sp, #16
10003c10:	af00      	add	r7, sp, #0
10003c12:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003c14:	2301      	movs	r3, #1
10003c16:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003c18:	687b      	ldr	r3, [r7, #4]
10003c1a:	685b      	ldr	r3, [r3, #4]
10003c1c:	781b      	ldrb	r3, [r3, #0]
10003c1e:	2b01      	cmp	r3, #1
10003c20:	d109      	bne.n	10003c36 <ADCGLOB001_EnableSleepModeControl+0x2a>
    {
        /* Reset  Sleep Mode Enable Control bit*/
        CLR_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
10003c22:	687b      	ldr	r3, [r7, #4]
10003c24:	681b      	ldr	r3, [r3, #0]
10003c26:	687a      	ldr	r2, [r7, #4]
10003c28:	6812      	ldr	r2, [r2, #0]
10003c2a:	6812      	ldr	r2, [r2, #0]
10003c2c:	2108      	movs	r1, #8
10003c2e:	438a      	bics	r2, r1
10003c30:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003c32:	2300      	movs	r3, #0
10003c34:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003c36:	68fb      	ldr	r3, [r7, #12]
}
10003c38:	1c18      	adds	r0, r3, #0
10003c3a:	46bd      	mov	sp, r7
10003c3c:	b004      	add	sp, #16
10003c3e:	bd80      	pop	{r7, pc}

10003c40 <ADCGLOB001_DisregardSleepModeControl>:
 * This function disregards Sleep Mode Control.
 */
status_t ADCGLOB001_DisregardSleepModeControl(
        const ADCGLOB001_HandleType * HandlePtr
)
{
10003c40:	b580      	push	{r7, lr}
10003c42:	b084      	sub	sp, #16
10003c44:	af00      	add	r7, sp, #0
10003c46:	6078      	str	r0, [r7, #4]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003c48:	2301      	movs	r3, #1
10003c4a:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003c4c:	687b      	ldr	r3, [r7, #4]
10003c4e:	685b      	ldr	r3, [r3, #4]
10003c50:	781b      	ldrb	r3, [r3, #0]
10003c52:	2b01      	cmp	r3, #1
10003c54:	d109      	bne.n	10003c6a <ADCGLOB001_DisregardSleepModeControl+0x2a>
    {
        /* set  Sleep Mode Enable Control bit*/
        SET_BIT( HandlePtr->kGlobalPtr->CLC, VADC_CLC_EDIS_Pos);
10003c56:	687b      	ldr	r3, [r7, #4]
10003c58:	681b      	ldr	r3, [r3, #0]
10003c5a:	687a      	ldr	r2, [r7, #4]
10003c5c:	6812      	ldr	r2, [r2, #0]
10003c5e:	6812      	ldr	r2, [r2, #0]
10003c60:	2108      	movs	r1, #8
10003c62:	430a      	orrs	r2, r1
10003c64:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003c66:	2300      	movs	r3, #0
10003c68:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003c6a:	68fb      	ldr	r3, [r7, #12]
}
10003c6c:	1c18      	adds	r0, r3, #0
10003c6e:	46bd      	mov	sp, r7
10003c70:	b004      	add	sp, #16
10003c72:	bd80      	pop	{r7, pc}

10003c74 <ADCGLOB001_SetGlobClass0ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003c74:	b580      	push	{r7, lr}
10003c76:	b084      	sub	sp, #16
10003c78:	af00      	add	r7, sp, #0
10003c7a:	6078      	str	r0, [r7, #4]
10003c7c:	1c0a      	adds	r2, r1, #0
10003c7e:	1cfb      	adds	r3, r7, #3
10003c80:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003c82:	2301      	movs	r3, #1
10003c84:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003c86:	687b      	ldr	r3, [r7, #4]
10003c88:	685b      	ldr	r3, [r3, #4]
10003c8a:	781b      	ldrb	r3, [r3, #0]
10003c8c:	2b01      	cmp	r3, #1
10003c8e:	d11d      	bne.n	10003ccc <ADCGLOB001_SetGlobClass0ConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003c90:	1cfb      	adds	r3, r7, #3
10003c92:	781b      	ldrb	r3, [r3, #0]
10003c94:	2b02      	cmp	r3, #2
10003c96:	d903      	bls.n	10003ca0 <ADCGLOB001_SetGlobClass0ConvMode+0x2c>
10003c98:	1cfb      	adds	r3, r7, #3
10003c9a:	781b      	ldrb	r3, [r3, #0]
10003c9c:	2b05      	cmp	r3, #5
10003c9e:	d113      	bne.n	10003cc8 <ADCGLOB001_SetGlobClass0ConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003ca0:	687b      	ldr	r3, [r7, #4]
10003ca2:	681a      	ldr	r2, [r3, #0]
10003ca4:	1cfb      	adds	r3, r7, #3
10003ca6:	781b      	ldrb	r3, [r3, #0]
10003ca8:	0219      	lsls	r1, r3, #8
10003caa:	23e0      	movs	r3, #224	; 0xe0
10003cac:	00db      	lsls	r3, r3, #3
10003cae:	4019      	ands	r1, r3
10003cb0:	687b      	ldr	r3, [r7, #4]
10003cb2:	6818      	ldr	r0, [r3, #0]
10003cb4:	23a0      	movs	r3, #160	; 0xa0
10003cb6:	58c0      	ldr	r0, [r0, r3]
10003cb8:	4b07      	ldr	r3, [pc, #28]	; (10003cd8 <ADCGLOB001_SetGlobClass0ConvMode+0x64>)
10003cba:	4003      	ands	r3, r0
10003cbc:	4319      	orrs	r1, r3
10003cbe:	23a0      	movs	r3, #160	; 0xa0
10003cc0:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003cc2:	2300      	movs	r3, #0
10003cc4:	60fb      	str	r3, [r7, #12]
10003cc6:	e001      	b.n	10003ccc <ADCGLOB001_SetGlobClass0ConvMode+0x58>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003cc8:	2302      	movs	r3, #2
10003cca:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003ccc:	68fb      	ldr	r3, [r7, #12]
}
10003cce:	1c18      	adds	r0, r3, #0
10003cd0:	46bd      	mov	sp, r7
10003cd2:	b004      	add	sp, #16
10003cd4:	bd80      	pop	{r7, pc}
10003cd6:	46c0      	nop			; (mov r8, r8)
10003cd8:	fffff8ff 	.word	0xfffff8ff

10003cdc <ADCGLOB001_SetGlobClass0SampleTime>:

status_t ADCGLOB001_SetGlobClass0SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003cdc:	b580      	push	{r7, lr}
10003cde:	b084      	sub	sp, #16
10003ce0:	af00      	add	r7, sp, #0
10003ce2:	6078      	str	r0, [r7, #4]
10003ce4:	1c0a      	adds	r2, r1, #0
10003ce6:	1cfb      	adds	r3, r7, #3
10003ce8:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003cea:	2301      	movs	r3, #1
10003cec:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003cee:	687b      	ldr	r3, [r7, #4]
10003cf0:	685b      	ldr	r3, [r3, #4]
10003cf2:	781b      	ldrb	r3, [r3, #0]
10003cf4:	2b01      	cmp	r3, #1
10003cf6:	d117      	bne.n	10003d28 <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
    {
        if(SampleTime < (uint8_t)32){
10003cf8:	1cfb      	adds	r3, r7, #3
10003cfa:	781b      	ldrb	r3, [r3, #0]
10003cfc:	2b1f      	cmp	r3, #31
10003cfe:	d811      	bhi.n	10003d24 <ADCGLOB001_SetGlobClass0SampleTime+0x48>
            /* Set the global class0 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003d00:	687b      	ldr	r3, [r7, #4]
10003d02:	681a      	ldr	r2, [r3, #0]
10003d04:	1cfb      	adds	r3, r7, #3
10003d06:	7819      	ldrb	r1, [r3, #0]
10003d08:	231f      	movs	r3, #31
10003d0a:	4019      	ands	r1, r3
10003d0c:	687b      	ldr	r3, [r7, #4]
10003d0e:	6818      	ldr	r0, [r3, #0]
10003d10:	23a0      	movs	r3, #160	; 0xa0
10003d12:	58c3      	ldr	r3, [r0, r3]
10003d14:	201f      	movs	r0, #31
10003d16:	4383      	bics	r3, r0
10003d18:	4319      	orrs	r1, r3
10003d1a:	23a0      	movs	r3, #160	; 0xa0
10003d1c:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003d1e:	2300      	movs	r3, #0
10003d20:	60fb      	str	r3, [r7, #12]
10003d22:	e001      	b.n	10003d28 <ADCGLOB001_SetGlobClass0SampleTime+0x4c>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003d24:	2302      	movs	r3, #2
10003d26:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003d28:	68fb      	ldr	r3, [r7, #12]

}
10003d2a:	1c18      	adds	r0, r3, #0
10003d2c:	46bd      	mov	sp, r7
10003d2e:	b004      	add	sp, #16
10003d30:	bd80      	pop	{r7, pc}
10003d32:	46c0      	nop			; (mov r8, r8)

10003d34 <ADCGLOB001_SetGlobClass0EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003d34:	b580      	push	{r7, lr}
10003d36:	b084      	sub	sp, #16
10003d38:	af00      	add	r7, sp, #0
10003d3a:	6078      	str	r0, [r7, #4]
10003d3c:	1c0a      	adds	r2, r1, #0
10003d3e:	1cfb      	adds	r3, r7, #3
10003d40:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003d42:	2301      	movs	r3, #1
10003d44:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003d46:	687b      	ldr	r3, [r7, #4]
10003d48:	685b      	ldr	r3, [r3, #4]
10003d4a:	781b      	ldrb	r3, [r3, #0]
10003d4c:	2b01      	cmp	r3, #1
10003d4e:	d11d      	bne.n	10003d8c <ADCGLOB001_SetGlobClass0EmuxConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003d50:	1cfb      	adds	r3, r7, #3
10003d52:	781b      	ldrb	r3, [r3, #0]
10003d54:	2b02      	cmp	r3, #2
10003d56:	d903      	bls.n	10003d60 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x2c>
10003d58:	1cfb      	adds	r3, r7, #3
10003d5a:	781b      	ldrb	r3, [r3, #0]
10003d5c:	2b05      	cmp	r3, #5
10003d5e:	d113      	bne.n	10003d88 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class0 External Multiplexer conversion mode*/
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003d60:	687b      	ldr	r3, [r7, #4]
10003d62:	681a      	ldr	r2, [r3, #0]
10003d64:	1cfb      	adds	r3, r7, #3
10003d66:	781b      	ldrb	r3, [r3, #0]
10003d68:	0619      	lsls	r1, r3, #24
10003d6a:	23e0      	movs	r3, #224	; 0xe0
10003d6c:	04db      	lsls	r3, r3, #19
10003d6e:	4019      	ands	r1, r3
10003d70:	687b      	ldr	r3, [r7, #4]
10003d72:	6818      	ldr	r0, [r3, #0]
10003d74:	23a0      	movs	r3, #160	; 0xa0
10003d76:	58c0      	ldr	r0, [r0, r3]
10003d78:	4b07      	ldr	r3, [pc, #28]	; (10003d98 <ADCGLOB001_SetGlobClass0EmuxConvMode+0x64>)
10003d7a:	4003      	ands	r3, r0
10003d7c:	4319      	orrs	r1, r3
10003d7e:	23a0      	movs	r3, #160	; 0xa0
10003d80:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
10003d82:	2300      	movs	r3, #0
10003d84:	60fb      	str	r3, [r7, #12]
10003d86:	e001      	b.n	10003d8c <ADCGLOB001_SetGlobClass0EmuxConvMode+0x58>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003d88:	2302      	movs	r3, #2
10003d8a:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003d8c:	68fb      	ldr	r3, [r7, #12]

}
10003d8e:	1c18      	adds	r0, r3, #0
10003d90:	46bd      	mov	sp, r7
10003d92:	b004      	add	sp, #16
10003d94:	bd80      	pop	{r7, pc}
10003d96:	46c0      	nop			; (mov r8, r8)
10003d98:	f8ffffff 	.word	0xf8ffffff

10003d9c <ADCGLOB001_SetGlobClass0EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass0EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003d9c:	b580      	push	{r7, lr}
10003d9e:	b084      	sub	sp, #16
10003da0:	af00      	add	r7, sp, #0
10003da2:	6078      	str	r0, [r7, #4]
10003da4:	1c0a      	adds	r2, r1, #0
10003da6:	1cfb      	adds	r3, r7, #3
10003da8:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003daa:	2301      	movs	r3, #1
10003dac:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003dae:	687b      	ldr	r3, [r7, #4]
10003db0:	685b      	ldr	r3, [r3, #4]
10003db2:	781b      	ldrb	r3, [r3, #0]
10003db4:	2b01      	cmp	r3, #1
10003db6:	d119      	bne.n	10003dec <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
10003db8:	1cfb      	adds	r3, r7, #3
10003dba:	781b      	ldrb	r3, [r3, #0]
10003dbc:	2b1f      	cmp	r3, #31
10003dbe:	d813      	bhi.n	10003de8 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x4c>

            /* Set the global class0 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[0],
10003dc0:	687b      	ldr	r3, [r7, #4]
10003dc2:	681a      	ldr	r2, [r3, #0]
10003dc4:	1cfb      	adds	r3, r7, #3
10003dc6:	781b      	ldrb	r3, [r3, #0]
10003dc8:	0419      	lsls	r1, r3, #16
10003dca:	23f8      	movs	r3, #248	; 0xf8
10003dcc:	035b      	lsls	r3, r3, #13
10003dce:	4019      	ands	r1, r3
10003dd0:	687b      	ldr	r3, [r7, #4]
10003dd2:	6818      	ldr	r0, [r3, #0]
10003dd4:	23a0      	movs	r3, #160	; 0xa0
10003dd6:	58c0      	ldr	r0, [r0, r3]
10003dd8:	4b07      	ldr	r3, [pc, #28]	; (10003df8 <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x5c>)
10003dda:	4003      	ands	r3, r0
10003ddc:	4319      	orrs	r1, r3
10003dde:	23a0      	movs	r3, #160	; 0xa0
10003de0:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003de2:	2300      	movs	r3, #0
10003de4:	60fb      	str	r3, [r7, #12]
10003de6:	e001      	b.n	10003dec <ADCGLOB001_SetGlobClass0EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003de8:	2302      	movs	r3, #2
10003dea:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003dec:	68fb      	ldr	r3, [r7, #12]
}
10003dee:	1c18      	adds	r0, r3, #0
10003df0:	46bd      	mov	sp, r7
10003df2:	b004      	add	sp, #16
10003df4:	bd80      	pop	{r7, pc}
10003df6:	46c0      	nop			; (mov r8, r8)
10003df8:	ffe0ffff 	.word	0xffe0ffff

10003dfc <ADCGLOB001_SetGlobClass1ConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1ConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003dfc:	b580      	push	{r7, lr}
10003dfe:	b084      	sub	sp, #16
10003e00:	af00      	add	r7, sp, #0
10003e02:	6078      	str	r0, [r7, #4]
10003e04:	1c0a      	adds	r2, r1, #0
10003e06:	1cfb      	adds	r3, r7, #3
10003e08:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003e0a:	2301      	movs	r3, #1
10003e0c:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003e0e:	687b      	ldr	r3, [r7, #4]
10003e10:	685b      	ldr	r3, [r3, #4]
10003e12:	781b      	ldrb	r3, [r3, #0]
10003e14:	2b01      	cmp	r3, #1
10003e16:	d11d      	bne.n	10003e54 <ADCGLOB001_SetGlobClass1ConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003e18:	1cfb      	adds	r3, r7, #3
10003e1a:	781b      	ldrb	r3, [r3, #0]
10003e1c:	2b02      	cmp	r3, #2
10003e1e:	d903      	bls.n	10003e28 <ADCGLOB001_SetGlobClass1ConvMode+0x2c>
10003e20:	1cfb      	adds	r3, r7, #3
10003e22:	781b      	ldrb	r3, [r3, #0]
10003e24:	2b05      	cmp	r3, #5
10003e26:	d113      	bne.n	10003e50 <ADCGLOB001_SetGlobClass1ConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Set the global class 1 conversion mode */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003e28:	687b      	ldr	r3, [r7, #4]
10003e2a:	681a      	ldr	r2, [r3, #0]
10003e2c:	1cfb      	adds	r3, r7, #3
10003e2e:	781b      	ldrb	r3, [r3, #0]
10003e30:	0219      	lsls	r1, r3, #8
10003e32:	23e0      	movs	r3, #224	; 0xe0
10003e34:	00db      	lsls	r3, r3, #3
10003e36:	4019      	ands	r1, r3
10003e38:	687b      	ldr	r3, [r7, #4]
10003e3a:	6818      	ldr	r0, [r3, #0]
10003e3c:	23a4      	movs	r3, #164	; 0xa4
10003e3e:	58c0      	ldr	r0, [r0, r3]
10003e40:	4b07      	ldr	r3, [pc, #28]	; (10003e60 <ADCGLOB001_SetGlobClass1ConvMode+0x64>)
10003e42:	4003      	ands	r3, r0
10003e44:	4319      	orrs	r1, r3
10003e46:	23a4      	movs	r3, #164	; 0xa4
10003e48:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CMS_Msk,
                    VADC_GLOBICLASS_CMS_Pos,
                    (uint32_t)ConversionModeVal
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003e4a:	2300      	movs	r3, #0
10003e4c:	60fb      	str	r3, [r7, #12]
10003e4e:	e001      	b.n	10003e54 <ADCGLOB001_SetGlobClass1ConvMode+0x58>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003e50:	2302      	movs	r3, #2
10003e52:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003e54:	68fb      	ldr	r3, [r7, #12]
}
10003e56:	1c18      	adds	r0, r3, #0
10003e58:	46bd      	mov	sp, r7
10003e5a:	b004      	add	sp, #16
10003e5c:	bd80      	pop	{r7, pc}
10003e5e:	46c0      	nop			; (mov r8, r8)
10003e60:	fffff8ff 	.word	0xfffff8ff

10003e64 <ADCGLOB001_SetGlobClass1SampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1SampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003e64:	b580      	push	{r7, lr}
10003e66:	b084      	sub	sp, #16
10003e68:	af00      	add	r7, sp, #0
10003e6a:	6078      	str	r0, [r7, #4]
10003e6c:	1c0a      	adds	r2, r1, #0
10003e6e:	1cfb      	adds	r3, r7, #3
10003e70:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003e72:	2301      	movs	r3, #1
10003e74:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003e76:	687b      	ldr	r3, [r7, #4]
10003e78:	685b      	ldr	r3, [r3, #4]
10003e7a:	781b      	ldrb	r3, [r3, #0]
10003e7c:	2b01      	cmp	r3, #1
10003e7e:	d117      	bne.n	10003eb0 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>
    {

        if(SampleTime < (uint8_t)32){
10003e80:	1cfb      	adds	r3, r7, #3
10003e82:	781b      	ldrb	r3, [r3, #0]
10003e84:	2b1f      	cmp	r3, #31
10003e86:	d811      	bhi.n	10003eac <ADCGLOB001_SetGlobClass1SampleTime+0x48>
            /* Write the global class 1 Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003e88:	687b      	ldr	r3, [r7, #4]
10003e8a:	681a      	ldr	r2, [r3, #0]
10003e8c:	1cfb      	adds	r3, r7, #3
10003e8e:	7819      	ldrb	r1, [r3, #0]
10003e90:	231f      	movs	r3, #31
10003e92:	4019      	ands	r1, r3
10003e94:	687b      	ldr	r3, [r7, #4]
10003e96:	6818      	ldr	r0, [r3, #0]
10003e98:	23a4      	movs	r3, #164	; 0xa4
10003e9a:	58c3      	ldr	r3, [r0, r3]
10003e9c:	201f      	movs	r0, #31
10003e9e:	4383      	bics	r3, r0
10003ea0:	4319      	orrs	r1, r3
10003ea2:	23a4      	movs	r3, #164	; 0xa4
10003ea4:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCS_Msk,
                    VADC_GLOBICLASS_STCS_Pos,
                    (uint32_t)SampleTime
            );

            Status = (uint32_t)DAVEApp_SUCCESS;
10003ea6:	2300      	movs	r3, #0
10003ea8:	60fb      	str	r3, [r7, #12]
10003eaa:	e001      	b.n	10003eb0 <ADCGLOB001_SetGlobClass1SampleTime+0x4c>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003eac:	2302      	movs	r3, #2
10003eae:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003eb0:	68fb      	ldr	r3, [r7, #12]
}
10003eb2:	1c18      	adds	r0, r3, #0
10003eb4:	46bd      	mov	sp, r7
10003eb6:	b004      	add	sp, #16
10003eb8:	bd80      	pop	{r7, pc}
10003eba:	46c0      	nop			; (mov r8, r8)

10003ebc <ADCGLOB001_SetGlobClass1EmuxConvMode>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxConvMode(
        const ADCGLOB001_HandleType * HandlePtr,
        ADCGLOB001_ConversionMode ConversionModeVal
)
{
10003ebc:	b580      	push	{r7, lr}
10003ebe:	b084      	sub	sp, #16
10003ec0:	af00      	add	r7, sp, #0
10003ec2:	6078      	str	r0, [r7, #4]
10003ec4:	1c0a      	adds	r2, r1, #0
10003ec6:	1cfb      	adds	r3, r7, #3
10003ec8:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003eca:	2301      	movs	r3, #1
10003ecc:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003ece:	687b      	ldr	r3, [r7, #4]
10003ed0:	685b      	ldr	r3, [r3, #4]
10003ed2:	781b      	ldrb	r3, [r3, #0]
10003ed4:	2b01      	cmp	r3, #1
10003ed6:	d11d      	bne.n	10003f14 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x58>
    {
        if((ConversionModeVal < (ADCGLOB001_ConversionMode)3) ||
10003ed8:	1cfb      	adds	r3, r7, #3
10003eda:	781b      	ldrb	r3, [r3, #0]
10003edc:	2b02      	cmp	r3, #2
10003ede:	d903      	bls.n	10003ee8 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x2c>
10003ee0:	1cfb      	adds	r3, r7, #3
10003ee2:	781b      	ldrb	r3, [r3, #0]
10003ee4:	2b05      	cmp	r3, #5
10003ee6:	d113      	bne.n	10003f10 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x54>
                (ConversionModeVal ==(ADCGLOB001_ConversionMode)5)) {
            /* Write the global class1 External Multiplexer conversion mode */

            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003ee8:	687b      	ldr	r3, [r7, #4]
10003eea:	681a      	ldr	r2, [r3, #0]
10003eec:	1cfb      	adds	r3, r7, #3
10003eee:	781b      	ldrb	r3, [r3, #0]
10003ef0:	0619      	lsls	r1, r3, #24
10003ef2:	23e0      	movs	r3, #224	; 0xe0
10003ef4:	04db      	lsls	r3, r3, #19
10003ef6:	4019      	ands	r1, r3
10003ef8:	687b      	ldr	r3, [r7, #4]
10003efa:	6818      	ldr	r0, [r3, #0]
10003efc:	23a4      	movs	r3, #164	; 0xa4
10003efe:	58c0      	ldr	r0, [r0, r3]
10003f00:	4b07      	ldr	r3, [pc, #28]	; (10003f20 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x64>)
10003f02:	4003      	ands	r3, r0
10003f04:	4319      	orrs	r1, r3
10003f06:	23a4      	movs	r3, #164	; 0xa4
10003f08:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_CME_Msk,
                    VADC_GLOBICLASS_CME_Pos,
                    (uint32_t)ConversionModeVal
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
10003f0a:	2300      	movs	r3, #0
10003f0c:	60fb      	str	r3, [r7, #12]
10003f0e:	e001      	b.n	10003f14 <ADCGLOB001_SetGlobClass1EmuxConvMode+0x58>
        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003f10:	2302      	movs	r3, #2
10003f12:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003f14:	68fb      	ldr	r3, [r7, #12]
}
10003f16:	1c18      	adds	r0, r3, #0
10003f18:	46bd      	mov	sp, r7
10003f1a:	b004      	add	sp, #16
10003f1c:	bd80      	pop	{r7, pc}
10003f1e:	46c0      	nop			; (mov r8, r8)
10003f20:	f8ffffff 	.word	0xf8ffffff

10003f24 <ADCGLOB001_SetGlobClass1EmuxSampleTime>:
 */
status_t ADCGLOB001_SetGlobClass1EmuxSampleTime(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t SampleTime
)
{
10003f24:	b580      	push	{r7, lr}
10003f26:	b084      	sub	sp, #16
10003f28:	af00      	add	r7, sp, #0
10003f2a:	6078      	str	r0, [r7, #4]
10003f2c:	1c0a      	adds	r2, r1, #0
10003f2e:	1cfb      	adds	r3, r7, #3
10003f30:	701a      	strb	r2, [r3, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003f32:	2301      	movs	r3, #1
10003f34:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003f36:	687b      	ldr	r3, [r7, #4]
10003f38:	685b      	ldr	r3, [r3, #4]
10003f3a:	781b      	ldrb	r3, [r3, #0]
10003f3c:	2b01      	cmp	r3, #1
10003f3e:	d119      	bne.n	10003f74 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>
    {
        if(SampleTime < (uint8_t)32){
10003f40:	1cfb      	adds	r3, r7, #3
10003f42:	781b      	ldrb	r3, [r3, #0]
10003f44:	2b1f      	cmp	r3, #31
10003f46:	d813      	bhi.n	10003f70 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x4c>
            /* Write the global class1 External Multiplexer Sample Time */
            WR_REG( HandlePtr->kGlobalPtr->GLOBICLASS[1],
10003f48:	687b      	ldr	r3, [r7, #4]
10003f4a:	681a      	ldr	r2, [r3, #0]
10003f4c:	1cfb      	adds	r3, r7, #3
10003f4e:	781b      	ldrb	r3, [r3, #0]
10003f50:	0419      	lsls	r1, r3, #16
10003f52:	23f8      	movs	r3, #248	; 0xf8
10003f54:	035b      	lsls	r3, r3, #13
10003f56:	4019      	ands	r1, r3
10003f58:	687b      	ldr	r3, [r7, #4]
10003f5a:	6818      	ldr	r0, [r3, #0]
10003f5c:	23a4      	movs	r3, #164	; 0xa4
10003f5e:	58c0      	ldr	r0, [r0, r3]
10003f60:	4b07      	ldr	r3, [pc, #28]	; (10003f80 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x5c>)
10003f62:	4003      	ands	r3, r0
10003f64:	4319      	orrs	r1, r3
10003f66:	23a4      	movs	r3, #164	; 0xa4
10003f68:	50d1      	str	r1, [r2, r3]
                    VADC_GLOBICLASS_STCE_Msk,
                    VADC_GLOBICLASS_STCE_Pos,
                    (uint32_t)SampleTime
            );
            Status = (uint32_t)DAVEApp_SUCCESS;
10003f6a:	2300      	movs	r3, #0
10003f6c:	60fb      	str	r3, [r7, #12]
10003f6e:	e001      	b.n	10003f74 <ADCGLOB001_SetGlobClass1EmuxSampleTime+0x50>

        }
        else
        {
            Status = (uint32_t)ADCGLOB001_INVALID_PARAM_ERROR;
10003f70:	2302      	movs	r3, #2
10003f72:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003f74:	68fb      	ldr	r3, [r7, #12]
}
10003f76:	1c18      	adds	r0, r3, #0
10003f78:	46bd      	mov	sp, r7
10003f7a:	b004      	add	sp, #16
10003f7c:	bd80      	pop	{r7, pc}
10003f7e:	46c0      	nop			; (mov r8, r8)
10003f80:	ffe0ffff 	.word	0xffe0ffff

10003f84 <ADCGLOB001_GetDisableBitStatus>:
 */
status_t ADCGLOB001_GetDisableBitStatus(
        const ADCGLOB001_HandleType * HandlePtr,
        uint8_t *StatusValue
)
{
10003f84:	b580      	push	{r7, lr}
10003f86:	b084      	sub	sp, #16
10003f88:	af00      	add	r7, sp, #0
10003f8a:	6078      	str	r0, [r7, #4]
10003f8c:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003f8e:	2301      	movs	r3, #1
10003f90:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003f92:	687b      	ldr	r3, [r7, #4]
10003f94:	685b      	ldr	r3, [r3, #4]
10003f96:	781b      	ldrb	r3, [r3, #0]
10003f98:	2b01      	cmp	r3, #1
10003f9a:	d10a      	bne.n	10003fb2 <ADCGLOB001_GetDisableBitStatus+0x2e>
    {
        /*Read the status value */

        *StatusValue = (uint8_t) RD_REG( HandlePtr->kGlobalPtr->CLC,
10003f9c:	687b      	ldr	r3, [r7, #4]
10003f9e:	681b      	ldr	r3, [r3, #0]
10003fa0:	681a      	ldr	r2, [r3, #0]
10003fa2:	2302      	movs	r3, #2
10003fa4:	4013      	ands	r3, r2
10003fa6:	085b      	lsrs	r3, r3, #1
10003fa8:	b2da      	uxtb	r2, r3
10003faa:	683b      	ldr	r3, [r7, #0]
10003fac:	701a      	strb	r2, [r3, #0]
                VADC_CLC_DISS_Msk,
                VADC_CLC_DISS_Pos
        );
        Status = (uint32_t)DAVEApp_SUCCESS;
10003fae:	2300      	movs	r3, #0
10003fb0:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003fb2:	68fb      	ldr	r3, [r7, #12]
}
10003fb4:	1c18      	adds	r0, r3, #0
10003fb6:	46bd      	mov	sp, r7
10003fb8:	b004      	add	sp, #16
10003fba:	bd80      	pop	{r7, pc}

10003fbc <ADCGLOB001_GetIdValue>:

status_t ADCGLOB001_GetIdValue(
        const ADCGLOB001_HandleType * HandlePtr,
        uint32_t *IDValue
)
{
10003fbc:	b580      	push	{r7, lr}
10003fbe:	b084      	sub	sp, #16
10003fc0:	af00      	add	r7, sp, #0
10003fc2:	6078      	str	r0, [r7, #4]
10003fc4:	6039      	str	r1, [r7, #0]
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003fc6:	2301      	movs	r3, #1
10003fc8:	60fb      	str	r3, [r7, #12]

    if (HandlePtr->kDynamicDataPtr->StateType == ADCGLOB001_INITIALIZED)
10003fca:	687b      	ldr	r3, [r7, #4]
10003fcc:	685b      	ldr	r3, [r3, #4]
10003fce:	781b      	ldrb	r3, [r3, #0]
10003fd0:	2b01      	cmp	r3, #1
10003fd2:	d106      	bne.n	10003fe2 <ADCGLOB001_GetIdValue+0x26>
    {
        /*Read the ID value */
        *IDValue =(uint32_t)HandlePtr->kGlobalPtr->ID;
10003fd4:	687b      	ldr	r3, [r7, #4]
10003fd6:	681b      	ldr	r3, [r3, #0]
10003fd8:	689a      	ldr	r2, [r3, #8]
10003fda:	683b      	ldr	r3, [r7, #0]
10003fdc:	601a      	str	r2, [r3, #0]

        Status = (uint32_t)DAVEApp_SUCCESS;
10003fde:	2300      	movs	r3, #0
10003fe0:	60fb      	str	r3, [r7, #12]
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

    return Status;
10003fe2:	68fb      	ldr	r3, [r7, #12]
}
10003fe4:	1c18      	adds	r0, r3, #0
10003fe6:	46bd      	mov	sp, r7
10003fe8:	b004      	add	sp, #16
10003fea:	bd80      	pop	{r7, pc}

10003fec <EnableWritetoVadcRegisters>:
/* By default all Vadc registers are writable.
 * EnableWritetoVadcRegisters function is called to write to registers, this function can be called
 * only if the vadc registers disabled for writing by calling the function DisableWritetoVadcRegisters() */

void EnableWritetoVadcRegisters(void)
{
10003fec:	b580      	push	{r7, lr}
10003fee:	b082      	sub	sp, #8
10003ff0:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
10003ff2:	2301      	movs	r3, #1
10003ff4:	607b      	str	r3, [r7, #4]

    SCU_GENERAL->PASSWD = 0x000000C0U;
10003ff6:	4b34      	ldr	r3, [pc, #208]	; (100040c8 <EnableWritetoVadcRegisters+0xdc>)
10003ff8:	22c0      	movs	r2, #192	; 0xc0
10003ffa:	625a      	str	r2, [r3, #36]	; 0x24
    if (((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk)==0)
10003ffc:	4b32      	ldr	r3, [pc, #200]	; (100040c8 <EnableWritetoVadcRegisters+0xdc>)
10003ffe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10004000:	2304      	movs	r3, #4
10004002:	4013      	ands	r3, r2
10004004:	d159      	bne.n	100040ba <EnableWritetoVadcRegisters+0xce>
    {
        /*Channel control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC0_Msk, VADC_ACCPROT0_APC0_Pos, 0U);
10004006:	4a31      	ldr	r2, [pc, #196]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004008:	4930      	ldr	r1, [pc, #192]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
1000400a:	2388      	movs	r3, #136	; 0x88
1000400c:	58cb      	ldr	r3, [r1, r3]
1000400e:	2101      	movs	r1, #1
10004010:	1c18      	adds	r0, r3, #0
10004012:	4388      	bics	r0, r1
10004014:	1c01      	adds	r1, r0, #0
10004016:	2388      	movs	r3, #136	; 0x88
10004018:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC1_Msk, VADC_ACCPROT0_APC1_Pos, 0U);
1000401a:	4a2c      	ldr	r2, [pc, #176]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
1000401c:	492b      	ldr	r1, [pc, #172]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
1000401e:	2388      	movs	r3, #136	; 0x88
10004020:	58cb      	ldr	r3, [r1, r3]
10004022:	2102      	movs	r1, #2
10004024:	1c18      	adds	r0, r3, #0
10004026:	4388      	bics	r0, r1
10004028:	1c01      	adds	r1, r0, #0
1000402a:	2388      	movs	r3, #136	; 0x88
1000402c:	50d1      	str	r1, [r2, r3]

        /*    Enable write to External multiplexer control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APEM_Msk, VADC_ACCPROT0_APEM_Pos, 0U);
1000402e:	4a27      	ldr	r2, [pc, #156]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004030:	4926      	ldr	r1, [pc, #152]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004032:	2388      	movs	r3, #136	; 0x88
10004034:	58c9      	ldr	r1, [r1, r3]
10004036:	4b26      	ldr	r3, [pc, #152]	; (100040d0 <EnableWritetoVadcRegisters+0xe4>)
10004038:	4019      	ands	r1, r3
1000403a:	2388      	movs	r3, #136	; 0x88
1000403c:	50d1      	str	r1, [r2, r3]

        /*    Initialization control registers */
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API0_Msk, VADC_ACCPROT0_API0_Pos, 0U);
1000403e:	4a23      	ldr	r2, [pc, #140]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004040:	4922      	ldr	r1, [pc, #136]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004042:	2388      	movs	r3, #136	; 0x88
10004044:	58c9      	ldr	r1, [r1, r3]
10004046:	4b23      	ldr	r3, [pc, #140]	; (100040d4 <EnableWritetoVadcRegisters+0xe8>)
10004048:	4019      	ands	r1, r3
1000404a:	2388      	movs	r3, #136	; 0x88
1000404c:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API1_Msk, VADC_ACCPROT0_API1_Pos, 0U);
1000404e:	4a1f      	ldr	r2, [pc, #124]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004050:	491e      	ldr	r1, [pc, #120]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004052:	2388      	movs	r3, #136	; 0x88
10004054:	58c9      	ldr	r1, [r1, r3]
10004056:	4b20      	ldr	r3, [pc, #128]	; (100040d8 <EnableWritetoVadcRegisters+0xec>)
10004058:	4019      	ands	r1, r3
1000405a:	2388      	movs	r3, #136	; 0x88
1000405c:	50d1      	str	r1, [r2, r3]

        /*    Enable write to Gobal configuration registers */
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APGC_Msk, VADC_ACCPROT0_APGC_Pos, 0U);
1000405e:	4a1b      	ldr	r2, [pc, #108]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004060:	491a      	ldr	r1, [pc, #104]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004062:	2388      	movs	r3, #136	; 0x88
10004064:	58cb      	ldr	r3, [r1, r3]
10004066:	005b      	lsls	r3, r3, #1
10004068:	0859      	lsrs	r1, r3, #1
1000406a:	2388      	movs	r3, #136	; 0x88
1000406c:	50d1      	str	r1, [r2, r3]

        /*    Enable write to Service request control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS1_Msk, VADC_ACCPROT1_APS0_Pos, 0U);
1000406e:	4a17      	ldr	r2, [pc, #92]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004070:	4916      	ldr	r1, [pc, #88]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004072:	238c      	movs	r3, #140	; 0x8c
10004074:	58cb      	ldr	r3, [r1, r3]
10004076:	2102      	movs	r1, #2
10004078:	1c18      	adds	r0, r3, #0
1000407a:	4388      	bics	r0, r1
1000407c:	1c01      	adds	r1, r0, #0
1000407e:	238c      	movs	r3, #140	; 0x8c
10004080:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS1_Msk, VADC_ACCPROT1_APS1_Pos, 0U);
10004082:	4a12      	ldr	r2, [pc, #72]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004084:	4911      	ldr	r1, [pc, #68]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004086:	238c      	movs	r3, #140	; 0x8c
10004088:	58cb      	ldr	r3, [r1, r3]
1000408a:	2102      	movs	r1, #2
1000408c:	1c18      	adds	r0, r3, #0
1000408e:	4388      	bics	r0, r1
10004090:	1c01      	adds	r1, r0, #0
10004092:	238c      	movs	r3, #140	; 0x8c
10004094:	50d1      	str	r1, [r2, r3]

        /*Enable write to Result control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR0_Msk, VADC_ACCPROT1_APR0_Pos, 0U);
10004096:	4a0d      	ldr	r2, [pc, #52]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
10004098:	490c      	ldr	r1, [pc, #48]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
1000409a:	238c      	movs	r3, #140	; 0x8c
1000409c:	58c9      	ldr	r1, [r1, r3]
1000409e:	4b0d      	ldr	r3, [pc, #52]	; (100040d4 <EnableWritetoVadcRegisters+0xe8>)
100040a0:	4019      	ands	r1, r3
100040a2:	238c      	movs	r3, #140	; 0x8c
100040a4:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR1_Msk, VADC_ACCPROT1_APR1_Pos, 0U);
100040a6:	4a09      	ldr	r2, [pc, #36]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
100040a8:	4908      	ldr	r1, [pc, #32]	; (100040cc <EnableWritetoVadcRegisters+0xe0>)
100040aa:	238c      	movs	r3, #140	; 0x8c
100040ac:	58c9      	ldr	r1, [r1, r3]
100040ae:	4b0a      	ldr	r3, [pc, #40]	; (100040d8 <EnableWritetoVadcRegisters+0xec>)
100040b0:	4019      	ands	r1, r3
100040b2:	238c      	movs	r3, #140	; 0x8c
100040b4:	50d1      	str	r1, [r2, r3]
        Status = (uint32_t)DAVEApp_SUCCESS;
100040b6:	2300      	movs	r3, #0
100040b8:	607b      	str	r3, [r7, #4]
    }
    SCU_GENERAL->PASSWD = 0x000000C3UL;
100040ba:	4b03      	ldr	r3, [pc, #12]	; (100040c8 <EnableWritetoVadcRegisters+0xdc>)
100040bc:	22c3      	movs	r2, #195	; 0xc3
100040be:	625a      	str	r2, [r3, #36]	; 0x24
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
100040c0:	46bd      	mov	sp, r7
100040c2:	b002      	add	sp, #8
100040c4:	bd80      	pop	{r7, pc}
100040c6:	46c0      	nop			; (mov r8, r8)
100040c8:	40010000 	.word	0x40010000
100040cc:	48030000 	.word	0x48030000
100040d0:	ffff7fff 	.word	0xffff7fff
100040d4:	fffeffff 	.word	0xfffeffff
100040d8:	fffdffff 	.word	0xfffdffff

100040dc <DisableWritetoVadcRegisters>:
 * be called only if the user wants to disable writing to vadc registers. To enable writing to registers
 * EnableWritetoVadcRegisters() function needs to be called. */


void DisableWritetoVadcRegisters(void)
{
100040dc:	b580      	push	{r7, lr}
100040de:	b082      	sub	sp, #8
100040e0:	af00      	add	r7, sp, #0
    status_t Status = (uint32_t)ADCGLOB001_OPER_NOT_ALLOWED;
100040e2:	2301      	movs	r3, #1
100040e4:	607b      	str	r3, [r7, #4]

    SCU_GENERAL->PASSWD = 0x000000C0U;
100040e6:	4b33      	ldr	r3, [pc, #204]	; (100041b4 <DisableWritetoVadcRegisters+0xd8>)
100040e8:	22c0      	movs	r2, #192	; 0xc0
100040ea:	625a      	str	r2, [r3, #36]	; 0x24
    if (((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk)==0)
100040ec:	4b31      	ldr	r3, [pc, #196]	; (100041b4 <DisableWritetoVadcRegisters+0xd8>)
100040ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
100040f0:	2304      	movs	r3, #4
100040f2:	4013      	ands	r3, r2
100040f4:	d157      	bne.n	100041a6 <DisableWritetoVadcRegisters+0xca>
    {
        /*Channel control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC0_Msk, VADC_ACCPROT0_APC0_Pos, 1U);
100040f6:	4a30      	ldr	r2, [pc, #192]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
100040f8:	492f      	ldr	r1, [pc, #188]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
100040fa:	2388      	movs	r3, #136	; 0x88
100040fc:	58cb      	ldr	r3, [r1, r3]
100040fe:	2101      	movs	r1, #1
10004100:	4319      	orrs	r1, r3
10004102:	2388      	movs	r3, #136	; 0x88
10004104:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APC1_Msk, VADC_ACCPROT0_APC1_Pos, 1U);
10004106:	4a2c      	ldr	r2, [pc, #176]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004108:	492b      	ldr	r1, [pc, #172]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
1000410a:	2388      	movs	r3, #136	; 0x88
1000410c:	58cb      	ldr	r3, [r1, r3]
1000410e:	2102      	movs	r1, #2
10004110:	4319      	orrs	r1, r3
10004112:	2388      	movs	r3, #136	; 0x88
10004114:	50d1      	str	r1, [r2, r3]

        /*Enable write to External multiplexer control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APEM_Msk, VADC_ACCPROT0_APEM_Pos, 1U);
10004116:	4a28      	ldr	r2, [pc, #160]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004118:	4927      	ldr	r1, [pc, #156]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
1000411a:	2388      	movs	r3, #136	; 0x88
1000411c:	58cb      	ldr	r3, [r1, r3]
1000411e:	2180      	movs	r1, #128	; 0x80
10004120:	0209      	lsls	r1, r1, #8
10004122:	4319      	orrs	r1, r3
10004124:	2388      	movs	r3, #136	; 0x88
10004126:	50d1      	str	r1, [r2, r3]

        /*Initialization control registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API0_Msk, VADC_ACCPROT0_API0_Pos, 1U);
10004128:	4a23      	ldr	r2, [pc, #140]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
1000412a:	4923      	ldr	r1, [pc, #140]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
1000412c:	2388      	movs	r3, #136	; 0x88
1000412e:	58cb      	ldr	r3, [r1, r3]
10004130:	2180      	movs	r1, #128	; 0x80
10004132:	0249      	lsls	r1, r1, #9
10004134:	4319      	orrs	r1, r3
10004136:	2388      	movs	r3, #136	; 0x88
10004138:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_API1_Msk, VADC_ACCPROT0_API1_Pos, 1U);
1000413a:	4a1f      	ldr	r2, [pc, #124]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
1000413c:	491e      	ldr	r1, [pc, #120]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
1000413e:	2388      	movs	r3, #136	; 0x88
10004140:	58cb      	ldr	r3, [r1, r3]
10004142:	2180      	movs	r1, #128	; 0x80
10004144:	0289      	lsls	r1, r1, #10
10004146:	4319      	orrs	r1, r3
10004148:	2388      	movs	r3, #136	; 0x88
1000414a:	50d1      	str	r1, [r2, r3]

        /*Enable write to Gobal configuration registers*/
        WR_REG( VADC->ACCPROT0, VADC_ACCPROT0_APGC_Msk, VADC_ACCPROT0_APGC_Pos, 1U);
1000414c:	4a1a      	ldr	r2, [pc, #104]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
1000414e:	491a      	ldr	r1, [pc, #104]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004150:	2388      	movs	r3, #136	; 0x88
10004152:	58cb      	ldr	r3, [r1, r3]
10004154:	2180      	movs	r1, #128	; 0x80
10004156:	0609      	lsls	r1, r1, #24
10004158:	4319      	orrs	r1, r3
1000415a:	2388      	movs	r3, #136	; 0x88
1000415c:	50d1      	str	r1, [r2, r3]

        /*Enable write to Service request control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS0_Msk, VADC_ACCPROT1_APS0_Pos, 1U);
1000415e:	4a16      	ldr	r2, [pc, #88]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004160:	4915      	ldr	r1, [pc, #84]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004162:	238c      	movs	r3, #140	; 0x8c
10004164:	58cb      	ldr	r3, [r1, r3]
10004166:	2101      	movs	r1, #1
10004168:	4319      	orrs	r1, r3
1000416a:	238c      	movs	r3, #140	; 0x8c
1000416c:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APS1_Msk, VADC_ACCPROT1_APS1_Pos, 1U);
1000416e:	4a12      	ldr	r2, [pc, #72]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004170:	4911      	ldr	r1, [pc, #68]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004172:	238c      	movs	r3, #140	; 0x8c
10004174:	58cb      	ldr	r3, [r1, r3]
10004176:	2102      	movs	r1, #2
10004178:	4319      	orrs	r1, r3
1000417a:	238c      	movs	r3, #140	; 0x8c
1000417c:	50d1      	str	r1, [r2, r3]

        /*Enable write to Result control registers*/
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR0_Msk, VADC_ACCPROT1_APR0_Pos, 1U);
1000417e:	4a0e      	ldr	r2, [pc, #56]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004180:	490d      	ldr	r1, [pc, #52]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004182:	238c      	movs	r3, #140	; 0x8c
10004184:	58cb      	ldr	r3, [r1, r3]
10004186:	2180      	movs	r1, #128	; 0x80
10004188:	0249      	lsls	r1, r1, #9
1000418a:	4319      	orrs	r1, r3
1000418c:	238c      	movs	r3, #140	; 0x8c
1000418e:	50d1      	str	r1, [r2, r3]
        WR_REG( VADC->ACCPROT1, VADC_ACCPROT1_APR1_Msk, VADC_ACCPROT1_APR1_Pos, 1U);
10004190:	4a09      	ldr	r2, [pc, #36]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004192:	4909      	ldr	r1, [pc, #36]	; (100041b8 <DisableWritetoVadcRegisters+0xdc>)
10004194:	238c      	movs	r3, #140	; 0x8c
10004196:	58cb      	ldr	r3, [r1, r3]
10004198:	2180      	movs	r1, #128	; 0x80
1000419a:	0289      	lsls	r1, r1, #10
1000419c:	4319      	orrs	r1, r3
1000419e:	238c      	movs	r3, #140	; 0x8c
100041a0:	50d1      	str	r1, [r2, r3]
        Status = (uint32_t)DAVEApp_SUCCESS;
100041a2:	2300      	movs	r3, #0
100041a4:	607b      	str	r3, [r7, #4]
    }

    SCU_GENERAL->PASSWD = 0x000000C3UL;
100041a6:	4b03      	ldr	r3, [pc, #12]	; (100041b4 <DisableWritetoVadcRegisters+0xd8>)
100041a8:	22c3      	movs	r2, #195	; 0xc3
100041aa:	625a      	str	r2, [r3, #36]	; 0x24
    if (Status != (uint32_t)DAVEApp_SUCCESS)
    {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, 1, &Status);
    }

}
100041ac:	46bd      	mov	sp, r7
100041ae:	b002      	add	sp, #8
100041b0:	bd80      	pop	{r7, pc}
100041b2:	46c0      	nop			; (mov r8, r8)
100041b4:	40010000 	.word	0x40010000
100041b8:	48030000 	.word	0x48030000

100041bc <__aeabi_uidiv>:
100041bc:	2900      	cmp	r1, #0
100041be:	d034      	beq.n	1000422a <.udivsi3_skip_div0_test+0x6a>

100041c0 <.udivsi3_skip_div0_test>:
100041c0:	2301      	movs	r3, #1
100041c2:	2200      	movs	r2, #0
100041c4:	b410      	push	{r4}
100041c6:	4288      	cmp	r0, r1
100041c8:	d32c      	bcc.n	10004224 <.udivsi3_skip_div0_test+0x64>
100041ca:	2401      	movs	r4, #1
100041cc:	0724      	lsls	r4, r4, #28
100041ce:	42a1      	cmp	r1, r4
100041d0:	d204      	bcs.n	100041dc <.udivsi3_skip_div0_test+0x1c>
100041d2:	4281      	cmp	r1, r0
100041d4:	d202      	bcs.n	100041dc <.udivsi3_skip_div0_test+0x1c>
100041d6:	0109      	lsls	r1, r1, #4
100041d8:	011b      	lsls	r3, r3, #4
100041da:	e7f8      	b.n	100041ce <.udivsi3_skip_div0_test+0xe>
100041dc:	00e4      	lsls	r4, r4, #3
100041de:	42a1      	cmp	r1, r4
100041e0:	d204      	bcs.n	100041ec <.udivsi3_skip_div0_test+0x2c>
100041e2:	4281      	cmp	r1, r0
100041e4:	d202      	bcs.n	100041ec <.udivsi3_skip_div0_test+0x2c>
100041e6:	0049      	lsls	r1, r1, #1
100041e8:	005b      	lsls	r3, r3, #1
100041ea:	e7f8      	b.n	100041de <.udivsi3_skip_div0_test+0x1e>
100041ec:	4288      	cmp	r0, r1
100041ee:	d301      	bcc.n	100041f4 <.udivsi3_skip_div0_test+0x34>
100041f0:	1a40      	subs	r0, r0, r1
100041f2:	431a      	orrs	r2, r3
100041f4:	084c      	lsrs	r4, r1, #1
100041f6:	42a0      	cmp	r0, r4
100041f8:	d302      	bcc.n	10004200 <.udivsi3_skip_div0_test+0x40>
100041fa:	1b00      	subs	r0, r0, r4
100041fc:	085c      	lsrs	r4, r3, #1
100041fe:	4322      	orrs	r2, r4
10004200:	088c      	lsrs	r4, r1, #2
10004202:	42a0      	cmp	r0, r4
10004204:	d302      	bcc.n	1000420c <.udivsi3_skip_div0_test+0x4c>
10004206:	1b00      	subs	r0, r0, r4
10004208:	089c      	lsrs	r4, r3, #2
1000420a:	4322      	orrs	r2, r4
1000420c:	08cc      	lsrs	r4, r1, #3
1000420e:	42a0      	cmp	r0, r4
10004210:	d302      	bcc.n	10004218 <.udivsi3_skip_div0_test+0x58>
10004212:	1b00      	subs	r0, r0, r4
10004214:	08dc      	lsrs	r4, r3, #3
10004216:	4322      	orrs	r2, r4
10004218:	2800      	cmp	r0, #0
1000421a:	d003      	beq.n	10004224 <.udivsi3_skip_div0_test+0x64>
1000421c:	091b      	lsrs	r3, r3, #4
1000421e:	d001      	beq.n	10004224 <.udivsi3_skip_div0_test+0x64>
10004220:	0909      	lsrs	r1, r1, #4
10004222:	e7e3      	b.n	100041ec <.udivsi3_skip_div0_test+0x2c>
10004224:	1c10      	adds	r0, r2, #0
10004226:	bc10      	pop	{r4}
10004228:	4770      	bx	lr
1000422a:	2800      	cmp	r0, #0
1000422c:	d001      	beq.n	10004232 <.udivsi3_skip_div0_test+0x72>
1000422e:	2000      	movs	r0, #0
10004230:	43c0      	mvns	r0, r0
10004232:	b407      	push	{r0, r1, r2}
10004234:	4802      	ldr	r0, [pc, #8]	; (10004240 <.udivsi3_skip_div0_test+0x80>)
10004236:	a102      	add	r1, pc, #8	; (adr r1, 10004240 <.udivsi3_skip_div0_test+0x80>)
10004238:	1840      	adds	r0, r0, r1
1000423a:	9002      	str	r0, [sp, #8]
1000423c:	bd03      	pop	{r0, r1, pc}
1000423e:	46c0      	nop			; (mov r8, r8)
10004240:	00000019 	.word	0x00000019

10004244 <__aeabi_uidivmod>:
10004244:	2900      	cmp	r1, #0
10004246:	d0f0      	beq.n	1000422a <.udivsi3_skip_div0_test+0x6a>
10004248:	b503      	push	{r0, r1, lr}
1000424a:	f7ff ffb9 	bl	100041c0 <.udivsi3_skip_div0_test>
1000424e:	bc0e      	pop	{r1, r2, r3}
10004250:	4342      	muls	r2, r0
10004252:	1a89      	subs	r1, r1, r2
10004254:	4718      	bx	r3
10004256:	46c0      	nop			; (mov r8, r8)

10004258 <__aeabi_idiv0>:
10004258:	4770      	bx	lr
1000425a:	46c0      	nop			; (mov r8, r8)

1000425c <__aeabi_cfrcmple>:
1000425c:	4684      	mov	ip, r0
1000425e:	1c08      	adds	r0, r1, #0
10004260:	4661      	mov	r1, ip
10004262:	e7ff      	b.n	10004264 <__aeabi_cfcmpeq>

10004264 <__aeabi_cfcmpeq>:
10004264:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10004266:	f000 fa15 	bl	10004694 <__lesf2>
1000426a:	2800      	cmp	r0, #0
1000426c:	d401      	bmi.n	10004272 <__aeabi_cfcmpeq+0xe>
1000426e:	2100      	movs	r1, #0
10004270:	42c8      	cmn	r0, r1
10004272:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10004274 <__aeabi_fcmpeq>:
10004274:	b510      	push	{r4, lr}
10004276:	f000 f99d 	bl	100045b4 <__eqsf2>
1000427a:	4240      	negs	r0, r0
1000427c:	3001      	adds	r0, #1
1000427e:	bd10      	pop	{r4, pc}

10004280 <__aeabi_fcmplt>:
10004280:	b510      	push	{r4, lr}
10004282:	f000 fa07 	bl	10004694 <__lesf2>
10004286:	2800      	cmp	r0, #0
10004288:	db01      	blt.n	1000428e <__aeabi_fcmplt+0xe>
1000428a:	2000      	movs	r0, #0
1000428c:	bd10      	pop	{r4, pc}
1000428e:	2001      	movs	r0, #1
10004290:	bd10      	pop	{r4, pc}
10004292:	46c0      	nop			; (mov r8, r8)

10004294 <__aeabi_fcmple>:
10004294:	b510      	push	{r4, lr}
10004296:	f000 f9fd 	bl	10004694 <__lesf2>
1000429a:	2800      	cmp	r0, #0
1000429c:	dd01      	ble.n	100042a2 <__aeabi_fcmple+0xe>
1000429e:	2000      	movs	r0, #0
100042a0:	bd10      	pop	{r4, pc}
100042a2:	2001      	movs	r0, #1
100042a4:	bd10      	pop	{r4, pc}
100042a6:	46c0      	nop			; (mov r8, r8)

100042a8 <__aeabi_fcmpgt>:
100042a8:	b510      	push	{r4, lr}
100042aa:	f000 f9ab 	bl	10004604 <__gesf2>
100042ae:	2800      	cmp	r0, #0
100042b0:	dc01      	bgt.n	100042b6 <__aeabi_fcmpgt+0xe>
100042b2:	2000      	movs	r0, #0
100042b4:	bd10      	pop	{r4, pc}
100042b6:	2001      	movs	r0, #1
100042b8:	bd10      	pop	{r4, pc}
100042ba:	46c0      	nop			; (mov r8, r8)

100042bc <__aeabi_fcmpge>:
100042bc:	b510      	push	{r4, lr}
100042be:	f000 f9a1 	bl	10004604 <__gesf2>
100042c2:	2800      	cmp	r0, #0
100042c4:	da01      	bge.n	100042ca <__aeabi_fcmpge+0xe>
100042c6:	2000      	movs	r0, #0
100042c8:	bd10      	pop	{r4, pc}
100042ca:	2001      	movs	r0, #1
100042cc:	bd10      	pop	{r4, pc}
100042ce:	46c0      	nop			; (mov r8, r8)

100042d0 <__aeabi_f2uiz>:
100042d0:	219e      	movs	r1, #158	; 0x9e
100042d2:	b510      	push	{r4, lr}
100042d4:	05c9      	lsls	r1, r1, #23
100042d6:	1c04      	adds	r4, r0, #0
100042d8:	f7ff fff0 	bl	100042bc <__aeabi_fcmpge>
100042dc:	2800      	cmp	r0, #0
100042de:	d103      	bne.n	100042e8 <__aeabi_f2uiz+0x18>
100042e0:	1c20      	adds	r0, r4, #0
100042e2:	f000 fd29 	bl	10004d38 <__aeabi_f2iz>
100042e6:	bd10      	pop	{r4, pc}
100042e8:	229e      	movs	r2, #158	; 0x9e
100042ea:	1c20      	adds	r0, r4, #0
100042ec:	05d1      	lsls	r1, r2, #23
100042ee:	f000 fb49 	bl	10004984 <__aeabi_fsub>
100042f2:	f000 fd21 	bl	10004d38 <__aeabi_f2iz>
100042f6:	2380      	movs	r3, #128	; 0x80
100042f8:	061c      	lsls	r4, r3, #24
100042fa:	1900      	adds	r0, r0, r4
100042fc:	e7f3      	b.n	100042e6 <__aeabi_f2uiz+0x16>
100042fe:	46c0      	nop			; (mov r8, r8)

10004300 <__aeabi_d2uiz>:
10004300:	b538      	push	{r3, r4, r5, lr}
10004302:	4b0e      	ldr	r3, [pc, #56]	; (1000433c <__aeabi_d2uiz+0x3c>)
10004304:	4a0c      	ldr	r2, [pc, #48]	; (10004338 <__aeabi_d2uiz+0x38>)
10004306:	1c04      	adds	r4, r0, #0
10004308:	1c0d      	adds	r5, r1, #0
1000430a:	f001 ff15 	bl	10006138 <__aeabi_dcmpge>
1000430e:	2800      	cmp	r0, #0
10004310:	d104      	bne.n	1000431c <__aeabi_d2uiz+0x1c>
10004312:	1c20      	adds	r0, r4, #0
10004314:	1c29      	adds	r1, r5, #0
10004316:	f001 fe53 	bl	10005fc0 <__aeabi_d2iz>
1000431a:	bd38      	pop	{r3, r4, r5, pc}
1000431c:	4b07      	ldr	r3, [pc, #28]	; (1000433c <__aeabi_d2uiz+0x3c>)
1000431e:	4a06      	ldr	r2, [pc, #24]	; (10004338 <__aeabi_d2uiz+0x38>)
10004320:	1c20      	adds	r0, r4, #0
10004322:	1c29      	adds	r1, r5, #0
10004324:	f001 faca 	bl	100058bc <__aeabi_dsub>
10004328:	f001 fe4a 	bl	10005fc0 <__aeabi_d2iz>
1000432c:	2380      	movs	r3, #128	; 0x80
1000432e:	0619      	lsls	r1, r3, #24
10004330:	1840      	adds	r0, r0, r1
10004332:	e7f2      	b.n	1000431a <__aeabi_d2uiz+0x1a>
10004334:	46c0      	nop			; (mov r8, r8)
10004336:	46c0      	nop			; (mov r8, r8)
10004338:	00000000 	.word	0x00000000
1000433c:	41e00000 	.word	0x41e00000

10004340 <__aeabi_fdiv>:
10004340:	b5f0      	push	{r4, r5, r6, r7, lr}
10004342:	465f      	mov	r7, fp
10004344:	4656      	mov	r6, sl
10004346:	464d      	mov	r5, r9
10004348:	4644      	mov	r4, r8
1000434a:	b4f0      	push	{r4, r5, r6, r7}
1000434c:	0245      	lsls	r5, r0, #9
1000434e:	0044      	lsls	r4, r0, #1
10004350:	b083      	sub	sp, #12
10004352:	1c0e      	adds	r6, r1, #0
10004354:	0a6d      	lsrs	r5, r5, #9
10004356:	0e24      	lsrs	r4, r4, #24
10004358:	0fc7      	lsrs	r7, r0, #31
1000435a:	2c00      	cmp	r4, #0
1000435c:	d107      	bne.n	1000436e <__aeabi_fdiv+0x2e>
1000435e:	2d00      	cmp	r5, #0
10004360:	d000      	beq.n	10004364 <__aeabi_fdiv+0x24>
10004362:	e091      	b.n	10004488 <__aeabi_fdiv+0x148>
10004364:	2104      	movs	r1, #4
10004366:	2201      	movs	r2, #1
10004368:	4688      	mov	r8, r1
1000436a:	4692      	mov	sl, r2
1000436c:	e009      	b.n	10004382 <__aeabi_fdiv+0x42>
1000436e:	2cff      	cmp	r4, #255	; 0xff
10004370:	d055      	beq.n	1000441e <__aeabi_fdiv+0xde>
10004372:	2380      	movs	r3, #128	; 0x80
10004374:	0418      	lsls	r0, r3, #16
10004376:	2100      	movs	r1, #0
10004378:	4305      	orrs	r5, r0
1000437a:	00ed      	lsls	r5, r5, #3
1000437c:	3c7f      	subs	r4, #127	; 0x7f
1000437e:	4688      	mov	r8, r1
10004380:	468a      	mov	sl, r1
10004382:	1c33      	adds	r3, r6, #0
10004384:	0058      	lsls	r0, r3, #1
10004386:	0276      	lsls	r6, r6, #9
10004388:	0fd9      	lsrs	r1, r3, #31
1000438a:	0a76      	lsrs	r6, r6, #9
1000438c:	0e00      	lsrs	r0, r0, #24
1000438e:	468b      	mov	fp, r1
10004390:	d14c      	bne.n	1000442c <__aeabi_fdiv+0xec>
10004392:	2201      	movs	r2, #1
10004394:	4694      	mov	ip, r2
10004396:	2e00      	cmp	r6, #0
10004398:	d000      	beq.n	1000439c <__aeabi_fdiv+0x5c>
1000439a:	e081      	b.n	100044a0 <__aeabi_fdiv+0x160>
1000439c:	465b      	mov	r3, fp
1000439e:	407b      	eors	r3, r7
100043a0:	4662      	mov	r2, ip
100043a2:	4641      	mov	r1, r8
100043a4:	9301      	str	r3, [sp, #4]
100043a6:	430a      	orrs	r2, r1
100043a8:	2a0f      	cmp	r2, #15
100043aa:	d950      	bls.n	1000444e <__aeabi_fdiv+0x10e>
100043ac:	1a20      	subs	r0, r4, r0
100043ae:	0169      	lsls	r1, r5, #5
100043b0:	4681      	mov	r9, r0
100043b2:	0175      	lsls	r5, r6, #5
100043b4:	42a9      	cmp	r1, r5
100043b6:	d300      	bcc.n	100043ba <__aeabi_fdiv+0x7a>
100043b8:	e0b3      	b.n	10004522 <__aeabi_fdiv+0x1e2>
100043ba:	2201      	movs	r2, #1
100043bc:	4253      	negs	r3, r2
100043be:	4499      	add	r9, r3
100043c0:	241b      	movs	r4, #27
100043c2:	2600      	movs	r6, #0
100043c4:	2701      	movs	r7, #1
100043c6:	1e62      	subs	r2, r4, #1
100043c8:	1c38      	adds	r0, r7, #0
100043ca:	4010      	ands	r0, r2
100043cc:	004b      	lsls	r3, r1, #1
100043ce:	0076      	lsls	r6, r6, #1
100043d0:	2900      	cmp	r1, #0
100043d2:	da00      	bge.n	100043d6 <__aeabi_fdiv+0x96>
100043d4:	e0a9      	b.n	1000452a <__aeabi_fdiv+0x1ea>
100043d6:	429d      	cmp	r5, r3
100043d8:	d800      	bhi.n	100043dc <__aeabi_fdiv+0x9c>
100043da:	e0a6      	b.n	1000452a <__aeabi_fdiv+0x1ea>
100043dc:	3c01      	subs	r4, #1
100043de:	2c00      	cmp	r4, #0
100043e0:	dc00      	bgt.n	100043e4 <__aeabi_fdiv+0xa4>
100043e2:	e0ab      	b.n	1000453c <__aeabi_fdiv+0x1fc>
100043e4:	2800      	cmp	r0, #0
100043e6:	d00c      	beq.n	10004402 <__aeabi_fdiv+0xc2>
100043e8:	1c19      	adds	r1, r3, #0
100043ea:	0076      	lsls	r6, r6, #1
100043ec:	005b      	lsls	r3, r3, #1
100043ee:	2900      	cmp	r1, #0
100043f0:	db01      	blt.n	100043f6 <__aeabi_fdiv+0xb6>
100043f2:	429d      	cmp	r5, r3
100043f4:	d801      	bhi.n	100043fa <__aeabi_fdiv+0xba>
100043f6:	1b5b      	subs	r3, r3, r5
100043f8:	433e      	orrs	r6, r7
100043fa:	3c01      	subs	r4, #1
100043fc:	2c00      	cmp	r4, #0
100043fe:	dc00      	bgt.n	10004402 <__aeabi_fdiv+0xc2>
10004400:	e09c      	b.n	1000453c <__aeabi_fdiv+0x1fc>
10004402:	0059      	lsls	r1, r3, #1
10004404:	0072      	lsls	r2, r6, #1
10004406:	2b00      	cmp	r3, #0
10004408:	db01      	blt.n	1000440e <__aeabi_fdiv+0xce>
1000440a:	428d      	cmp	r5, r1
1000440c:	d801      	bhi.n	10004412 <__aeabi_fdiv+0xd2>
1000440e:	1b49      	subs	r1, r1, r5
10004410:	433a      	orrs	r2, r7
10004412:	3c01      	subs	r4, #1
10004414:	004b      	lsls	r3, r1, #1
10004416:	0056      	lsls	r6, r2, #1
10004418:	2900      	cmp	r1, #0
1000441a:	daea      	bge.n	100043f2 <__aeabi_fdiv+0xb2>
1000441c:	e7eb      	b.n	100043f6 <__aeabi_fdiv+0xb6>
1000441e:	2d00      	cmp	r5, #0
10004420:	d12d      	bne.n	1000447e <__aeabi_fdiv+0x13e>
10004422:	2008      	movs	r0, #8
10004424:	2102      	movs	r1, #2
10004426:	4680      	mov	r8, r0
10004428:	468a      	mov	sl, r1
1000442a:	e7aa      	b.n	10004382 <__aeabi_fdiv+0x42>
1000442c:	28ff      	cmp	r0, #255	; 0xff
1000442e:	d020      	beq.n	10004472 <__aeabi_fdiv+0x132>
10004430:	2280      	movs	r2, #128	; 0x80
10004432:	0413      	lsls	r3, r2, #16
10004434:	2100      	movs	r1, #0
10004436:	431e      	orrs	r6, r3
10004438:	468c      	mov	ip, r1
1000443a:	465b      	mov	r3, fp
1000443c:	407b      	eors	r3, r7
1000443e:	4662      	mov	r2, ip
10004440:	4641      	mov	r1, r8
10004442:	00f6      	lsls	r6, r6, #3
10004444:	387f      	subs	r0, #127	; 0x7f
10004446:	9301      	str	r3, [sp, #4]
10004448:	430a      	orrs	r2, r1
1000444a:	2a0f      	cmp	r2, #15
1000444c:	d8ae      	bhi.n	100043ac <__aeabi_fdiv+0x6c>
1000444e:	4956      	ldr	r1, [pc, #344]	; (100045a8 <__aeabi_fdiv+0x268>)
10004450:	0092      	lsls	r2, r2, #2
10004452:	588a      	ldr	r2, [r1, r2]
10004454:	4697      	mov	pc, r2
10004456:	9b01      	ldr	r3, [sp, #4]
10004458:	26ff      	movs	r6, #255	; 0xff
1000445a:	2500      	movs	r5, #0
1000445c:	05f0      	lsls	r0, r6, #23
1000445e:	4328      	orrs	r0, r5
10004460:	07de      	lsls	r6, r3, #31
10004462:	4330      	orrs	r0, r6
10004464:	b003      	add	sp, #12
10004466:	bc3c      	pop	{r2, r3, r4, r5}
10004468:	4690      	mov	r8, r2
1000446a:	4699      	mov	r9, r3
1000446c:	46a2      	mov	sl, r4
1000446e:	46ab      	mov	fp, r5
10004470:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004472:	1c33      	adds	r3, r6, #0
10004474:	1e5a      	subs	r2, r3, #1
10004476:	4193      	sbcs	r3, r2
10004478:	3302      	adds	r3, #2
1000447a:	469c      	mov	ip, r3
1000447c:	e78e      	b.n	1000439c <__aeabi_fdiv+0x5c>
1000447e:	220c      	movs	r2, #12
10004480:	2303      	movs	r3, #3
10004482:	4690      	mov	r8, r2
10004484:	469a      	mov	sl, r3
10004486:	e77c      	b.n	10004382 <__aeabi_fdiv+0x42>
10004488:	1c28      	adds	r0, r5, #0
1000448a:	f001 fe5f 	bl	1000614c <__clzsi2>
1000448e:	2276      	movs	r2, #118	; 0x76
10004490:	1f44      	subs	r4, r0, #5
10004492:	4253      	negs	r3, r2
10004494:	40a5      	lsls	r5, r4
10004496:	1a1c      	subs	r4, r3, r0
10004498:	2000      	movs	r0, #0
1000449a:	4680      	mov	r8, r0
1000449c:	4682      	mov	sl, r0
1000449e:	e770      	b.n	10004382 <__aeabi_fdiv+0x42>
100044a0:	1c30      	adds	r0, r6, #0
100044a2:	f001 fe53 	bl	1000614c <__clzsi2>
100044a6:	2376      	movs	r3, #118	; 0x76
100044a8:	1f41      	subs	r1, r0, #5
100044aa:	408e      	lsls	r6, r1
100044ac:	425a      	negs	r2, r3
100044ae:	2100      	movs	r1, #0
100044b0:	1a10      	subs	r0, r2, r0
100044b2:	468c      	mov	ip, r1
100044b4:	e772      	b.n	1000439c <__aeabi_fdiv+0x5c>
100044b6:	2300      	movs	r3, #0
100044b8:	4d3c      	ldr	r5, [pc, #240]	; (100045ac <__aeabi_fdiv+0x26c>)
100044ba:	26ff      	movs	r6, #255	; 0xff
100044bc:	e7ce      	b.n	1000445c <__aeabi_fdiv+0x11c>
100044be:	465f      	mov	r7, fp
100044c0:	1c35      	adds	r5, r6, #0
100044c2:	9701      	str	r7, [sp, #4]
100044c4:	4663      	mov	r3, ip
100044c6:	2b02      	cmp	r3, #2
100044c8:	d0c5      	beq.n	10004456 <__aeabi_fdiv+0x116>
100044ca:	2b03      	cmp	r3, #3
100044cc:	d063      	beq.n	10004596 <__aeabi_fdiv+0x256>
100044ce:	2b01      	cmp	r3, #1
100044d0:	d043      	beq.n	1000455a <__aeabi_fdiv+0x21a>
100044d2:	4649      	mov	r1, r9
100044d4:	317f      	adds	r1, #127	; 0x7f
100044d6:	2900      	cmp	r1, #0
100044d8:	dd35      	ble.n	10004546 <__aeabi_fdiv+0x206>
100044da:	270f      	movs	r7, #15
100044dc:	402f      	ands	r7, r5
100044de:	2f04      	cmp	r7, #4
100044e0:	d000      	beq.n	100044e4 <__aeabi_fdiv+0x1a4>
100044e2:	3504      	adds	r5, #4
100044e4:	012b      	lsls	r3, r5, #4
100044e6:	d503      	bpl.n	100044f0 <__aeabi_fdiv+0x1b0>
100044e8:	4a31      	ldr	r2, [pc, #196]	; (100045b0 <__aeabi_fdiv+0x270>)
100044ea:	4649      	mov	r1, r9
100044ec:	4015      	ands	r5, r2
100044ee:	3180      	adds	r1, #128	; 0x80
100044f0:	29fe      	cmp	r1, #254	; 0xfe
100044f2:	dcb0      	bgt.n	10004456 <__aeabi_fdiv+0x116>
100044f4:	01a8      	lsls	r0, r5, #6
100044f6:	0a45      	lsrs	r5, r0, #9
100044f8:	b2ce      	uxtb	r6, r1
100044fa:	9b01      	ldr	r3, [sp, #4]
100044fc:	e7ae      	b.n	1000445c <__aeabi_fdiv+0x11c>
100044fe:	2600      	movs	r6, #0
10004500:	2500      	movs	r5, #0
10004502:	e7ab      	b.n	1000445c <__aeabi_fdiv+0x11c>
10004504:	2080      	movs	r0, #128	; 0x80
10004506:	03c1      	lsls	r1, r0, #15
10004508:	420d      	tst	r5, r1
1000450a:	d011      	beq.n	10004530 <__aeabi_fdiv+0x1f0>
1000450c:	420e      	tst	r6, r1
1000450e:	d10f      	bne.n	10004530 <__aeabi_fdiv+0x1f0>
10004510:	430e      	orrs	r6, r1
10004512:	0273      	lsls	r3, r6, #9
10004514:	0a5d      	lsrs	r5, r3, #9
10004516:	26ff      	movs	r6, #255	; 0xff
10004518:	465b      	mov	r3, fp
1000451a:	e79f      	b.n	1000445c <__aeabi_fdiv+0x11c>
1000451c:	9701      	str	r7, [sp, #4]
1000451e:	4653      	mov	r3, sl
10004520:	e7d1      	b.n	100044c6 <__aeabi_fdiv+0x186>
10004522:	1b49      	subs	r1, r1, r5
10004524:	241a      	movs	r4, #26
10004526:	2601      	movs	r6, #1
10004528:	e74c      	b.n	100043c4 <__aeabi_fdiv+0x84>
1000452a:	1b5b      	subs	r3, r3, r5
1000452c:	433e      	orrs	r6, r7
1000452e:	e755      	b.n	100043dc <__aeabi_fdiv+0x9c>
10004530:	430d      	orrs	r5, r1
10004532:	026a      	lsls	r2, r5, #9
10004534:	0a55      	lsrs	r5, r2, #9
10004536:	1c3b      	adds	r3, r7, #0
10004538:	26ff      	movs	r6, #255	; 0xff
1000453a:	e78f      	b.n	1000445c <__aeabi_fdiv+0x11c>
1000453c:	1c1d      	adds	r5, r3, #0
1000453e:	1e6b      	subs	r3, r5, #1
10004540:	419d      	sbcs	r5, r3
10004542:	4335      	orrs	r5, r6
10004544:	e7c5      	b.n	100044d2 <__aeabi_fdiv+0x192>
10004546:	247e      	movs	r4, #126	; 0x7e
10004548:	4267      	negs	r7, r4
1000454a:	464a      	mov	r2, r9
1000454c:	1ab9      	subs	r1, r7, r2
1000454e:	291b      	cmp	r1, #27
10004550:	dd08      	ble.n	10004564 <__aeabi_fdiv+0x224>
10004552:	9b01      	ldr	r3, [sp, #4]
10004554:	2600      	movs	r6, #0
10004556:	2500      	movs	r5, #0
10004558:	e780      	b.n	1000445c <__aeabi_fdiv+0x11c>
1000455a:	9d01      	ldr	r5, [sp, #4]
1000455c:	2600      	movs	r6, #0
1000455e:	402b      	ands	r3, r5
10004560:	2500      	movs	r5, #0
10004562:	e77b      	b.n	1000445c <__aeabi_fdiv+0x11c>
10004564:	464e      	mov	r6, r9
10004566:	369e      	adds	r6, #158	; 0x9e
10004568:	1c28      	adds	r0, r5, #0
1000456a:	40b5      	lsls	r5, r6
1000456c:	1c2b      	adds	r3, r5, #0
1000456e:	1e5d      	subs	r5, r3, #1
10004570:	41ab      	sbcs	r3, r5
10004572:	40c8      	lsrs	r0, r1
10004574:	4303      	orrs	r3, r0
10004576:	250f      	movs	r5, #15
10004578:	401d      	ands	r5, r3
1000457a:	2d04      	cmp	r5, #4
1000457c:	d000      	beq.n	10004580 <__aeabi_fdiv+0x240>
1000457e:	3304      	adds	r3, #4
10004580:	015a      	lsls	r2, r3, #5
10004582:	d503      	bpl.n	1000458c <__aeabi_fdiv+0x24c>
10004584:	9b01      	ldr	r3, [sp, #4]
10004586:	2601      	movs	r6, #1
10004588:	2500      	movs	r5, #0
1000458a:	e767      	b.n	1000445c <__aeabi_fdiv+0x11c>
1000458c:	019c      	lsls	r4, r3, #6
1000458e:	0a65      	lsrs	r5, r4, #9
10004590:	9b01      	ldr	r3, [sp, #4]
10004592:	2600      	movs	r6, #0
10004594:	e762      	b.n	1000445c <__aeabi_fdiv+0x11c>
10004596:	2780      	movs	r7, #128	; 0x80
10004598:	03fc      	lsls	r4, r7, #15
1000459a:	4325      	orrs	r5, r4
1000459c:	026e      	lsls	r6, r5, #9
1000459e:	0a75      	lsrs	r5, r6, #9
100045a0:	9b01      	ldr	r3, [sp, #4]
100045a2:	26ff      	movs	r6, #255	; 0xff
100045a4:	e75a      	b.n	1000445c <__aeabi_fdiv+0x11c>
100045a6:	46c0      	nop			; (mov r8, r8)
100045a8:	10006460 	.word	0x10006460
100045ac:	007fffff 	.word	0x007fffff
100045b0:	f7ffffff 	.word	0xf7ffffff

100045b4 <__eqsf2>:
100045b4:	0243      	lsls	r3, r0, #9
100045b6:	0042      	lsls	r2, r0, #1
100045b8:	b570      	push	{r4, r5, r6, lr}
100045ba:	0a5c      	lsrs	r4, r3, #9
100045bc:	0fc6      	lsrs	r6, r0, #31
100045be:	0e13      	lsrs	r3, r2, #24
100045c0:	0248      	lsls	r0, r1, #9
100045c2:	004a      	lsls	r2, r1, #1
100045c4:	0a45      	lsrs	r5, r0, #9
100045c6:	0e12      	lsrs	r2, r2, #24
100045c8:	0fc9      	lsrs	r1, r1, #31
100045ca:	2bff      	cmp	r3, #255	; 0xff
100045cc:	d005      	beq.n	100045da <__eqsf2+0x26>
100045ce:	2aff      	cmp	r2, #255	; 0xff
100045d0:	d008      	beq.n	100045e4 <__eqsf2+0x30>
100045d2:	2001      	movs	r0, #1
100045d4:	4293      	cmp	r3, r2
100045d6:	d00b      	beq.n	100045f0 <__eqsf2+0x3c>
100045d8:	bd70      	pop	{r4, r5, r6, pc}
100045da:	2001      	movs	r0, #1
100045dc:	2c00      	cmp	r4, #0
100045de:	d1fb      	bne.n	100045d8 <__eqsf2+0x24>
100045e0:	2aff      	cmp	r2, #255	; 0xff
100045e2:	d1f6      	bne.n	100045d2 <__eqsf2+0x1e>
100045e4:	2001      	movs	r0, #1
100045e6:	2d00      	cmp	r5, #0
100045e8:	d1f6      	bne.n	100045d8 <__eqsf2+0x24>
100045ea:	2001      	movs	r0, #1
100045ec:	4293      	cmp	r3, r2
100045ee:	d1f3      	bne.n	100045d8 <__eqsf2+0x24>
100045f0:	42ac      	cmp	r4, r5
100045f2:	d1f1      	bne.n	100045d8 <__eqsf2+0x24>
100045f4:	428e      	cmp	r6, r1
100045f6:	d003      	beq.n	10004600 <__eqsf2+0x4c>
100045f8:	2b00      	cmp	r3, #0
100045fa:	d1ed      	bne.n	100045d8 <__eqsf2+0x24>
100045fc:	2c00      	cmp	r4, #0
100045fe:	d1eb      	bne.n	100045d8 <__eqsf2+0x24>
10004600:	2000      	movs	r0, #0
10004602:	e7e9      	b.n	100045d8 <__eqsf2+0x24>

10004604 <__gesf2>:
10004604:	b5f0      	push	{r4, r5, r6, r7, lr}
10004606:	0243      	lsls	r3, r0, #9
10004608:	0042      	lsls	r2, r0, #1
1000460a:	004f      	lsls	r7, r1, #1
1000460c:	0fc6      	lsrs	r6, r0, #31
1000460e:	0248      	lsls	r0, r1, #9
10004610:	0a5c      	lsrs	r4, r3, #9
10004612:	0a45      	lsrs	r5, r0, #9
10004614:	0e13      	lsrs	r3, r2, #24
10004616:	0fc9      	lsrs	r1, r1, #31
10004618:	0e3a      	lsrs	r2, r7, #24
1000461a:	2bff      	cmp	r3, #255	; 0xff
1000461c:	d026      	beq.n	1000466c <__gesf2+0x68>
1000461e:	2aff      	cmp	r2, #255	; 0xff
10004620:	d029      	beq.n	10004676 <__gesf2+0x72>
10004622:	2b00      	cmp	r3, #0
10004624:	d10c      	bne.n	10004640 <__gesf2+0x3c>
10004626:	4260      	negs	r0, r4
10004628:	4160      	adcs	r0, r4
1000462a:	4684      	mov	ip, r0
1000462c:	2a00      	cmp	r2, #0
1000462e:	d00a      	beq.n	10004646 <__gesf2+0x42>
10004630:	2800      	cmp	r0, #0
10004632:	d116      	bne.n	10004662 <__gesf2+0x5e>
10004634:	428e      	cmp	r6, r1
10004636:	d021      	beq.n	1000467c <__gesf2+0x78>
10004638:	2e00      	cmp	r6, #0
1000463a:	d114      	bne.n	10004666 <__gesf2+0x62>
1000463c:	2001      	movs	r0, #1
1000463e:	e014      	b.n	1000466a <__gesf2+0x66>
10004640:	2a00      	cmp	r2, #0
10004642:	d1f7      	bne.n	10004634 <__gesf2+0x30>
10004644:	4694      	mov	ip, r2
10004646:	426f      	negs	r7, r5
10004648:	416f      	adcs	r7, r5
1000464a:	4660      	mov	r0, ip
1000464c:	2800      	cmp	r0, #0
1000464e:	d105      	bne.n	1000465c <__gesf2+0x58>
10004650:	2f00      	cmp	r7, #0
10004652:	d0ef      	beq.n	10004634 <__gesf2+0x30>
10004654:	2001      	movs	r0, #1
10004656:	2e00      	cmp	r6, #0
10004658:	d007      	beq.n	1000466a <__gesf2+0x66>
1000465a:	e004      	b.n	10004666 <__gesf2+0x62>
1000465c:	2000      	movs	r0, #0
1000465e:	2f00      	cmp	r7, #0
10004660:	d103      	bne.n	1000466a <__gesf2+0x66>
10004662:	2900      	cmp	r1, #0
10004664:	d1ea      	bne.n	1000463c <__gesf2+0x38>
10004666:	2101      	movs	r1, #1
10004668:	4248      	negs	r0, r1
1000466a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000466c:	2c00      	cmp	r4, #0
1000466e:	d0d6      	beq.n	1000461e <__gesf2+0x1a>
10004670:	2202      	movs	r2, #2
10004672:	4250      	negs	r0, r2
10004674:	e7f9      	b.n	1000466a <__gesf2+0x66>
10004676:	2d00      	cmp	r5, #0
10004678:	d0d3      	beq.n	10004622 <__gesf2+0x1e>
1000467a:	e7f9      	b.n	10004670 <__gesf2+0x6c>
1000467c:	4293      	cmp	r3, r2
1000467e:	dcdb      	bgt.n	10004638 <__gesf2+0x34>
10004680:	db04      	blt.n	1000468c <__gesf2+0x88>
10004682:	42ac      	cmp	r4, r5
10004684:	d8d8      	bhi.n	10004638 <__gesf2+0x34>
10004686:	2000      	movs	r0, #0
10004688:	42ac      	cmp	r4, r5
1000468a:	d2ee      	bcs.n	1000466a <__gesf2+0x66>
1000468c:	2e00      	cmp	r6, #0
1000468e:	d0ea      	beq.n	10004666 <__gesf2+0x62>
10004690:	2001      	movs	r0, #1
10004692:	e7ea      	b.n	1000466a <__gesf2+0x66>

10004694 <__lesf2>:
10004694:	b5f0      	push	{r4, r5, r6, r7, lr}
10004696:	0243      	lsls	r3, r0, #9
10004698:	0042      	lsls	r2, r0, #1
1000469a:	004f      	lsls	r7, r1, #1
1000469c:	0fc6      	lsrs	r6, r0, #31
1000469e:	0248      	lsls	r0, r1, #9
100046a0:	0a5c      	lsrs	r4, r3, #9
100046a2:	0a45      	lsrs	r5, r0, #9
100046a4:	0e13      	lsrs	r3, r2, #24
100046a6:	0fc9      	lsrs	r1, r1, #31
100046a8:	0e3a      	lsrs	r2, r7, #24
100046aa:	2bff      	cmp	r3, #255	; 0xff
100046ac:	d026      	beq.n	100046fc <__lesf2+0x68>
100046ae:	2aff      	cmp	r2, #255	; 0xff
100046b0:	d028      	beq.n	10004704 <__lesf2+0x70>
100046b2:	2b00      	cmp	r3, #0
100046b4:	d00f      	beq.n	100046d6 <__lesf2+0x42>
100046b6:	2a00      	cmp	r2, #0
100046b8:	d114      	bne.n	100046e4 <__lesf2+0x50>
100046ba:	4694      	mov	ip, r2
100046bc:	426f      	negs	r7, r5
100046be:	416f      	adcs	r7, r5
100046c0:	4660      	mov	r0, ip
100046c2:	2800      	cmp	r0, #0
100046c4:	d014      	beq.n	100046f0 <__lesf2+0x5c>
100046c6:	2000      	movs	r0, #0
100046c8:	2f00      	cmp	r7, #0
100046ca:	d103      	bne.n	100046d4 <__lesf2+0x40>
100046cc:	2900      	cmp	r1, #0
100046ce:	d10d      	bne.n	100046ec <__lesf2+0x58>
100046d0:	2101      	movs	r1, #1
100046d2:	4248      	negs	r0, r1
100046d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
100046d6:	4260      	negs	r0, r4
100046d8:	4160      	adcs	r0, r4
100046da:	4684      	mov	ip, r0
100046dc:	2a00      	cmp	r2, #0
100046de:	d0ed      	beq.n	100046bc <__lesf2+0x28>
100046e0:	2800      	cmp	r0, #0
100046e2:	d1f3      	bne.n	100046cc <__lesf2+0x38>
100046e4:	428e      	cmp	r6, r1
100046e6:	d011      	beq.n	1000470c <__lesf2+0x78>
100046e8:	2e00      	cmp	r6, #0
100046ea:	d1f1      	bne.n	100046d0 <__lesf2+0x3c>
100046ec:	2001      	movs	r0, #1
100046ee:	e7f1      	b.n	100046d4 <__lesf2+0x40>
100046f0:	2f00      	cmp	r7, #0
100046f2:	d0f7      	beq.n	100046e4 <__lesf2+0x50>
100046f4:	2001      	movs	r0, #1
100046f6:	2e00      	cmp	r6, #0
100046f8:	d0ec      	beq.n	100046d4 <__lesf2+0x40>
100046fa:	e7e9      	b.n	100046d0 <__lesf2+0x3c>
100046fc:	2002      	movs	r0, #2
100046fe:	2c00      	cmp	r4, #0
10004700:	d1e8      	bne.n	100046d4 <__lesf2+0x40>
10004702:	e7d4      	b.n	100046ae <__lesf2+0x1a>
10004704:	2002      	movs	r0, #2
10004706:	2d00      	cmp	r5, #0
10004708:	d1e4      	bne.n	100046d4 <__lesf2+0x40>
1000470a:	e7d2      	b.n	100046b2 <__lesf2+0x1e>
1000470c:	4293      	cmp	r3, r2
1000470e:	dceb      	bgt.n	100046e8 <__lesf2+0x54>
10004710:	db04      	blt.n	1000471c <__lesf2+0x88>
10004712:	42ac      	cmp	r4, r5
10004714:	d8e8      	bhi.n	100046e8 <__lesf2+0x54>
10004716:	2000      	movs	r0, #0
10004718:	42ac      	cmp	r4, r5
1000471a:	d2db      	bcs.n	100046d4 <__lesf2+0x40>
1000471c:	2e00      	cmp	r6, #0
1000471e:	d0d7      	beq.n	100046d0 <__lesf2+0x3c>
10004720:	2001      	movs	r0, #1
10004722:	e7d7      	b.n	100046d4 <__lesf2+0x40>

10004724 <__aeabi_fmul>:
10004724:	b5f0      	push	{r4, r5, r6, r7, lr}
10004726:	465f      	mov	r7, fp
10004728:	4656      	mov	r6, sl
1000472a:	464d      	mov	r5, r9
1000472c:	4644      	mov	r4, r8
1000472e:	b4f0      	push	{r4, r5, r6, r7}
10004730:	0245      	lsls	r5, r0, #9
10004732:	0046      	lsls	r6, r0, #1
10004734:	b083      	sub	sp, #12
10004736:	1c0f      	adds	r7, r1, #0
10004738:	0a6d      	lsrs	r5, r5, #9
1000473a:	0e36      	lsrs	r6, r6, #24
1000473c:	0fc4      	lsrs	r4, r0, #31
1000473e:	2e00      	cmp	r6, #0
10004740:	d106      	bne.n	10004750 <__aeabi_fmul+0x2c>
10004742:	2d00      	cmp	r5, #0
10004744:	d170      	bne.n	10004828 <__aeabi_fmul+0x104>
10004746:	2104      	movs	r1, #4
10004748:	2201      	movs	r2, #1
1000474a:	4688      	mov	r8, r1
1000474c:	4692      	mov	sl, r2
1000474e:	e009      	b.n	10004764 <__aeabi_fmul+0x40>
10004750:	2eff      	cmp	r6, #255	; 0xff
10004752:	d043      	beq.n	100047dc <__aeabi_fmul+0xb8>
10004754:	2380      	movs	r3, #128	; 0x80
10004756:	0418      	lsls	r0, r3, #16
10004758:	2100      	movs	r1, #0
1000475a:	4305      	orrs	r5, r0
1000475c:	00ed      	lsls	r5, r5, #3
1000475e:	3e7f      	subs	r6, #127	; 0x7f
10004760:	4688      	mov	r8, r1
10004762:	468a      	mov	sl, r1
10004764:	1c38      	adds	r0, r7, #0
10004766:	0043      	lsls	r3, r0, #1
10004768:	027f      	lsls	r7, r7, #9
1000476a:	0fc1      	lsrs	r1, r0, #31
1000476c:	0a7f      	lsrs	r7, r7, #9
1000476e:	0e1b      	lsrs	r3, r3, #24
10004770:	468b      	mov	fp, r1
10004772:	d13a      	bne.n	100047ea <__aeabi_fmul+0xc6>
10004774:	2101      	movs	r1, #1
10004776:	2f00      	cmp	r7, #0
10004778:	d162      	bne.n	10004840 <__aeabi_fmul+0x11c>
1000477a:	4658      	mov	r0, fp
1000477c:	4060      	eors	r0, r4
1000477e:	4642      	mov	r2, r8
10004780:	9001      	str	r0, [sp, #4]
10004782:	430a      	orrs	r2, r1
10004784:	2a0f      	cmp	r2, #15
10004786:	d93f      	bls.n	10004808 <__aeabi_fmul+0xe4>
10004788:	042c      	lsls	r4, r5, #16
1000478a:	18f0      	adds	r0, r6, r3
1000478c:	0c26      	lsrs	r6, r4, #16
1000478e:	043b      	lsls	r3, r7, #16
10004790:	0c1a      	lsrs	r2, r3, #16
10004792:	1c31      	adds	r1, r6, #0
10004794:	4351      	muls	r1, r2
10004796:	0c3f      	lsrs	r7, r7, #16
10004798:	0c2d      	lsrs	r5, r5, #16
1000479a:	437e      	muls	r6, r7
1000479c:	436a      	muls	r2, r5
1000479e:	4681      	mov	r9, r0
100047a0:	0c08      	lsrs	r0, r1, #16
100047a2:	1836      	adds	r6, r6, r0
100047a4:	1c2c      	adds	r4, r5, #0
100047a6:	18b3      	adds	r3, r6, r2
100047a8:	437c      	muls	r4, r7
100047aa:	429a      	cmp	r2, r3
100047ac:	d900      	bls.n	100047b0 <__aeabi_fmul+0x8c>
100047ae:	e09a      	b.n	100048e6 <__aeabi_fmul+0x1c2>
100047b0:	0409      	lsls	r1, r1, #16
100047b2:	041d      	lsls	r5, r3, #16
100047b4:	0c08      	lsrs	r0, r1, #16
100047b6:	182e      	adds	r6, r5, r0
100047b8:	01b5      	lsls	r5, r6, #6
100047ba:	0c1b      	lsrs	r3, r3, #16
100047bc:	1e69      	subs	r1, r5, #1
100047be:	418d      	sbcs	r5, r1
100047c0:	0eb2      	lsrs	r2, r6, #26
100047c2:	18e7      	adds	r7, r4, r3
100047c4:	4315      	orrs	r5, r2
100047c6:	01bc      	lsls	r4, r7, #6
100047c8:	4325      	orrs	r5, r4
100047ca:	012b      	lsls	r3, r5, #4
100047cc:	d54b      	bpl.n	10004866 <__aeabi_fmul+0x142>
100047ce:	2001      	movs	r0, #1
100047d0:	4028      	ands	r0, r5
100047d2:	2101      	movs	r1, #1
100047d4:	086d      	lsrs	r5, r5, #1
100047d6:	4489      	add	r9, r1
100047d8:	4305      	orrs	r5, r0
100047da:	e044      	b.n	10004866 <__aeabi_fmul+0x142>
100047dc:	2d00      	cmp	r5, #0
100047de:	d11e      	bne.n	1000481e <__aeabi_fmul+0xfa>
100047e0:	2008      	movs	r0, #8
100047e2:	2102      	movs	r1, #2
100047e4:	4680      	mov	r8, r0
100047e6:	468a      	mov	sl, r1
100047e8:	e7bc      	b.n	10004764 <__aeabi_fmul+0x40>
100047ea:	2bff      	cmp	r3, #255	; 0xff
100047ec:	d012      	beq.n	10004814 <__aeabi_fmul+0xf0>
100047ee:	2280      	movs	r2, #128	; 0x80
100047f0:	0410      	lsls	r0, r2, #16
100047f2:	4307      	orrs	r7, r0
100047f4:	4658      	mov	r0, fp
100047f6:	2100      	movs	r1, #0
100047f8:	4060      	eors	r0, r4
100047fa:	4642      	mov	r2, r8
100047fc:	00ff      	lsls	r7, r7, #3
100047fe:	3b7f      	subs	r3, #127	; 0x7f
10004800:	9001      	str	r0, [sp, #4]
10004802:	430a      	orrs	r2, r1
10004804:	2a0f      	cmp	r2, #15
10004806:	d8bf      	bhi.n	10004788 <__aeabi_fmul+0x64>
10004808:	0090      	lsls	r0, r2, #2
1000480a:	4a5b      	ldr	r2, [pc, #364]	; (10004978 <__aeabi_fmul+0x254>)
1000480c:	4684      	mov	ip, r0
1000480e:	4462      	add	r2, ip
10004810:	6810      	ldr	r0, [r2, #0]
10004812:	4687      	mov	pc, r0
10004814:	1c39      	adds	r1, r7, #0
10004816:	1e4a      	subs	r2, r1, #1
10004818:	4191      	sbcs	r1, r2
1000481a:	3102      	adds	r1, #2
1000481c:	e7ad      	b.n	1000477a <__aeabi_fmul+0x56>
1000481e:	220c      	movs	r2, #12
10004820:	2303      	movs	r3, #3
10004822:	4690      	mov	r8, r2
10004824:	469a      	mov	sl, r3
10004826:	e79d      	b.n	10004764 <__aeabi_fmul+0x40>
10004828:	1c28      	adds	r0, r5, #0
1000482a:	f001 fc8f 	bl	1000614c <__clzsi2>
1000482e:	2276      	movs	r2, #118	; 0x76
10004830:	1f46      	subs	r6, r0, #5
10004832:	4253      	negs	r3, r2
10004834:	40b5      	lsls	r5, r6
10004836:	1a1e      	subs	r6, r3, r0
10004838:	2000      	movs	r0, #0
1000483a:	4680      	mov	r8, r0
1000483c:	4682      	mov	sl, r0
1000483e:	e791      	b.n	10004764 <__aeabi_fmul+0x40>
10004840:	1c38      	adds	r0, r7, #0
10004842:	f001 fc83 	bl	1000614c <__clzsi2>
10004846:	2176      	movs	r1, #118	; 0x76
10004848:	1f43      	subs	r3, r0, #5
1000484a:	424a      	negs	r2, r1
1000484c:	409f      	lsls	r7, r3
1000484e:	2100      	movs	r1, #0
10004850:	1a13      	subs	r3, r2, r0
10004852:	e792      	b.n	1000477a <__aeabi_fmul+0x56>
10004854:	9401      	str	r4, [sp, #4]
10004856:	4651      	mov	r1, sl
10004858:	2902      	cmp	r1, #2
1000485a:	d02c      	beq.n	100048b6 <__aeabi_fmul+0x192>
1000485c:	2903      	cmp	r1, #3
1000485e:	d100      	bne.n	10004862 <__aeabi_fmul+0x13e>
10004860:	e080      	b.n	10004964 <__aeabi_fmul+0x240>
10004862:	2901      	cmp	r1, #1
10004864:	d048      	beq.n	100048f8 <__aeabi_fmul+0x1d4>
10004866:	464e      	mov	r6, r9
10004868:	367f      	adds	r6, #127	; 0x7f
1000486a:	2e00      	cmp	r6, #0
1000486c:	dd51      	ble.n	10004912 <__aeabi_fmul+0x1ee>
1000486e:	240f      	movs	r4, #15
10004870:	402c      	ands	r4, r5
10004872:	2c04      	cmp	r4, #4
10004874:	d000      	beq.n	10004878 <__aeabi_fmul+0x154>
10004876:	3504      	adds	r5, #4
10004878:	012a      	lsls	r2, r5, #4
1000487a:	d503      	bpl.n	10004884 <__aeabi_fmul+0x160>
1000487c:	493f      	ldr	r1, [pc, #252]	; (1000497c <__aeabi_fmul+0x258>)
1000487e:	464e      	mov	r6, r9
10004880:	400d      	ands	r5, r1
10004882:	3680      	adds	r6, #128	; 0x80
10004884:	2efe      	cmp	r6, #254	; 0xfe
10004886:	dd3d      	ble.n	10004904 <__aeabi_fmul+0x1e0>
10004888:	9b01      	ldr	r3, [sp, #4]
1000488a:	2401      	movs	r4, #1
1000488c:	401c      	ands	r4, r3
1000488e:	21ff      	movs	r1, #255	; 0xff
10004890:	2500      	movs	r5, #0
10004892:	05c8      	lsls	r0, r1, #23
10004894:	07e2      	lsls	r2, r4, #31
10004896:	4328      	orrs	r0, r5
10004898:	4310      	orrs	r0, r2
1000489a:	b003      	add	sp, #12
1000489c:	bc3c      	pop	{r2, r3, r4, r5}
1000489e:	4690      	mov	r8, r2
100048a0:	4699      	mov	r9, r3
100048a2:	46a2      	mov	sl, r4
100048a4:	46ab      	mov	fp, r5
100048a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
100048a8:	2400      	movs	r4, #0
100048aa:	4d35      	ldr	r5, [pc, #212]	; (10004980 <__aeabi_fmul+0x25c>)
100048ac:	21ff      	movs	r1, #255	; 0xff
100048ae:	e7f0      	b.n	10004892 <__aeabi_fmul+0x16e>
100048b0:	4651      	mov	r1, sl
100048b2:	2902      	cmp	r1, #2
100048b4:	d1d2      	bne.n	1000485c <__aeabi_fmul+0x138>
100048b6:	9d01      	ldr	r5, [sp, #4]
100048b8:	2401      	movs	r4, #1
100048ba:	402c      	ands	r4, r5
100048bc:	21ff      	movs	r1, #255	; 0xff
100048be:	2500      	movs	r5, #0
100048c0:	e7e7      	b.n	10004892 <__aeabi_fmul+0x16e>
100048c2:	465e      	mov	r6, fp
100048c4:	1c3d      	adds	r5, r7, #0
100048c6:	9601      	str	r6, [sp, #4]
100048c8:	e7c6      	b.n	10004858 <__aeabi_fmul+0x134>
100048ca:	1c3d      	adds	r5, r7, #0
100048cc:	e7c4      	b.n	10004858 <__aeabi_fmul+0x134>
100048ce:	2680      	movs	r6, #128	; 0x80
100048d0:	03f3      	lsls	r3, r6, #15
100048d2:	421d      	tst	r5, r3
100048d4:	d00b      	beq.n	100048ee <__aeabi_fmul+0x1ca>
100048d6:	421f      	tst	r7, r3
100048d8:	d109      	bne.n	100048ee <__aeabi_fmul+0x1ca>
100048da:	431f      	orrs	r7, r3
100048dc:	027a      	lsls	r2, r7, #9
100048de:	0a55      	lsrs	r5, r2, #9
100048e0:	465c      	mov	r4, fp
100048e2:	21ff      	movs	r1, #255	; 0xff
100048e4:	e7d5      	b.n	10004892 <__aeabi_fmul+0x16e>
100048e6:	2280      	movs	r2, #128	; 0x80
100048e8:	0257      	lsls	r7, r2, #9
100048ea:	19e4      	adds	r4, r4, r7
100048ec:	e760      	b.n	100047b0 <__aeabi_fmul+0x8c>
100048ee:	431d      	orrs	r5, r3
100048f0:	026f      	lsls	r7, r5, #9
100048f2:	0a7d      	lsrs	r5, r7, #9
100048f4:	21ff      	movs	r1, #255	; 0xff
100048f6:	e7cc      	b.n	10004892 <__aeabi_fmul+0x16e>
100048f8:	9b01      	ldr	r3, [sp, #4]
100048fa:	2500      	movs	r5, #0
100048fc:	4019      	ands	r1, r3
100048fe:	b2cc      	uxtb	r4, r1
10004900:	2100      	movs	r1, #0
10004902:	e7c6      	b.n	10004892 <__aeabi_fmul+0x16e>
10004904:	9801      	ldr	r0, [sp, #4]
10004906:	01ad      	lsls	r5, r5, #6
10004908:	2401      	movs	r4, #1
1000490a:	0a6d      	lsrs	r5, r5, #9
1000490c:	b2f1      	uxtb	r1, r6
1000490e:	4004      	ands	r4, r0
10004910:	e7bf      	b.n	10004892 <__aeabi_fmul+0x16e>
10004912:	267e      	movs	r6, #126	; 0x7e
10004914:	4273      	negs	r3, r6
10004916:	464a      	mov	r2, r9
10004918:	1a9f      	subs	r7, r3, r2
1000491a:	2f1b      	cmp	r7, #27
1000491c:	dd05      	ble.n	1000492a <__aeabi_fmul+0x206>
1000491e:	9d01      	ldr	r5, [sp, #4]
10004920:	2401      	movs	r4, #1
10004922:	402c      	ands	r4, r5
10004924:	2100      	movs	r1, #0
10004926:	2500      	movs	r5, #0
10004928:	e7b3      	b.n	10004892 <__aeabi_fmul+0x16e>
1000492a:	4649      	mov	r1, r9
1000492c:	319e      	adds	r1, #158	; 0x9e
1000492e:	1c2c      	adds	r4, r5, #0
10004930:	408d      	lsls	r5, r1
10004932:	1c2e      	adds	r6, r5, #0
10004934:	40fc      	lsrs	r4, r7
10004936:	1e75      	subs	r5, r6, #1
10004938:	41ae      	sbcs	r6, r5
1000493a:	4326      	orrs	r6, r4
1000493c:	200f      	movs	r0, #15
1000493e:	4030      	ands	r0, r6
10004940:	2804      	cmp	r0, #4
10004942:	d000      	beq.n	10004946 <__aeabi_fmul+0x222>
10004944:	3604      	adds	r6, #4
10004946:	0170      	lsls	r0, r6, #5
10004948:	d505      	bpl.n	10004956 <__aeabi_fmul+0x232>
1000494a:	9f01      	ldr	r7, [sp, #4]
1000494c:	2401      	movs	r4, #1
1000494e:	403c      	ands	r4, r7
10004950:	2101      	movs	r1, #1
10004952:	2500      	movs	r5, #0
10004954:	e79d      	b.n	10004892 <__aeabi_fmul+0x16e>
10004956:	9a01      	ldr	r2, [sp, #4]
10004958:	01b3      	lsls	r3, r6, #6
1000495a:	2401      	movs	r4, #1
1000495c:	0a5d      	lsrs	r5, r3, #9
1000495e:	4014      	ands	r4, r2
10004960:	2100      	movs	r1, #0
10004962:	e796      	b.n	10004892 <__aeabi_fmul+0x16e>
10004964:	2280      	movs	r2, #128	; 0x80
10004966:	03d0      	lsls	r0, r2, #15
10004968:	4305      	orrs	r5, r0
1000496a:	026c      	lsls	r4, r5, #9
1000496c:	9901      	ldr	r1, [sp, #4]
1000496e:	0a65      	lsrs	r5, r4, #9
10004970:	2401      	movs	r4, #1
10004972:	400c      	ands	r4, r1
10004974:	21ff      	movs	r1, #255	; 0xff
10004976:	e78c      	b.n	10004892 <__aeabi_fmul+0x16e>
10004978:	100064a0 	.word	0x100064a0
1000497c:	f7ffffff 	.word	0xf7ffffff
10004980:	007fffff 	.word	0x007fffff

10004984 <__aeabi_fsub>:
10004984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10004986:	0243      	lsls	r3, r0, #9
10004988:	0045      	lsls	r5, r0, #1
1000498a:	024f      	lsls	r7, r1, #9
1000498c:	004c      	lsls	r4, r1, #1
1000498e:	0fc2      	lsrs	r2, r0, #31
10004990:	0998      	lsrs	r0, r3, #6
10004992:	4684      	mov	ip, r0
10004994:	0e2d      	lsrs	r5, r5, #24
10004996:	0e20      	lsrs	r0, r4, #24
10004998:	0fc9      	lsrs	r1, r1, #31
1000499a:	09bf      	lsrs	r7, r7, #6
1000499c:	28ff      	cmp	r0, #255	; 0xff
1000499e:	d054      	beq.n	10004a4a <__aeabi_fsub+0xc6>
100049a0:	2601      	movs	r6, #1
100049a2:	4071      	eors	r1, r6
100049a4:	428a      	cmp	r2, r1
100049a6:	d03b      	beq.n	10004a20 <__aeabi_fsub+0x9c>
100049a8:	1a2c      	subs	r4, r5, r0
100049aa:	2c00      	cmp	r4, #0
100049ac:	dc00      	bgt.n	100049b0 <__aeabi_fsub+0x2c>
100049ae:	e089      	b.n	10004ac4 <__aeabi_fsub+0x140>
100049b0:	2800      	cmp	r0, #0
100049b2:	d125      	bne.n	10004a00 <__aeabi_fsub+0x7c>
100049b4:	2f00      	cmp	r7, #0
100049b6:	d14b      	bne.n	10004a50 <__aeabi_fsub+0xcc>
100049b8:	1c6e      	adds	r6, r5, #1
100049ba:	1c2c      	adds	r4, r5, #0
100049bc:	4663      	mov	r3, ip
100049be:	1c15      	adds	r5, r2, #0
100049c0:	220f      	movs	r2, #15
100049c2:	401a      	ands	r2, r3
100049c4:	2a04      	cmp	r2, #4
100049c6:	d000      	beq.n	100049ca <__aeabi_fsub+0x46>
100049c8:	3304      	adds	r3, #4
100049ca:	2780      	movs	r7, #128	; 0x80
100049cc:	04f9      	lsls	r1, r7, #19
100049ce:	2201      	movs	r2, #1
100049d0:	4019      	ands	r1, r3
100049d2:	402a      	ands	r2, r5
100049d4:	2900      	cmp	r1, #0
100049d6:	d006      	beq.n	100049e6 <__aeabi_fsub+0x62>
100049d8:	2eff      	cmp	r6, #255	; 0xff
100049da:	d100      	bne.n	100049de <__aeabi_fsub+0x5a>
100049dc:	e081      	b.n	10004ae2 <__aeabi_fsub+0x15e>
100049de:	4db1      	ldr	r5, [pc, #708]	; (10004ca4 <__aeabi_fsub+0x320>)
100049e0:	1c34      	adds	r4, r6, #0
100049e2:	402b      	ands	r3, r5
100049e4:	3601      	adds	r6, #1
100049e6:	b2f6      	uxtb	r6, r6
100049e8:	08dd      	lsrs	r5, r3, #3
100049ea:	2e01      	cmp	r6, #1
100049ec:	dd62      	ble.n	10004ab4 <__aeabi_fsub+0x130>
100049ee:	026b      	lsls	r3, r5, #9
100049f0:	0a5d      	lsrs	r5, r3, #9
100049f2:	b2e4      	uxtb	r4, r4
100049f4:	05e4      	lsls	r4, r4, #23
100049f6:	4325      	orrs	r5, r4
100049f8:	1c28      	adds	r0, r5, #0
100049fa:	07d2      	lsls	r2, r2, #31
100049fc:	4310      	orrs	r0, r2
100049fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10004a00:	2dff      	cmp	r5, #255	; 0xff
10004a02:	d051      	beq.n	10004aa8 <__aeabi_fsub+0x124>
10004a04:	2180      	movs	r1, #128	; 0x80
10004a06:	04cb      	lsls	r3, r1, #19
10004a08:	431f      	orrs	r7, r3
10004a0a:	2601      	movs	r6, #1
10004a0c:	2c1b      	cmp	r4, #27
10004a0e:	dd70      	ble.n	10004af2 <__aeabi_fsub+0x16e>
10004a10:	4667      	mov	r7, ip
10004a12:	1c2c      	adds	r4, r5, #0
10004a14:	1bbb      	subs	r3, r7, r6
10004a16:	1c15      	adds	r5, r2, #0
10004a18:	0158      	lsls	r0, r3, #5
10004a1a:	d422      	bmi.n	10004a62 <__aeabi_fsub+0xde>
10004a1c:	1c66      	adds	r6, r4, #1
10004a1e:	e7cf      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004a20:	1a2e      	subs	r6, r5, r0
10004a22:	2e00      	cmp	r6, #0
10004a24:	dd76      	ble.n	10004b14 <__aeabi_fsub+0x190>
10004a26:	2800      	cmp	r0, #0
10004a28:	d032      	beq.n	10004a90 <__aeabi_fsub+0x10c>
10004a2a:	2dff      	cmp	r5, #255	; 0xff
10004a2c:	d03c      	beq.n	10004aa8 <__aeabi_fsub+0x124>
10004a2e:	2480      	movs	r4, #128	; 0x80
10004a30:	04e1      	lsls	r1, r4, #19
10004a32:	430f      	orrs	r7, r1
10004a34:	2301      	movs	r3, #1
10004a36:	2e1b      	cmp	r6, #27
10004a38:	dc00      	bgt.n	10004a3c <__aeabi_fsub+0xb8>
10004a3a:	e0d1      	b.n	10004be0 <__aeabi_fsub+0x25c>
10004a3c:	4463      	add	r3, ip
10004a3e:	1c2c      	adds	r4, r5, #0
10004a40:	0158      	lsls	r0, r3, #5
10004a42:	d47a      	bmi.n	10004b3a <__aeabi_fsub+0x1b6>
10004a44:	1c66      	adds	r6, r4, #1
10004a46:	1c15      	adds	r5, r2, #0
10004a48:	e7ba      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004a4a:	2f00      	cmp	r7, #0
10004a4c:	d1aa      	bne.n	100049a4 <__aeabi_fsub+0x20>
10004a4e:	e7a7      	b.n	100049a0 <__aeabi_fsub+0x1c>
10004a50:	3c01      	subs	r4, #1
10004a52:	2c00      	cmp	r4, #0
10004a54:	d16d      	bne.n	10004b32 <__aeabi_fsub+0x1ae>
10004a56:	4663      	mov	r3, ip
10004a58:	1c2c      	adds	r4, r5, #0
10004a5a:	1bdb      	subs	r3, r3, r7
10004a5c:	1c15      	adds	r5, r2, #0
10004a5e:	0158      	lsls	r0, r3, #5
10004a60:	d5dc      	bpl.n	10004a1c <__aeabi_fsub+0x98>
10004a62:	019a      	lsls	r2, r3, #6
10004a64:	0996      	lsrs	r6, r2, #6
10004a66:	1c30      	adds	r0, r6, #0
10004a68:	f001 fb70 	bl	1000614c <__clzsi2>
10004a6c:	3805      	subs	r0, #5
10004a6e:	4086      	lsls	r6, r0
10004a70:	4284      	cmp	r4, r0
10004a72:	dc39      	bgt.n	10004ae8 <__aeabi_fsub+0x164>
10004a74:	1b00      	subs	r0, r0, r4
10004a76:	231f      	movs	r3, #31
10004a78:	1a1a      	subs	r2, r3, r0
10004a7a:	1c33      	adds	r3, r6, #0
10004a7c:	1c31      	adds	r1, r6, #0
10004a7e:	1c44      	adds	r4, r0, #1
10004a80:	4093      	lsls	r3, r2
10004a82:	40e1      	lsrs	r1, r4
10004a84:	1e5e      	subs	r6, r3, #1
10004a86:	41b3      	sbcs	r3, r6
10004a88:	430b      	orrs	r3, r1
10004a8a:	2601      	movs	r6, #1
10004a8c:	2400      	movs	r4, #0
10004a8e:	e797      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004a90:	2f00      	cmp	r7, #0
10004a92:	d100      	bne.n	10004a96 <__aeabi_fsub+0x112>
10004a94:	e790      	b.n	100049b8 <__aeabi_fsub+0x34>
10004a96:	3e01      	subs	r6, #1
10004a98:	2e00      	cmp	r6, #0
10004a9a:	d103      	bne.n	10004aa4 <__aeabi_fsub+0x120>
10004a9c:	4664      	mov	r4, ip
10004a9e:	193b      	adds	r3, r7, r4
10004aa0:	1c2c      	adds	r4, r5, #0
10004aa2:	e7cd      	b.n	10004a40 <__aeabi_fsub+0xbc>
10004aa4:	2dff      	cmp	r5, #255	; 0xff
10004aa6:	d1c5      	bne.n	10004a34 <__aeabi_fsub+0xb0>
10004aa8:	1c15      	adds	r5, r2, #0
10004aaa:	2280      	movs	r2, #128	; 0x80
10004aac:	4663      	mov	r3, ip
10004aae:	0056      	lsls	r6, r2, #1
10004ab0:	24ff      	movs	r4, #255	; 0xff
10004ab2:	e785      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004ab4:	2d00      	cmp	r5, #0
10004ab6:	d09c      	beq.n	100049f2 <__aeabi_fsub+0x6e>
10004ab8:	2c00      	cmp	r4, #0
10004aba:	d028      	beq.n	10004b0e <__aeabi_fsub+0x18a>
10004abc:	2080      	movs	r0, #128	; 0x80
10004abe:	03c7      	lsls	r7, r0, #15
10004ac0:	433d      	orrs	r5, r7
10004ac2:	e794      	b.n	100049ee <__aeabi_fsub+0x6a>
10004ac4:	2c00      	cmp	r4, #0
10004ac6:	d145      	bne.n	10004b54 <__aeabi_fsub+0x1d0>
10004ac8:	1c6b      	adds	r3, r5, #1
10004aca:	b2d8      	uxtb	r0, r3
10004acc:	2801      	cmp	r0, #1
10004ace:	dc00      	bgt.n	10004ad2 <__aeabi_fsub+0x14e>
10004ad0:	e090      	b.n	10004bf4 <__aeabi_fsub+0x270>
10004ad2:	4664      	mov	r4, ip
10004ad4:	1be6      	subs	r6, r4, r7
10004ad6:	0173      	lsls	r3, r6, #5
10004ad8:	d557      	bpl.n	10004b8a <__aeabi_fsub+0x206>
10004ada:	1b3e      	subs	r6, r7, r4
10004adc:	1c2c      	adds	r4, r5, #0
10004ade:	1c0d      	adds	r5, r1, #0
10004ae0:	e7c1      	b.n	10004a66 <__aeabi_fsub+0xe2>
10004ae2:	24ff      	movs	r4, #255	; 0xff
10004ae4:	2500      	movs	r5, #0
10004ae6:	e785      	b.n	100049f4 <__aeabi_fsub+0x70>
10004ae8:	4b6e      	ldr	r3, [pc, #440]	; (10004ca4 <__aeabi_fsub+0x320>)
10004aea:	1a24      	subs	r4, r4, r0
10004aec:	4033      	ands	r3, r6
10004aee:	1c66      	adds	r6, r4, #1
10004af0:	e766      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004af2:	1c38      	adds	r0, r7, #0
10004af4:	2120      	movs	r1, #32
10004af6:	40e0      	lsrs	r0, r4
10004af8:	1b0c      	subs	r4, r1, r4
10004afa:	40a7      	lsls	r7, r4
10004afc:	1c3e      	adds	r6, r7, #0
10004afe:	1e77      	subs	r7, r6, #1
10004b00:	41be      	sbcs	r6, r7
10004b02:	4306      	orrs	r6, r0
10004b04:	4667      	mov	r7, ip
10004b06:	1c2c      	adds	r4, r5, #0
10004b08:	1bbb      	subs	r3, r7, r6
10004b0a:	1c15      	adds	r5, r2, #0
10004b0c:	e784      	b.n	10004a18 <__aeabi_fsub+0x94>
10004b0e:	0269      	lsls	r1, r5, #9
10004b10:	0a4d      	lsrs	r5, r1, #9
10004b12:	e76f      	b.n	100049f4 <__aeabi_fsub+0x70>
10004b14:	2e00      	cmp	r6, #0
10004b16:	d179      	bne.n	10004c0c <__aeabi_fsub+0x288>
10004b18:	1c6c      	adds	r4, r5, #1
10004b1a:	b2e0      	uxtb	r0, r4
10004b1c:	2801      	cmp	r0, #1
10004b1e:	dd4b      	ble.n	10004bb8 <__aeabi_fsub+0x234>
10004b20:	2cff      	cmp	r4, #255	; 0xff
10004b22:	d100      	bne.n	10004b26 <__aeabi_fsub+0x1a2>
10004b24:	e098      	b.n	10004c58 <__aeabi_fsub+0x2d4>
10004b26:	4661      	mov	r1, ip
10004b28:	187f      	adds	r7, r7, r1
10004b2a:	1cae      	adds	r6, r5, #2
10004b2c:	087b      	lsrs	r3, r7, #1
10004b2e:	1c15      	adds	r5, r2, #0
10004b30:	e746      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004b32:	2dff      	cmp	r5, #255	; 0xff
10004b34:	d000      	beq.n	10004b38 <__aeabi_fsub+0x1b4>
10004b36:	e768      	b.n	10004a0a <__aeabi_fsub+0x86>
10004b38:	e7b6      	b.n	10004aa8 <__aeabi_fsub+0x124>
10004b3a:	1c67      	adds	r7, r4, #1
10004b3c:	2fff      	cmp	r7, #255	; 0xff
10004b3e:	d036      	beq.n	10004bae <__aeabi_fsub+0x22a>
10004b40:	4858      	ldr	r0, [pc, #352]	; (10004ca4 <__aeabi_fsub+0x320>)
10004b42:	2101      	movs	r1, #1
10004b44:	4019      	ands	r1, r3
10004b46:	4003      	ands	r3, r0
10004b48:	085b      	lsrs	r3, r3, #1
10004b4a:	1ca6      	adds	r6, r4, #2
10004b4c:	430b      	orrs	r3, r1
10004b4e:	1c3c      	adds	r4, r7, #0
10004b50:	1c15      	adds	r5, r2, #0
10004b52:	e735      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004b54:	4266      	negs	r6, r4
10004b56:	2d00      	cmp	r5, #0
10004b58:	d01e      	beq.n	10004b98 <__aeabi_fsub+0x214>
10004b5a:	28ff      	cmp	r0, #255	; 0xff
10004b5c:	d06f      	beq.n	10004c3e <__aeabi_fsub+0x2ba>
10004b5e:	2580      	movs	r5, #128	; 0x80
10004b60:	4662      	mov	r2, ip
10004b62:	04eb      	lsls	r3, r5, #19
10004b64:	431a      	orrs	r2, r3
10004b66:	4694      	mov	ip, r2
10004b68:	2501      	movs	r5, #1
10004b6a:	2e1b      	cmp	r6, #27
10004b6c:	dc09      	bgt.n	10004b82 <__aeabi_fsub+0x1fe>
10004b6e:	4662      	mov	r2, ip
10004b70:	2320      	movs	r3, #32
10004b72:	40f2      	lsrs	r2, r6
10004b74:	4664      	mov	r4, ip
10004b76:	1b9e      	subs	r6, r3, r6
10004b78:	40b4      	lsls	r4, r6
10004b7a:	1c25      	adds	r5, r4, #0
10004b7c:	1e6c      	subs	r4, r5, #1
10004b7e:	41a5      	sbcs	r5, r4
10004b80:	4315      	orrs	r5, r2
10004b82:	1b7b      	subs	r3, r7, r5
10004b84:	1c04      	adds	r4, r0, #0
10004b86:	1c0d      	adds	r5, r1, #0
10004b88:	e769      	b.n	10004a5e <__aeabi_fsub+0xda>
10004b8a:	2e00      	cmp	r6, #0
10004b8c:	d10c      	bne.n	10004ba8 <__aeabi_fsub+0x224>
10004b8e:	2200      	movs	r2, #0
10004b90:	2601      	movs	r6, #1
10004b92:	2304      	movs	r3, #4
10004b94:	2400      	movs	r4, #0
10004b96:	e726      	b.n	100049e6 <__aeabi_fsub+0x62>
10004b98:	4664      	mov	r4, ip
10004b9a:	2c00      	cmp	r4, #0
10004b9c:	d155      	bne.n	10004c4a <__aeabi_fsub+0x2c6>
10004b9e:	1c46      	adds	r6, r0, #1
10004ba0:	1c3b      	adds	r3, r7, #0
10004ba2:	1c04      	adds	r4, r0, #0
10004ba4:	1c0d      	adds	r5, r1, #0
10004ba6:	e70b      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004ba8:	1c2c      	adds	r4, r5, #0
10004baa:	1c15      	adds	r5, r2, #0
10004bac:	e75b      	b.n	10004a66 <__aeabi_fsub+0xe2>
10004bae:	2380      	movs	r3, #128	; 0x80
10004bb0:	005e      	lsls	r6, r3, #1
10004bb2:	24ff      	movs	r4, #255	; 0xff
10004bb4:	2304      	movs	r3, #4
10004bb6:	e716      	b.n	100049e6 <__aeabi_fsub+0x62>
10004bb8:	2d00      	cmp	r5, #0
10004bba:	d000      	beq.n	10004bbe <__aeabi_fsub+0x23a>
10004bbc:	e08d      	b.n	10004cda <__aeabi_fsub+0x356>
10004bbe:	4665      	mov	r5, ip
10004bc0:	2d00      	cmp	r5, #0
10004bc2:	d100      	bne.n	10004bc6 <__aeabi_fsub+0x242>
10004bc4:	e0ad      	b.n	10004d22 <__aeabi_fsub+0x39e>
10004bc6:	2f00      	cmp	r7, #0
10004bc8:	d100      	bne.n	10004bcc <__aeabi_fsub+0x248>
10004bca:	e081      	b.n	10004cd0 <__aeabi_fsub+0x34c>
10004bcc:	197b      	adds	r3, r7, r5
10004bce:	015c      	lsls	r4, r3, #5
10004bd0:	d400      	bmi.n	10004bd4 <__aeabi_fsub+0x250>
10004bd2:	e07e      	b.n	10004cd2 <__aeabi_fsub+0x34e>
10004bd4:	4f33      	ldr	r7, [pc, #204]	; (10004ca4 <__aeabi_fsub+0x320>)
10004bd6:	1c15      	adds	r5, r2, #0
10004bd8:	403b      	ands	r3, r7
10004bda:	2602      	movs	r6, #2
10004bdc:	2401      	movs	r4, #1
10004bde:	e6ef      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004be0:	1c38      	adds	r0, r7, #0
10004be2:	2320      	movs	r3, #32
10004be4:	40f0      	lsrs	r0, r6
10004be6:	1b9e      	subs	r6, r3, r6
10004be8:	40b7      	lsls	r7, r6
10004bea:	1c3b      	adds	r3, r7, #0
10004bec:	1e5f      	subs	r7, r3, #1
10004bee:	41bb      	sbcs	r3, r7
10004bf0:	4303      	orrs	r3, r0
10004bf2:	e723      	b.n	10004a3c <__aeabi_fsub+0xb8>
10004bf4:	2d00      	cmp	r5, #0
10004bf6:	d115      	bne.n	10004c24 <__aeabi_fsub+0x2a0>
10004bf8:	4665      	mov	r5, ip
10004bfa:	2d00      	cmp	r5, #0
10004bfc:	d147      	bne.n	10004c8e <__aeabi_fsub+0x30a>
10004bfe:	2f00      	cmp	r7, #0
10004c00:	d0c5      	beq.n	10004b8e <__aeabi_fsub+0x20a>
10004c02:	1c3b      	adds	r3, r7, #0
10004c04:	1c0d      	adds	r5, r1, #0
10004c06:	2601      	movs	r6, #1
10004c08:	2400      	movs	r4, #0
10004c0a:	e6d9      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004c0c:	4276      	negs	r6, r6
10004c0e:	2d00      	cmp	r5, #0
10004c10:	d126      	bne.n	10004c60 <__aeabi_fsub+0x2dc>
10004c12:	4665      	mov	r5, ip
10004c14:	2d00      	cmp	r5, #0
10004c16:	d000      	beq.n	10004c1a <__aeabi_fsub+0x296>
10004c18:	e07d      	b.n	10004d16 <__aeabi_fsub+0x392>
10004c1a:	1c46      	adds	r6, r0, #1
10004c1c:	1c3b      	adds	r3, r7, #0
10004c1e:	1c04      	adds	r4, r0, #0
10004c20:	1c15      	adds	r5, r2, #0
10004c22:	e6cd      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004c24:	4665      	mov	r5, ip
10004c26:	2d00      	cmp	r5, #0
10004c28:	d140      	bne.n	10004cac <__aeabi_fsub+0x328>
10004c2a:	2f00      	cmp	r7, #0
10004c2c:	d107      	bne.n	10004c3e <__aeabi_fsub+0x2ba>
10004c2e:	2180      	movs	r1, #128	; 0x80
10004c30:	2200      	movs	r2, #0
10004c32:	004e      	lsls	r6, r1, #1
10004c34:	4b1c      	ldr	r3, [pc, #112]	; (10004ca8 <__aeabi_fsub+0x324>)
10004c36:	24ff      	movs	r4, #255	; 0xff
10004c38:	e6d5      	b.n	100049e6 <__aeabi_fsub+0x62>
10004c3a:	28ff      	cmp	r0, #255	; 0xff
10004c3c:	d194      	bne.n	10004b68 <__aeabi_fsub+0x1e4>
10004c3e:	2080      	movs	r0, #128	; 0x80
10004c40:	1c3b      	adds	r3, r7, #0
10004c42:	1c0d      	adds	r5, r1, #0
10004c44:	0046      	lsls	r6, r0, #1
10004c46:	24ff      	movs	r4, #255	; 0xff
10004c48:	e6ba      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004c4a:	3e01      	subs	r6, #1
10004c4c:	2e00      	cmp	r6, #0
10004c4e:	d1f4      	bne.n	10004c3a <__aeabi_fsub+0x2b6>
10004c50:	1b3b      	subs	r3, r7, r4
10004c52:	1c0d      	adds	r5, r1, #0
10004c54:	1c04      	adds	r4, r0, #0
10004c56:	e702      	b.n	10004a5e <__aeabi_fsub+0xda>
10004c58:	2580      	movs	r5, #128	; 0x80
10004c5a:	006e      	lsls	r6, r5, #1
10004c5c:	2304      	movs	r3, #4
10004c5e:	e6c2      	b.n	100049e6 <__aeabi_fsub+0x62>
10004c60:	28ff      	cmp	r0, #255	; 0xff
10004c62:	d052      	beq.n	10004d0a <__aeabi_fsub+0x386>
10004c64:	2480      	movs	r4, #128	; 0x80
10004c66:	4661      	mov	r1, ip
10004c68:	04e3      	lsls	r3, r4, #19
10004c6a:	4319      	orrs	r1, r3
10004c6c:	468c      	mov	ip, r1
10004c6e:	2301      	movs	r3, #1
10004c70:	2e1b      	cmp	r6, #27
10004c72:	dc09      	bgt.n	10004c88 <__aeabi_fsub+0x304>
10004c74:	2120      	movs	r1, #32
10004c76:	4664      	mov	r4, ip
10004c78:	40f4      	lsrs	r4, r6
10004c7a:	4665      	mov	r5, ip
10004c7c:	1b8e      	subs	r6, r1, r6
10004c7e:	40b5      	lsls	r5, r6
10004c80:	1c2b      	adds	r3, r5, #0
10004c82:	1e59      	subs	r1, r3, #1
10004c84:	418b      	sbcs	r3, r1
10004c86:	4323      	orrs	r3, r4
10004c88:	19db      	adds	r3, r3, r7
10004c8a:	1c04      	adds	r4, r0, #0
10004c8c:	e6d8      	b.n	10004a40 <__aeabi_fsub+0xbc>
10004c8e:	2f00      	cmp	r7, #0
10004c90:	d01e      	beq.n	10004cd0 <__aeabi_fsub+0x34c>
10004c92:	1beb      	subs	r3, r5, r7
10004c94:	0158      	lsls	r0, r3, #5
10004c96:	d54b      	bpl.n	10004d30 <__aeabi_fsub+0x3ac>
10004c98:	1b7b      	subs	r3, r7, r5
10004c9a:	2601      	movs	r6, #1
10004c9c:	1c0d      	adds	r5, r1, #0
10004c9e:	2400      	movs	r4, #0
10004ca0:	e68e      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004ca2:	46c0      	nop			; (mov r8, r8)
10004ca4:	fbffffff 	.word	0xfbffffff
10004ca8:	03fffffc 	.word	0x03fffffc
10004cac:	2f00      	cmp	r7, #0
10004cae:	d100      	bne.n	10004cb2 <__aeabi_fsub+0x32e>
10004cb0:	e6fa      	b.n	10004aa8 <__aeabi_fsub+0x124>
10004cb2:	2080      	movs	r0, #128	; 0x80
10004cb4:	08eb      	lsrs	r3, r5, #3
10004cb6:	03c4      	lsls	r4, r0, #15
10004cb8:	4223      	tst	r3, r4
10004cba:	d037      	beq.n	10004d2c <__aeabi_fsub+0x3a8>
10004cbc:	08ff      	lsrs	r7, r7, #3
10004cbe:	4227      	tst	r7, r4
10004cc0:	d134      	bne.n	10004d2c <__aeabi_fsub+0x3a8>
10004cc2:	1c3b      	adds	r3, r7, #0
10004cc4:	1c0d      	adds	r5, r1, #0
10004cc6:	2280      	movs	r2, #128	; 0x80
10004cc8:	00db      	lsls	r3, r3, #3
10004cca:	0056      	lsls	r6, r2, #1
10004ccc:	24ff      	movs	r4, #255	; 0xff
10004cce:	e677      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004cd0:	4663      	mov	r3, ip
10004cd2:	1c15      	adds	r5, r2, #0
10004cd4:	2601      	movs	r6, #1
10004cd6:	2400      	movs	r4, #0
10004cd8:	e672      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004cda:	4664      	mov	r4, ip
10004cdc:	2c00      	cmp	r4, #0
10004cde:	d014      	beq.n	10004d0a <__aeabi_fsub+0x386>
10004ce0:	2f00      	cmp	r7, #0
10004ce2:	d100      	bne.n	10004ce6 <__aeabi_fsub+0x362>
10004ce4:	e6e0      	b.n	10004aa8 <__aeabi_fsub+0x124>
10004ce6:	2380      	movs	r3, #128	; 0x80
10004ce8:	08e6      	lsrs	r6, r4, #3
10004cea:	03d8      	lsls	r0, r3, #15
10004cec:	1c31      	adds	r1, r6, #0
10004cee:	4206      	tst	r6, r0
10004cf0:	d003      	beq.n	10004cfa <__aeabi_fsub+0x376>
10004cf2:	08f9      	lsrs	r1, r7, #3
10004cf4:	4201      	tst	r1, r0
10004cf6:	d000      	beq.n	10004cfa <__aeabi_fsub+0x376>
10004cf8:	1c31      	adds	r1, r6, #0
10004cfa:	1c15      	adds	r5, r2, #0
10004cfc:	2280      	movs	r2, #128	; 0x80
10004cfe:	00cb      	lsls	r3, r1, #3
10004d00:	0056      	lsls	r6, r2, #1
10004d02:	24ff      	movs	r4, #255	; 0xff
10004d04:	e65c      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004d06:	28ff      	cmp	r0, #255	; 0xff
10004d08:	d1b1      	bne.n	10004c6e <__aeabi_fsub+0x2ea>
10004d0a:	2080      	movs	r0, #128	; 0x80
10004d0c:	1c3b      	adds	r3, r7, #0
10004d0e:	1c15      	adds	r5, r2, #0
10004d10:	0046      	lsls	r6, r0, #1
10004d12:	24ff      	movs	r4, #255	; 0xff
10004d14:	e654      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004d16:	3e01      	subs	r6, #1
10004d18:	2e00      	cmp	r6, #0
10004d1a:	d1f4      	bne.n	10004d06 <__aeabi_fsub+0x382>
10004d1c:	197b      	adds	r3, r7, r5
10004d1e:	1c04      	adds	r4, r0, #0
10004d20:	e68e      	b.n	10004a40 <__aeabi_fsub+0xbc>
10004d22:	1c3b      	adds	r3, r7, #0
10004d24:	1c15      	adds	r5, r2, #0
10004d26:	2601      	movs	r6, #1
10004d28:	2400      	movs	r4, #0
10004d2a:	e649      	b.n	100049c0 <__aeabi_fsub+0x3c>
10004d2c:	1c15      	adds	r5, r2, #0
10004d2e:	e7ca      	b.n	10004cc6 <__aeabi_fsub+0x342>
10004d30:	2b00      	cmp	r3, #0
10004d32:	d100      	bne.n	10004d36 <__aeabi_fsub+0x3b2>
10004d34:	e72b      	b.n	10004b8e <__aeabi_fsub+0x20a>
10004d36:	e7cc      	b.n	10004cd2 <__aeabi_fsub+0x34e>

10004d38 <__aeabi_f2iz>:
10004d38:	0243      	lsls	r3, r0, #9
10004d3a:	0042      	lsls	r2, r0, #1
10004d3c:	0a59      	lsrs	r1, r3, #9
10004d3e:	0e13      	lsrs	r3, r2, #24
10004d40:	0fc2      	lsrs	r2, r0, #31
10004d42:	2000      	movs	r0, #0
10004d44:	2b7e      	cmp	r3, #126	; 0x7e
10004d46:	dd0d      	ble.n	10004d64 <__aeabi_f2iz+0x2c>
10004d48:	2b9d      	cmp	r3, #157	; 0x9d
10004d4a:	dc0c      	bgt.n	10004d66 <__aeabi_f2iz+0x2e>
10004d4c:	2080      	movs	r0, #128	; 0x80
10004d4e:	0400      	lsls	r0, r0, #16
10004d50:	4301      	orrs	r1, r0
10004d52:	2b95      	cmp	r3, #149	; 0x95
10004d54:	dc0a      	bgt.n	10004d6c <__aeabi_f2iz+0x34>
10004d56:	2096      	movs	r0, #150	; 0x96
10004d58:	1ac3      	subs	r3, r0, r3
10004d5a:	40d9      	lsrs	r1, r3
10004d5c:	4248      	negs	r0, r1
10004d5e:	2a00      	cmp	r2, #0
10004d60:	d100      	bne.n	10004d64 <__aeabi_f2iz+0x2c>
10004d62:	1c08      	adds	r0, r1, #0
10004d64:	4770      	bx	lr
10004d66:	4903      	ldr	r1, [pc, #12]	; (10004d74 <__aeabi_f2iz+0x3c>)
10004d68:	1850      	adds	r0, r2, r1
10004d6a:	e7fb      	b.n	10004d64 <__aeabi_f2iz+0x2c>
10004d6c:	3b96      	subs	r3, #150	; 0x96
10004d6e:	4099      	lsls	r1, r3
10004d70:	e7f4      	b.n	10004d5c <__aeabi_f2iz+0x24>
10004d72:	46c0      	nop			; (mov r8, r8)
10004d74:	7fffffff 	.word	0x7fffffff

10004d78 <__aeabi_ui2f>:
10004d78:	b510      	push	{r4, lr}
10004d7a:	1e04      	subs	r4, r0, #0
10004d7c:	d034      	beq.n	10004de8 <__aeabi_ui2f+0x70>
10004d7e:	f001 f9e5 	bl	1000614c <__clzsi2>
10004d82:	239e      	movs	r3, #158	; 0x9e
10004d84:	1a1b      	subs	r3, r3, r0
10004d86:	2b96      	cmp	r3, #150	; 0x96
10004d88:	dc07      	bgt.n	10004d9a <__aeabi_ui2f+0x22>
10004d8a:	3808      	subs	r0, #8
10004d8c:	4084      	lsls	r4, r0
10004d8e:	0264      	lsls	r4, r4, #9
10004d90:	0a61      	lsrs	r1, r4, #9
10004d92:	b2db      	uxtb	r3, r3
10004d94:	05d8      	lsls	r0, r3, #23
10004d96:	4308      	orrs	r0, r1
10004d98:	bd10      	pop	{r4, pc}
10004d9a:	2b99      	cmp	r3, #153	; 0x99
10004d9c:	dd0a      	ble.n	10004db4 <__aeabi_ui2f+0x3c>
10004d9e:	1c02      	adds	r2, r0, #0
10004da0:	321b      	adds	r2, #27
10004da2:	1c21      	adds	r1, r4, #0
10004da4:	4091      	lsls	r1, r2
10004da6:	1c0a      	adds	r2, r1, #0
10004da8:	1e51      	subs	r1, r2, #1
10004daa:	418a      	sbcs	r2, r1
10004dac:	2105      	movs	r1, #5
10004dae:	1a09      	subs	r1, r1, r0
10004db0:	40cc      	lsrs	r4, r1
10004db2:	4314      	orrs	r4, r2
10004db4:	2805      	cmp	r0, #5
10004db6:	dc1a      	bgt.n	10004dee <__aeabi_ui2f+0x76>
10004db8:	4a18      	ldr	r2, [pc, #96]	; (10004e1c <__aeabi_ui2f+0xa4>)
10004dba:	210f      	movs	r1, #15
10004dbc:	4022      	ands	r2, r4
10004dbe:	400c      	ands	r4, r1
10004dc0:	2c04      	cmp	r4, #4
10004dc2:	d000      	beq.n	10004dc6 <__aeabi_ui2f+0x4e>
10004dc4:	3204      	adds	r2, #4
10004dc6:	0151      	lsls	r1, r2, #5
10004dc8:	d505      	bpl.n	10004dd6 <__aeabi_ui2f+0x5e>
10004dca:	249f      	movs	r4, #159	; 0x9f
10004dcc:	1a23      	subs	r3, r4, r0
10004dce:	2bff      	cmp	r3, #255	; 0xff
10004dd0:	d021      	beq.n	10004e16 <__aeabi_ui2f+0x9e>
10004dd2:	4812      	ldr	r0, [pc, #72]	; (10004e1c <__aeabi_ui2f+0xa4>)
10004dd4:	4002      	ands	r2, r0
10004dd6:	1c59      	adds	r1, r3, #1
10004dd8:	b2cc      	uxtb	r4, r1
10004dda:	08d2      	lsrs	r2, r2, #3
10004ddc:	2c01      	cmp	r4, #1
10004dde:	dd09      	ble.n	10004df4 <__aeabi_ui2f+0x7c>
10004de0:	0250      	lsls	r0, r2, #9
10004de2:	0a41      	lsrs	r1, r0, #9
10004de4:	b2db      	uxtb	r3, r3
10004de6:	e7d5      	b.n	10004d94 <__aeabi_ui2f+0x1c>
10004de8:	2300      	movs	r3, #0
10004dea:	2100      	movs	r1, #0
10004dec:	e7d2      	b.n	10004d94 <__aeabi_ui2f+0x1c>
10004dee:	1f42      	subs	r2, r0, #5
10004df0:	4094      	lsls	r4, r2
10004df2:	e7e1      	b.n	10004db8 <__aeabi_ui2f+0x40>
10004df4:	2a00      	cmp	r2, #0
10004df6:	d00b      	beq.n	10004e10 <__aeabi_ui2f+0x98>
10004df8:	2b00      	cmp	r3, #0
10004dfa:	d006      	beq.n	10004e0a <__aeabi_ui2f+0x92>
10004dfc:	2180      	movs	r1, #128	; 0x80
10004dfe:	03cc      	lsls	r4, r1, #15
10004e00:	4322      	orrs	r2, r4
10004e02:	0252      	lsls	r2, r2, #9
10004e04:	0a51      	lsrs	r1, r2, #9
10004e06:	b2db      	uxtb	r3, r3
10004e08:	e7c4      	b.n	10004d94 <__aeabi_ui2f+0x1c>
10004e0a:	0250      	lsls	r0, r2, #9
10004e0c:	0a41      	lsrs	r1, r0, #9
10004e0e:	e7c1      	b.n	10004d94 <__aeabi_ui2f+0x1c>
10004e10:	b2db      	uxtb	r3, r3
10004e12:	2100      	movs	r1, #0
10004e14:	e7be      	b.n	10004d94 <__aeabi_ui2f+0x1c>
10004e16:	23ff      	movs	r3, #255	; 0xff
10004e18:	2100      	movs	r1, #0
10004e1a:	e7bb      	b.n	10004d94 <__aeabi_ui2f+0x1c>
10004e1c:	fbffffff 	.word	0xfbffffff

10004e20 <__aeabi_ddiv>:
10004e20:	b5f0      	push	{r4, r5, r6, r7, lr}
10004e22:	464d      	mov	r5, r9
10004e24:	4644      	mov	r4, r8
10004e26:	465f      	mov	r7, fp
10004e28:	4656      	mov	r6, sl
10004e2a:	b4f0      	push	{r4, r5, r6, r7}
10004e2c:	1c1d      	adds	r5, r3, #0
10004e2e:	004b      	lsls	r3, r1, #1
10004e30:	1c14      	adds	r4, r2, #0
10004e32:	030e      	lsls	r6, r1, #12
10004e34:	0d5b      	lsrs	r3, r3, #21
10004e36:	0fca      	lsrs	r2, r1, #31
10004e38:	b087      	sub	sp, #28
10004e3a:	1c07      	adds	r7, r0, #0
10004e3c:	0b36      	lsrs	r6, r6, #12
10004e3e:	4698      	mov	r8, r3
10004e40:	4691      	mov	r9, r2
10004e42:	2b00      	cmp	r3, #0
10004e44:	d11d      	bne.n	10004e82 <__aeabi_ddiv+0x62>
10004e46:	1c32      	adds	r2, r6, #0
10004e48:	4302      	orrs	r2, r0
10004e4a:	d100      	bne.n	10004e4e <__aeabi_ddiv+0x2e>
10004e4c:	e181      	b.n	10005152 <__aeabi_ddiv+0x332>
10004e4e:	2e00      	cmp	r6, #0
10004e50:	d100      	bne.n	10004e54 <__aeabi_ddiv+0x34>
10004e52:	e204      	b.n	1000525e <__aeabi_ddiv+0x43e>
10004e54:	1c30      	adds	r0, r6, #0
10004e56:	f001 f979 	bl	1000614c <__clzsi2>
10004e5a:	2827      	cmp	r0, #39	; 0x27
10004e5c:	dd00      	ble.n	10004e60 <__aeabi_ddiv+0x40>
10004e5e:	e1f8      	b.n	10005252 <__aeabi_ddiv+0x432>
10004e60:	2128      	movs	r1, #40	; 0x28
10004e62:	1c03      	adds	r3, r0, #0
10004e64:	3b08      	subs	r3, #8
10004e66:	1a0a      	subs	r2, r1, r0
10004e68:	1c39      	adds	r1, r7, #0
10004e6a:	409e      	lsls	r6, r3
10004e6c:	40d1      	lsrs	r1, r2
10004e6e:	430e      	orrs	r6, r1
10004e70:	409f      	lsls	r7, r3
10004e72:	4bc1      	ldr	r3, [pc, #772]	; (10005178 <__aeabi_ddiv+0x358>)
10004e74:	2100      	movs	r1, #0
10004e76:	1a18      	subs	r0, r3, r0
10004e78:	2200      	movs	r2, #0
10004e7a:	4680      	mov	r8, r0
10004e7c:	468a      	mov	sl, r1
10004e7e:	9200      	str	r2, [sp, #0]
10004e80:	e00f      	b.n	10004ea2 <__aeabi_ddiv+0x82>
10004e82:	48be      	ldr	r0, [pc, #760]	; (1000517c <__aeabi_ddiv+0x35c>)
10004e84:	4283      	cmp	r3, r0
10004e86:	d031      	beq.n	10004eec <__aeabi_ddiv+0xcc>
10004e88:	2180      	movs	r1, #128	; 0x80
10004e8a:	034b      	lsls	r3, r1, #13
10004e8c:	431e      	orrs	r6, r3
10004e8e:	48bc      	ldr	r0, [pc, #752]	; (10005180 <__aeabi_ddiv+0x360>)
10004e90:	0f7a      	lsrs	r2, r7, #29
10004e92:	00f6      	lsls	r6, r6, #3
10004e94:	2100      	movs	r1, #0
10004e96:	2300      	movs	r3, #0
10004e98:	4316      	orrs	r6, r2
10004e9a:	00ff      	lsls	r7, r7, #3
10004e9c:	4480      	add	r8, r0
10004e9e:	468a      	mov	sl, r1
10004ea0:	9300      	str	r3, [sp, #0]
10004ea2:	1c29      	adds	r1, r5, #0
10004ea4:	1c20      	adds	r0, r4, #0
10004ea6:	1c25      	adds	r5, r4, #0
10004ea8:	004a      	lsls	r2, r1, #1
10004eaa:	030c      	lsls	r4, r1, #12
10004eac:	0fcb      	lsrs	r3, r1, #31
10004eae:	0b24      	lsrs	r4, r4, #12
10004eb0:	0d52      	lsrs	r2, r2, #21
10004eb2:	469b      	mov	fp, r3
10004eb4:	d125      	bne.n	10004f02 <__aeabi_ddiv+0xe2>
10004eb6:	1c21      	adds	r1, r4, #0
10004eb8:	4301      	orrs	r1, r0
10004eba:	d100      	bne.n	10004ebe <__aeabi_ddiv+0x9e>
10004ebc:	e150      	b.n	10005160 <__aeabi_ddiv+0x340>
10004ebe:	2c00      	cmp	r4, #0
10004ec0:	d100      	bne.n	10004ec4 <__aeabi_ddiv+0xa4>
10004ec2:	e1c2      	b.n	1000524a <__aeabi_ddiv+0x42a>
10004ec4:	1c20      	adds	r0, r4, #0
10004ec6:	f001 f941 	bl	1000614c <__clzsi2>
10004eca:	2827      	cmp	r0, #39	; 0x27
10004ecc:	dd00      	ble.n	10004ed0 <__aeabi_ddiv+0xb0>
10004ece:	e1b6      	b.n	1000523e <__aeabi_ddiv+0x41e>
10004ed0:	1c03      	adds	r3, r0, #0
10004ed2:	2228      	movs	r2, #40	; 0x28
10004ed4:	3b08      	subs	r3, #8
10004ed6:	1c29      	adds	r1, r5, #0
10004ed8:	1a12      	subs	r2, r2, r0
10004eda:	409c      	lsls	r4, r3
10004edc:	40d1      	lsrs	r1, r2
10004ede:	430c      	orrs	r4, r1
10004ee0:	409d      	lsls	r5, r3
10004ee2:	4ba5      	ldr	r3, [pc, #660]	; (10005178 <__aeabi_ddiv+0x358>)
10004ee4:	1a1a      	subs	r2, r3, r0
10004ee6:	2000      	movs	r0, #0
10004ee8:	9002      	str	r0, [sp, #8]
10004eea:	e019      	b.n	10004f20 <__aeabi_ddiv+0x100>
10004eec:	1c32      	adds	r2, r6, #0
10004eee:	433a      	orrs	r2, r7
10004ef0:	d000      	beq.n	10004ef4 <__aeabi_ddiv+0xd4>
10004ef2:	e129      	b.n	10005148 <__aeabi_ddiv+0x328>
10004ef4:	2708      	movs	r7, #8
10004ef6:	2302      	movs	r3, #2
10004ef8:	46ba      	mov	sl, r7
10004efa:	2600      	movs	r6, #0
10004efc:	2700      	movs	r7, #0
10004efe:	9300      	str	r3, [sp, #0]
10004f00:	e7cf      	b.n	10004ea2 <__aeabi_ddiv+0x82>
10004f02:	489e      	ldr	r0, [pc, #632]	; (1000517c <__aeabi_ddiv+0x35c>)
10004f04:	4282      	cmp	r2, r0
10004f06:	d100      	bne.n	10004f0a <__aeabi_ddiv+0xea>
10004f08:	e113      	b.n	10005132 <__aeabi_ddiv+0x312>
10004f0a:	2180      	movs	r1, #128	; 0x80
10004f0c:	034b      	lsls	r3, r1, #13
10004f0e:	431c      	orrs	r4, r3
10004f10:	499b      	ldr	r1, [pc, #620]	; (10005180 <__aeabi_ddiv+0x360>)
10004f12:	0f68      	lsrs	r0, r5, #29
10004f14:	00e4      	lsls	r4, r4, #3
10004f16:	2300      	movs	r3, #0
10004f18:	4304      	orrs	r4, r0
10004f1a:	00ed      	lsls	r5, r5, #3
10004f1c:	1852      	adds	r2, r2, r1
10004f1e:	9302      	str	r3, [sp, #8]
10004f20:	4648      	mov	r0, r9
10004f22:	465b      	mov	r3, fp
10004f24:	4043      	eors	r3, r0
10004f26:	9802      	ldr	r0, [sp, #8]
10004f28:	4651      	mov	r1, sl
10004f2a:	9301      	str	r3, [sp, #4]
10004f2c:	4301      	orrs	r1, r0
10004f2e:	290f      	cmp	r1, #15
10004f30:	d800      	bhi.n	10004f34 <__aeabi_ddiv+0x114>
10004f32:	e0df      	b.n	100050f4 <__aeabi_ddiv+0x2d4>
10004f34:	4643      	mov	r3, r8
10004f36:	1a9a      	subs	r2, r3, r2
10004f38:	9204      	str	r2, [sp, #16]
10004f3a:	42a6      	cmp	r6, r4
10004f3c:	d800      	bhi.n	10004f40 <__aeabi_ddiv+0x120>
10004f3e:	e16e      	b.n	1000521e <__aeabi_ddiv+0x3fe>
10004f40:	0871      	lsrs	r1, r6, #1
10004f42:	087b      	lsrs	r3, r7, #1
10004f44:	07f6      	lsls	r6, r6, #31
10004f46:	4333      	orrs	r3, r6
10004f48:	07fa      	lsls	r2, r7, #31
10004f4a:	4689      	mov	r9, r1
10004f4c:	4698      	mov	r8, r3
10004f4e:	9202      	str	r2, [sp, #8]
10004f50:	0e28      	lsrs	r0, r5, #24
10004f52:	0224      	lsls	r4, r4, #8
10004f54:	4304      	orrs	r4, r0
10004f56:	022d      	lsls	r5, r5, #8
10004f58:	0427      	lsls	r7, r4, #16
10004f5a:	0c39      	lsrs	r1, r7, #16
10004f5c:	46ab      	mov	fp, r5
10004f5e:	0c25      	lsrs	r5, r4, #16
10004f60:	9100      	str	r1, [sp, #0]
10004f62:	4648      	mov	r0, r9
10004f64:	1c29      	adds	r1, r5, #0
10004f66:	f7ff f929 	bl	100041bc <__aeabi_uidiv>
10004f6a:	9f00      	ldr	r7, [sp, #0]
10004f6c:	1c06      	adds	r6, r0, #0
10004f6e:	4347      	muls	r7, r0
10004f70:	1c29      	adds	r1, r5, #0
10004f72:	4648      	mov	r0, r9
10004f74:	f7ff f966 	bl	10004244 <__aeabi_uidivmod>
10004f78:	4643      	mov	r3, r8
10004f7a:	0408      	lsls	r0, r1, #16
10004f7c:	0c1a      	lsrs	r2, r3, #16
10004f7e:	4310      	orrs	r0, r2
10004f80:	4287      	cmp	r7, r0
10004f82:	d907      	bls.n	10004f94 <__aeabi_ddiv+0x174>
10004f84:	1900      	adds	r0, r0, r4
10004f86:	3e01      	subs	r6, #1
10004f88:	4284      	cmp	r4, r0
10004f8a:	d803      	bhi.n	10004f94 <__aeabi_ddiv+0x174>
10004f8c:	4287      	cmp	r7, r0
10004f8e:	d901      	bls.n	10004f94 <__aeabi_ddiv+0x174>
10004f90:	3e01      	subs	r6, #1
10004f92:	1900      	adds	r0, r0, r4
10004f94:	1bc1      	subs	r1, r0, r7
10004f96:	468a      	mov	sl, r1
10004f98:	1c08      	adds	r0, r1, #0
10004f9a:	1c29      	adds	r1, r5, #0
10004f9c:	f7ff f90e 	bl	100041bc <__aeabi_uidiv>
10004fa0:	9b00      	ldr	r3, [sp, #0]
10004fa2:	1c07      	adds	r7, r0, #0
10004fa4:	4343      	muls	r3, r0
10004fa6:	1c29      	adds	r1, r5, #0
10004fa8:	4650      	mov	r0, sl
10004faa:	4699      	mov	r9, r3
10004fac:	f7ff f94a 	bl	10004244 <__aeabi_uidivmod>
10004fb0:	4642      	mov	r2, r8
10004fb2:	0410      	lsls	r0, r2, #16
10004fb4:	040b      	lsls	r3, r1, #16
10004fb6:	0c01      	lsrs	r1, r0, #16
10004fb8:	430b      	orrs	r3, r1
10004fba:	4599      	cmp	r9, r3
10004fbc:	d904      	bls.n	10004fc8 <__aeabi_ddiv+0x1a8>
10004fbe:	191b      	adds	r3, r3, r4
10004fc0:	3f01      	subs	r7, #1
10004fc2:	429c      	cmp	r4, r3
10004fc4:	d800      	bhi.n	10004fc8 <__aeabi_ddiv+0x1a8>
10004fc6:	e164      	b.n	10005292 <__aeabi_ddiv+0x472>
10004fc8:	0436      	lsls	r6, r6, #16
10004fca:	433e      	orrs	r6, r7
10004fcc:	465f      	mov	r7, fp
10004fce:	464a      	mov	r2, r9
10004fd0:	0c39      	lsrs	r1, r7, #16
10004fd2:	4689      	mov	r9, r1
10004fd4:	1a9b      	subs	r3, r3, r2
10004fd6:	4659      	mov	r1, fp
10004fd8:	0432      	lsls	r2, r6, #16
10004fda:	0c17      	lsrs	r7, r2, #16
10004fdc:	040a      	lsls	r2, r1, #16
10004fde:	4649      	mov	r1, r9
10004fe0:	4379      	muls	r1, r7
10004fe2:	0c12      	lsrs	r2, r2, #16
10004fe4:	9203      	str	r2, [sp, #12]
10004fe6:	468c      	mov	ip, r1
10004fe8:	9903      	ldr	r1, [sp, #12]
10004fea:	0c30      	lsrs	r0, r6, #16
10004fec:	437a      	muls	r2, r7
10004fee:	4341      	muls	r1, r0
10004ff0:	464f      	mov	r7, r9
10004ff2:	4378      	muls	r0, r7
10004ff4:	448c      	add	ip, r1
10004ff6:	0c17      	lsrs	r7, r2, #16
10004ff8:	4467      	add	r7, ip
10004ffa:	42b9      	cmp	r1, r7
10004ffc:	d902      	bls.n	10005004 <__aeabi_ddiv+0x1e4>
10004ffe:	2180      	movs	r1, #128	; 0x80
10005000:	0249      	lsls	r1, r1, #9
10005002:	1840      	adds	r0, r0, r1
10005004:	0c39      	lsrs	r1, r7, #16
10005006:	0412      	lsls	r2, r2, #16
10005008:	1840      	adds	r0, r0, r1
1000500a:	043f      	lsls	r7, r7, #16
1000500c:	0c11      	lsrs	r1, r2, #16
1000500e:	187f      	adds	r7, r7, r1
10005010:	4283      	cmp	r3, r0
10005012:	d200      	bcs.n	10005016 <__aeabi_ddiv+0x1f6>
10005014:	e127      	b.n	10005266 <__aeabi_ddiv+0x446>
10005016:	d100      	bne.n	1000501a <__aeabi_ddiv+0x1fa>
10005018:	e141      	b.n	1000529e <__aeabi_ddiv+0x47e>
1000501a:	9902      	ldr	r1, [sp, #8]
1000501c:	1a1b      	subs	r3, r3, r0
1000501e:	1bcf      	subs	r7, r1, r7
10005020:	42b9      	cmp	r1, r7
10005022:	4180      	sbcs	r0, r0
10005024:	4241      	negs	r1, r0
10005026:	1a5a      	subs	r2, r3, r1
10005028:	4690      	mov	r8, r2
1000502a:	42a2      	cmp	r2, r4
1000502c:	d100      	bne.n	10005030 <__aeabi_ddiv+0x210>
1000502e:	e15f      	b.n	100052f0 <__aeabi_ddiv+0x4d0>
10005030:	1c10      	adds	r0, r2, #0
10005032:	1c29      	adds	r1, r5, #0
10005034:	f7ff f8c2 	bl	100041bc <__aeabi_uidiv>
10005038:	9b00      	ldr	r3, [sp, #0]
1000503a:	9002      	str	r0, [sp, #8]
1000503c:	4343      	muls	r3, r0
1000503e:	1c29      	adds	r1, r5, #0
10005040:	4640      	mov	r0, r8
10005042:	469a      	mov	sl, r3
10005044:	f7ff f8fe 	bl	10004244 <__aeabi_uidivmod>
10005048:	0c38      	lsrs	r0, r7, #16
1000504a:	0409      	lsls	r1, r1, #16
1000504c:	4301      	orrs	r1, r0
1000504e:	458a      	cmp	sl, r1
10005050:	d90a      	bls.n	10005068 <__aeabi_ddiv+0x248>
10005052:	9a02      	ldr	r2, [sp, #8]
10005054:	1909      	adds	r1, r1, r4
10005056:	3a01      	subs	r2, #1
10005058:	9202      	str	r2, [sp, #8]
1000505a:	428c      	cmp	r4, r1
1000505c:	d804      	bhi.n	10005068 <__aeabi_ddiv+0x248>
1000505e:	458a      	cmp	sl, r1
10005060:	d902      	bls.n	10005068 <__aeabi_ddiv+0x248>
10005062:	3a01      	subs	r2, #1
10005064:	9202      	str	r2, [sp, #8]
10005066:	1909      	adds	r1, r1, r4
10005068:	4653      	mov	r3, sl
1000506a:	1ac8      	subs	r0, r1, r3
1000506c:	1c29      	adds	r1, r5, #0
1000506e:	9005      	str	r0, [sp, #20]
10005070:	f7ff f8a4 	bl	100041bc <__aeabi_uidiv>
10005074:	9a00      	ldr	r2, [sp, #0]
10005076:	1c29      	adds	r1, r5, #0
10005078:	4342      	muls	r2, r0
1000507a:	4680      	mov	r8, r0
1000507c:	9805      	ldr	r0, [sp, #20]
1000507e:	4692      	mov	sl, r2
10005080:	f7ff f8e0 	bl	10004244 <__aeabi_uidivmod>
10005084:	043f      	lsls	r7, r7, #16
10005086:	040d      	lsls	r5, r1, #16
10005088:	0c3a      	lsrs	r2, r7, #16
1000508a:	432a      	orrs	r2, r5
1000508c:	4592      	cmp	sl, r2
1000508e:	d909      	bls.n	100050a4 <__aeabi_ddiv+0x284>
10005090:	2101      	movs	r1, #1
10005092:	424b      	negs	r3, r1
10005094:	1912      	adds	r2, r2, r4
10005096:	4498      	add	r8, r3
10005098:	4294      	cmp	r4, r2
1000509a:	d803      	bhi.n	100050a4 <__aeabi_ddiv+0x284>
1000509c:	4592      	cmp	sl, r2
1000509e:	d901      	bls.n	100050a4 <__aeabi_ddiv+0x284>
100050a0:	4498      	add	r8, r3
100050a2:	1912      	adds	r2, r2, r4
100050a4:	9d02      	ldr	r5, [sp, #8]
100050a6:	4643      	mov	r3, r8
100050a8:	042f      	lsls	r7, r5, #16
100050aa:	431f      	orrs	r7, r3
100050ac:	4650      	mov	r0, sl
100050ae:	1a11      	subs	r1, r2, r0
100050b0:	0438      	lsls	r0, r7, #16
100050b2:	0c03      	lsrs	r3, r0, #16
100050b4:	464d      	mov	r5, r9
100050b6:	435d      	muls	r5, r3
100050b8:	9803      	ldr	r0, [sp, #12]
100050ba:	46ac      	mov	ip, r5
100050bc:	9d03      	ldr	r5, [sp, #12]
100050be:	0c3a      	lsrs	r2, r7, #16
100050c0:	4358      	muls	r0, r3
100050c2:	4355      	muls	r5, r2
100050c4:	464b      	mov	r3, r9
100050c6:	435a      	muls	r2, r3
100050c8:	44ac      	add	ip, r5
100050ca:	0c03      	lsrs	r3, r0, #16
100050cc:	4463      	add	r3, ip
100050ce:	429d      	cmp	r5, r3
100050d0:	d902      	bls.n	100050d8 <__aeabi_ddiv+0x2b8>
100050d2:	2580      	movs	r5, #128	; 0x80
100050d4:	026d      	lsls	r5, r5, #9
100050d6:	1952      	adds	r2, r2, r5
100050d8:	0c1d      	lsrs	r5, r3, #16
100050da:	0400      	lsls	r0, r0, #16
100050dc:	1952      	adds	r2, r2, r5
100050de:	041b      	lsls	r3, r3, #16
100050e0:	0c05      	lsrs	r5, r0, #16
100050e2:	195b      	adds	r3, r3, r5
100050e4:	4291      	cmp	r1, r2
100050e6:	d200      	bcs.n	100050ea <__aeabi_ddiv+0x2ca>
100050e8:	e0e6      	b.n	100052b8 <__aeabi_ddiv+0x498>
100050ea:	d100      	bne.n	100050ee <__aeabi_ddiv+0x2ce>
100050ec:	e13d      	b.n	1000536a <__aeabi_ddiv+0x54a>
100050ee:	2201      	movs	r2, #1
100050f0:	4317      	orrs	r7, r2
100050f2:	e05a      	b.n	100051aa <__aeabi_ddiv+0x38a>
100050f4:	0089      	lsls	r1, r1, #2
100050f6:	4823      	ldr	r0, [pc, #140]	; (10005184 <__aeabi_ddiv+0x364>)
100050f8:	468c      	mov	ip, r1
100050fa:	4460      	add	r0, ip
100050fc:	6801      	ldr	r1, [r0, #0]
100050fe:	468f      	mov	pc, r1
10005100:	9b01      	ldr	r3, [sp, #4]
10005102:	4a1e      	ldr	r2, [pc, #120]	; (1000517c <__aeabi_ddiv+0x35c>)
10005104:	2600      	movs	r6, #0
10005106:	2700      	movs	r7, #0
10005108:	2000      	movs	r0, #0
1000510a:	2100      	movs	r1, #0
1000510c:	1c38      	adds	r0, r7, #0
1000510e:	0d0f      	lsrs	r7, r1, #20
10005110:	053c      	lsls	r4, r7, #20
10005112:	4d1d      	ldr	r5, [pc, #116]	; (10005188 <__aeabi_ddiv+0x368>)
10005114:	4334      	orrs	r4, r6
10005116:	0512      	lsls	r2, r2, #20
10005118:	4025      	ands	r5, r4
1000511a:	4315      	orrs	r5, r2
1000511c:	006e      	lsls	r6, r5, #1
1000511e:	07db      	lsls	r3, r3, #31
10005120:	0871      	lsrs	r1, r6, #1
10005122:	4319      	orrs	r1, r3
10005124:	b007      	add	sp, #28
10005126:	bc3c      	pop	{r2, r3, r4, r5}
10005128:	4690      	mov	r8, r2
1000512a:	4699      	mov	r9, r3
1000512c:	46a2      	mov	sl, r4
1000512e:	46ab      	mov	fp, r5
10005130:	bdf0      	pop	{r4, r5, r6, r7, pc}
10005132:	1c21      	adds	r1, r4, #0
10005134:	2003      	movs	r0, #3
10005136:	4329      	orrs	r1, r5
10005138:	9002      	str	r0, [sp, #8]
1000513a:	d000      	beq.n	1000513e <__aeabi_ddiv+0x31e>
1000513c:	e6f0      	b.n	10004f20 <__aeabi_ddiv+0x100>
1000513e:	2302      	movs	r3, #2
10005140:	2400      	movs	r4, #0
10005142:	2500      	movs	r5, #0
10005144:	9302      	str	r3, [sp, #8]
10005146:	e6eb      	b.n	10004f20 <__aeabi_ddiv+0x100>
10005148:	200c      	movs	r0, #12
1000514a:	2103      	movs	r1, #3
1000514c:	4682      	mov	sl, r0
1000514e:	9100      	str	r1, [sp, #0]
10005150:	e6a7      	b.n	10004ea2 <__aeabi_ddiv+0x82>
10005152:	2704      	movs	r7, #4
10005154:	2301      	movs	r3, #1
10005156:	46ba      	mov	sl, r7
10005158:	2600      	movs	r6, #0
1000515a:	2700      	movs	r7, #0
1000515c:	9300      	str	r3, [sp, #0]
1000515e:	e6a0      	b.n	10004ea2 <__aeabi_ddiv+0x82>
10005160:	2101      	movs	r1, #1
10005162:	2400      	movs	r4, #0
10005164:	2500      	movs	r5, #0
10005166:	9102      	str	r1, [sp, #8]
10005168:	e6da      	b.n	10004f20 <__aeabi_ddiv+0x100>
1000516a:	2701      	movs	r7, #1
1000516c:	2300      	movs	r3, #0
1000516e:	4e07      	ldr	r6, [pc, #28]	; (1000518c <__aeabi_ddiv+0x36c>)
10005170:	427f      	negs	r7, r7
10005172:	4a02      	ldr	r2, [pc, #8]	; (1000517c <__aeabi_ddiv+0x35c>)
10005174:	e7c8      	b.n	10005108 <__aeabi_ddiv+0x2e8>
10005176:	46c0      	nop			; (mov r8, r8)
10005178:	fffffc0d 	.word	0xfffffc0d
1000517c:	000007ff 	.word	0x000007ff
10005180:	fffffc01 	.word	0xfffffc01
10005184:	100064e0 	.word	0x100064e0
10005188:	800fffff 	.word	0x800fffff
1000518c:	000fffff 	.word	0x000fffff
10005190:	1c2f      	adds	r7, r5, #0
10005192:	465a      	mov	r2, fp
10005194:	9d02      	ldr	r5, [sp, #8]
10005196:	1c26      	adds	r6, r4, #0
10005198:	9201      	str	r2, [sp, #4]
1000519a:	2d02      	cmp	r5, #2
1000519c:	d0b0      	beq.n	10005100 <__aeabi_ddiv+0x2e0>
1000519e:	2d03      	cmp	r5, #3
100051a0:	d100      	bne.n	100051a4 <__aeabi_ddiv+0x384>
100051a2:	e101      	b.n	100053a8 <__aeabi_ddiv+0x588>
100051a4:	2d01      	cmp	r5, #1
100051a6:	d100      	bne.n	100051aa <__aeabi_ddiv+0x38a>
100051a8:	e09c      	b.n	100052e4 <__aeabi_ddiv+0x4c4>
100051aa:	9b04      	ldr	r3, [sp, #16]
100051ac:	4882      	ldr	r0, [pc, #520]	; (100053b8 <__aeabi_ddiv+0x598>)
100051ae:	181a      	adds	r2, r3, r0
100051b0:	2a00      	cmp	r2, #0
100051b2:	dc00      	bgt.n	100051b6 <__aeabi_ddiv+0x396>
100051b4:	e08c      	b.n	100052d0 <__aeabi_ddiv+0x4b0>
100051b6:	240f      	movs	r4, #15
100051b8:	403c      	ands	r4, r7
100051ba:	2c04      	cmp	r4, #4
100051bc:	d005      	beq.n	100051ca <__aeabi_ddiv+0x3aa>
100051be:	1d3b      	adds	r3, r7, #4
100051c0:	42bb      	cmp	r3, r7
100051c2:	41bf      	sbcs	r7, r7
100051c4:	427d      	negs	r5, r7
100051c6:	1976      	adds	r6, r6, r5
100051c8:	1c1f      	adds	r7, r3, #0
100051ca:	01f1      	lsls	r1, r6, #7
100051cc:	d505      	bpl.n	100051da <__aeabi_ddiv+0x3ba>
100051ce:	4a7b      	ldr	r2, [pc, #492]	; (100053bc <__aeabi_ddiv+0x59c>)
100051d0:	9904      	ldr	r1, [sp, #16]
100051d2:	2080      	movs	r0, #128	; 0x80
100051d4:	00c4      	lsls	r4, r0, #3
100051d6:	4016      	ands	r6, r2
100051d8:	190a      	adds	r2, r1, r4
100051da:	4b79      	ldr	r3, [pc, #484]	; (100053c0 <__aeabi_ddiv+0x5a0>)
100051dc:	429a      	cmp	r2, r3
100051de:	dd00      	ble.n	100051e2 <__aeabi_ddiv+0x3c2>
100051e0:	e78e      	b.n	10005100 <__aeabi_ddiv+0x2e0>
100051e2:	0775      	lsls	r5, r6, #29
100051e4:	08ff      	lsrs	r7, r7, #3
100051e6:	0276      	lsls	r6, r6, #9
100051e8:	0551      	lsls	r1, r2, #21
100051ea:	432f      	orrs	r7, r5
100051ec:	0b36      	lsrs	r6, r6, #12
100051ee:	0d4a      	lsrs	r2, r1, #21
100051f0:	9b01      	ldr	r3, [sp, #4]
100051f2:	e789      	b.n	10005108 <__aeabi_ddiv+0x2e8>
100051f4:	2200      	movs	r2, #0
100051f6:	2600      	movs	r6, #0
100051f8:	2700      	movs	r7, #0
100051fa:	e785      	b.n	10005108 <__aeabi_ddiv+0x2e8>
100051fc:	2080      	movs	r0, #128	; 0x80
100051fe:	0301      	lsls	r1, r0, #12
10005200:	420e      	tst	r6, r1
10005202:	d016      	beq.n	10005232 <__aeabi_ddiv+0x412>
10005204:	420c      	tst	r4, r1
10005206:	d114      	bne.n	10005232 <__aeabi_ddiv+0x412>
10005208:	430c      	orrs	r4, r1
1000520a:	0326      	lsls	r6, r4, #12
1000520c:	0b36      	lsrs	r6, r6, #12
1000520e:	465b      	mov	r3, fp
10005210:	1c2f      	adds	r7, r5, #0
10005212:	4a6c      	ldr	r2, [pc, #432]	; (100053c4 <__aeabi_ddiv+0x5a4>)
10005214:	e778      	b.n	10005108 <__aeabi_ddiv+0x2e8>
10005216:	464c      	mov	r4, r9
10005218:	9401      	str	r4, [sp, #4]
1000521a:	9d00      	ldr	r5, [sp, #0]
1000521c:	e7bd      	b.n	1000519a <__aeabi_ddiv+0x37a>
1000521e:	42a6      	cmp	r6, r4
10005220:	d043      	beq.n	100052aa <__aeabi_ddiv+0x48a>
10005222:	9804      	ldr	r0, [sp, #16]
10005224:	46b8      	mov	r8, r7
10005226:	3801      	subs	r0, #1
10005228:	2700      	movs	r7, #0
1000522a:	9004      	str	r0, [sp, #16]
1000522c:	46b1      	mov	r9, r6
1000522e:	9702      	str	r7, [sp, #8]
10005230:	e68e      	b.n	10004f50 <__aeabi_ddiv+0x130>
10005232:	430e      	orrs	r6, r1
10005234:	0333      	lsls	r3, r6, #12
10005236:	0b1e      	lsrs	r6, r3, #12
10005238:	4a62      	ldr	r2, [pc, #392]	; (100053c4 <__aeabi_ddiv+0x5a4>)
1000523a:	464b      	mov	r3, r9
1000523c:	e764      	b.n	10005108 <__aeabi_ddiv+0x2e8>
1000523e:	1c04      	adds	r4, r0, #0
10005240:	3c28      	subs	r4, #40	; 0x28
10005242:	40a5      	lsls	r5, r4
10005244:	1c2c      	adds	r4, r5, #0
10005246:	2500      	movs	r5, #0
10005248:	e64b      	b.n	10004ee2 <__aeabi_ddiv+0xc2>
1000524a:	f000 ff7f 	bl	1000614c <__clzsi2>
1000524e:	3020      	adds	r0, #32
10005250:	e63b      	b.n	10004eca <__aeabi_ddiv+0xaa>
10005252:	1c06      	adds	r6, r0, #0
10005254:	3e28      	subs	r6, #40	; 0x28
10005256:	40b7      	lsls	r7, r6
10005258:	1c3e      	adds	r6, r7, #0
1000525a:	2700      	movs	r7, #0
1000525c:	e609      	b.n	10004e72 <__aeabi_ddiv+0x52>
1000525e:	f000 ff75 	bl	1000614c <__clzsi2>
10005262:	3020      	adds	r0, #32
10005264:	e5f9      	b.n	10004e5a <__aeabi_ddiv+0x3a>
10005266:	9a02      	ldr	r2, [sp, #8]
10005268:	3e01      	subs	r6, #1
1000526a:	1c11      	adds	r1, r2, #0
1000526c:	4459      	add	r1, fp
1000526e:	4559      	cmp	r1, fp
10005270:	4192      	sbcs	r2, r2
10005272:	4252      	negs	r2, r2
10005274:	1912      	adds	r2, r2, r4
10005276:	18d3      	adds	r3, r2, r3
10005278:	429c      	cmp	r4, r3
1000527a:	d204      	bcs.n	10005286 <__aeabi_ddiv+0x466>
1000527c:	4298      	cmp	r0, r3
1000527e:	d86b      	bhi.n	10005358 <__aeabi_ddiv+0x538>
10005280:	d016      	beq.n	100052b0 <__aeabi_ddiv+0x490>
10005282:	1a1b      	subs	r3, r3, r0
10005284:	e6cb      	b.n	1000501e <__aeabi_ddiv+0x1fe>
10005286:	42a3      	cmp	r3, r4
10005288:	d1fb      	bne.n	10005282 <__aeabi_ddiv+0x462>
1000528a:	458b      	cmp	fp, r1
1000528c:	d9f6      	bls.n	1000527c <__aeabi_ddiv+0x45c>
1000528e:	1a23      	subs	r3, r4, r0
10005290:	e6c5      	b.n	1000501e <__aeabi_ddiv+0x1fe>
10005292:	4599      	cmp	r9, r3
10005294:	d800      	bhi.n	10005298 <__aeabi_ddiv+0x478>
10005296:	e697      	b.n	10004fc8 <__aeabi_ddiv+0x1a8>
10005298:	3f01      	subs	r7, #1
1000529a:	191b      	adds	r3, r3, r4
1000529c:	e694      	b.n	10004fc8 <__aeabi_ddiv+0x1a8>
1000529e:	9a02      	ldr	r2, [sp, #8]
100052a0:	42ba      	cmp	r2, r7
100052a2:	d3e0      	bcc.n	10005266 <__aeabi_ddiv+0x446>
100052a4:	9902      	ldr	r1, [sp, #8]
100052a6:	2300      	movs	r3, #0
100052a8:	e6b9      	b.n	1000501e <__aeabi_ddiv+0x1fe>
100052aa:	42af      	cmp	r7, r5
100052ac:	d9b9      	bls.n	10005222 <__aeabi_ddiv+0x402>
100052ae:	e647      	b.n	10004f40 <__aeabi_ddiv+0x120>
100052b0:	428f      	cmp	r7, r1
100052b2:	d851      	bhi.n	10005358 <__aeabi_ddiv+0x538>
100052b4:	2300      	movs	r3, #0
100052b6:	e6b2      	b.n	1000501e <__aeabi_ddiv+0x1fe>
100052b8:	1909      	adds	r1, r1, r4
100052ba:	3f01      	subs	r7, #1
100052bc:	4658      	mov	r0, fp
100052be:	428c      	cmp	r4, r1
100052c0:	d919      	bls.n	100052f6 <__aeabi_ddiv+0x4d6>
100052c2:	4291      	cmp	r1, r2
100052c4:	d000      	beq.n	100052c8 <__aeabi_ddiv+0x4a8>
100052c6:	e712      	b.n	100050ee <__aeabi_ddiv+0x2ce>
100052c8:	4298      	cmp	r0, r3
100052ca:	d000      	beq.n	100052ce <__aeabi_ddiv+0x4ae>
100052cc:	e70f      	b.n	100050ee <__aeabi_ddiv+0x2ce>
100052ce:	e76c      	b.n	100051aa <__aeabi_ddiv+0x38a>
100052d0:	4c3d      	ldr	r4, [pc, #244]	; (100053c8 <__aeabi_ddiv+0x5a8>)
100052d2:	9d04      	ldr	r5, [sp, #16]
100052d4:	1b63      	subs	r3, r4, r5
100052d6:	2b38      	cmp	r3, #56	; 0x38
100052d8:	dd1c      	ble.n	10005314 <__aeabi_ddiv+0x4f4>
100052da:	9b01      	ldr	r3, [sp, #4]
100052dc:	2200      	movs	r2, #0
100052de:	2600      	movs	r6, #0
100052e0:	2700      	movs	r7, #0
100052e2:	e711      	b.n	10005108 <__aeabi_ddiv+0x2e8>
100052e4:	9b01      	ldr	r3, [sp, #4]
100052e6:	2200      	movs	r2, #0
100052e8:	402b      	ands	r3, r5
100052ea:	2600      	movs	r6, #0
100052ec:	2700      	movs	r7, #0
100052ee:	e70b      	b.n	10005108 <__aeabi_ddiv+0x2e8>
100052f0:	2701      	movs	r7, #1
100052f2:	427f      	negs	r7, r7
100052f4:	e759      	b.n	100051aa <__aeabi_ddiv+0x38a>
100052f6:	428a      	cmp	r2, r1
100052f8:	d803      	bhi.n	10005302 <__aeabi_ddiv+0x4e2>
100052fa:	d000      	beq.n	100052fe <__aeabi_ddiv+0x4de>
100052fc:	e6f7      	b.n	100050ee <__aeabi_ddiv+0x2ce>
100052fe:	4298      	cmp	r0, r3
10005300:	d2e2      	bcs.n	100052c8 <__aeabi_ddiv+0x4a8>
10005302:	465d      	mov	r5, fp
10005304:	0068      	lsls	r0, r5, #1
10005306:	4558      	cmp	r0, fp
10005308:	41ad      	sbcs	r5, r5
1000530a:	426d      	negs	r5, r5
1000530c:	192c      	adds	r4, r5, r4
1000530e:	3f01      	subs	r7, #1
10005310:	1909      	adds	r1, r1, r4
10005312:	e7d6      	b.n	100052c2 <__aeabi_ddiv+0x4a2>
10005314:	2b1f      	cmp	r3, #31
10005316:	dc34      	bgt.n	10005382 <__aeabi_ddiv+0x562>
10005318:	9c04      	ldr	r4, [sp, #16]
1000531a:	4a2c      	ldr	r2, [pc, #176]	; (100053cc <__aeabi_ddiv+0x5ac>)
1000531c:	1c38      	adds	r0, r7, #0
1000531e:	18a5      	adds	r5, r4, r2
10005320:	1c31      	adds	r1, r6, #0
10005322:	40af      	lsls	r7, r5
10005324:	40d8      	lsrs	r0, r3
10005326:	40a9      	lsls	r1, r5
10005328:	1c3c      	adds	r4, r7, #0
1000532a:	4301      	orrs	r1, r0
1000532c:	1e67      	subs	r7, r4, #1
1000532e:	41bc      	sbcs	r4, r7
10005330:	1c0f      	adds	r7, r1, #0
10005332:	4327      	orrs	r7, r4
10005334:	40de      	lsrs	r6, r3
10005336:	230f      	movs	r3, #15
10005338:	403b      	ands	r3, r7
1000533a:	2b04      	cmp	r3, #4
1000533c:	d005      	beq.n	1000534a <__aeabi_ddiv+0x52a>
1000533e:	1d3a      	adds	r2, r7, #4
10005340:	42ba      	cmp	r2, r7
10005342:	41bf      	sbcs	r7, r7
10005344:	427d      	negs	r5, r7
10005346:	1976      	adds	r6, r6, r5
10005348:	1c17      	adds	r7, r2, #0
1000534a:	0232      	lsls	r2, r6, #8
1000534c:	d511      	bpl.n	10005372 <__aeabi_ddiv+0x552>
1000534e:	9b01      	ldr	r3, [sp, #4]
10005350:	2201      	movs	r2, #1
10005352:	2600      	movs	r6, #0
10005354:	2700      	movs	r7, #0
10005356:	e6d7      	b.n	10005108 <__aeabi_ddiv+0x2e8>
10005358:	4459      	add	r1, fp
1000535a:	4559      	cmp	r1, fp
1000535c:	4192      	sbcs	r2, r2
1000535e:	4252      	negs	r2, r2
10005360:	1912      	adds	r2, r2, r4
10005362:	18d3      	adds	r3, r2, r3
10005364:	3e01      	subs	r6, #1
10005366:	1a1b      	subs	r3, r3, r0
10005368:	e659      	b.n	1000501e <__aeabi_ddiv+0x1fe>
1000536a:	2b00      	cmp	r3, #0
1000536c:	d1a4      	bne.n	100052b8 <__aeabi_ddiv+0x498>
1000536e:	2000      	movs	r0, #0
10005370:	e7aa      	b.n	100052c8 <__aeabi_ddiv+0x4a8>
10005372:	0770      	lsls	r0, r6, #29
10005374:	08ff      	lsrs	r7, r7, #3
10005376:	0271      	lsls	r1, r6, #9
10005378:	4307      	orrs	r7, r0
1000537a:	0b0e      	lsrs	r6, r1, #12
1000537c:	9b01      	ldr	r3, [sp, #4]
1000537e:	2200      	movs	r2, #0
10005380:	e6c2      	b.n	10005108 <__aeabi_ddiv+0x2e8>
10005382:	4913      	ldr	r1, [pc, #76]	; (100053d0 <__aeabi_ddiv+0x5b0>)
10005384:	9c04      	ldr	r4, [sp, #16]
10005386:	1c30      	adds	r0, r6, #0
10005388:	1b0a      	subs	r2, r1, r4
1000538a:	40d0      	lsrs	r0, r2
1000538c:	1c05      	adds	r5, r0, #0
1000538e:	2b20      	cmp	r3, #32
10005390:	d008      	beq.n	100053a4 <__aeabi_ddiv+0x584>
10005392:	4b10      	ldr	r3, [pc, #64]	; (100053d4 <__aeabi_ddiv+0x5b4>)
10005394:	18e1      	adds	r1, r4, r3
10005396:	408e      	lsls	r6, r1
10005398:	4337      	orrs	r7, r6
1000539a:	1e7b      	subs	r3, r7, #1
1000539c:	419f      	sbcs	r7, r3
1000539e:	432f      	orrs	r7, r5
100053a0:	2600      	movs	r6, #0
100053a2:	e7c8      	b.n	10005336 <__aeabi_ddiv+0x516>
100053a4:	2600      	movs	r6, #0
100053a6:	e7f7      	b.n	10005398 <__aeabi_ddiv+0x578>
100053a8:	2280      	movs	r2, #128	; 0x80
100053aa:	0310      	lsls	r0, r2, #12
100053ac:	4306      	orrs	r6, r0
100053ae:	0331      	lsls	r1, r6, #12
100053b0:	0b0e      	lsrs	r6, r1, #12
100053b2:	9b01      	ldr	r3, [sp, #4]
100053b4:	4a03      	ldr	r2, [pc, #12]	; (100053c4 <__aeabi_ddiv+0x5a4>)
100053b6:	e6a7      	b.n	10005108 <__aeabi_ddiv+0x2e8>
100053b8:	000003ff 	.word	0x000003ff
100053bc:	feffffff 	.word	0xfeffffff
100053c0:	000007fe 	.word	0x000007fe
100053c4:	000007ff 	.word	0x000007ff
100053c8:	fffffc02 	.word	0xfffffc02
100053cc:	0000041e 	.word	0x0000041e
100053d0:	fffffbe2 	.word	0xfffffbe2
100053d4:	0000043e 	.word	0x0000043e

100053d8 <__aeabi_dmul>:
100053d8:	b5f0      	push	{r4, r5, r6, r7, lr}
100053da:	4656      	mov	r6, sl
100053dc:	4644      	mov	r4, r8
100053de:	465f      	mov	r7, fp
100053e0:	464d      	mov	r5, r9
100053e2:	b4f0      	push	{r4, r5, r6, r7}
100053e4:	004f      	lsls	r7, r1, #1
100053e6:	1c1d      	adds	r5, r3, #0
100053e8:	030b      	lsls	r3, r1, #12
100053ea:	1c14      	adds	r4, r2, #0
100053ec:	0b1a      	lsrs	r2, r3, #12
100053ee:	0d7b      	lsrs	r3, r7, #21
100053f0:	b087      	sub	sp, #28
100053f2:	1c06      	adds	r6, r0, #0
100053f4:	4692      	mov	sl, r2
100053f6:	4698      	mov	r8, r3
100053f8:	0fcf      	lsrs	r7, r1, #31
100053fa:	2b00      	cmp	r3, #0
100053fc:	d121      	bne.n	10005442 <__aeabi_dmul+0x6a>
100053fe:	4302      	orrs	r2, r0
10005400:	d100      	bne.n	10005404 <__aeabi_dmul+0x2c>
10005402:	e149      	b.n	10005698 <__aeabi_dmul+0x2c0>
10005404:	4653      	mov	r3, sl
10005406:	2b00      	cmp	r3, #0
10005408:	d100      	bne.n	1000540c <__aeabi_dmul+0x34>
1000540a:	e1e4      	b.n	100057d6 <__aeabi_dmul+0x3fe>
1000540c:	4650      	mov	r0, sl
1000540e:	f000 fe9d 	bl	1000614c <__clzsi2>
10005412:	1e03      	subs	r3, r0, #0
10005414:	2b27      	cmp	r3, #39	; 0x27
10005416:	dd00      	ble.n	1000541a <__aeabi_dmul+0x42>
10005418:	e1d8      	b.n	100057cc <__aeabi_dmul+0x3f4>
1000541a:	3b08      	subs	r3, #8
1000541c:	4651      	mov	r1, sl
1000541e:	4099      	lsls	r1, r3
10005420:	2228      	movs	r2, #40	; 0x28
10005422:	4688      	mov	r8, r1
10005424:	1a11      	subs	r1, r2, r0
10005426:	1c32      	adds	r2, r6, #0
10005428:	40ca      	lsrs	r2, r1
1000542a:	4641      	mov	r1, r8
1000542c:	430a      	orrs	r2, r1
1000542e:	4692      	mov	sl, r2
10005430:	409e      	lsls	r6, r3
10005432:	4bd8      	ldr	r3, [pc, #864]	; (10005794 <__aeabi_dmul+0x3bc>)
10005434:	2200      	movs	r2, #0
10005436:	1a18      	subs	r0, r3, r0
10005438:	2100      	movs	r1, #0
1000543a:	4680      	mov	r8, r0
1000543c:	4691      	mov	r9, r2
1000543e:	9103      	str	r1, [sp, #12]
10005440:	e011      	b.n	10005466 <__aeabi_dmul+0x8e>
10005442:	48d5      	ldr	r0, [pc, #852]	; (10005798 <__aeabi_dmul+0x3c0>)
10005444:	4283      	cmp	r3, r0
10005446:	d03e      	beq.n	100054c6 <__aeabi_dmul+0xee>
10005448:	2180      	movs	r1, #128	; 0x80
1000544a:	4653      	mov	r3, sl
1000544c:	034a      	lsls	r2, r1, #13
1000544e:	431a      	orrs	r2, r3
10005450:	00d0      	lsls	r0, r2, #3
10005452:	0f71      	lsrs	r1, r6, #29
10005454:	4308      	orrs	r0, r1
10005456:	4ad1      	ldr	r2, [pc, #836]	; (1000579c <__aeabi_dmul+0x3c4>)
10005458:	4682      	mov	sl, r0
1000545a:	2300      	movs	r3, #0
1000545c:	2000      	movs	r0, #0
1000545e:	00f6      	lsls	r6, r6, #3
10005460:	4490      	add	r8, r2
10005462:	4699      	mov	r9, r3
10005464:	9003      	str	r0, [sp, #12]
10005466:	1c29      	adds	r1, r5, #0
10005468:	1c20      	adds	r0, r4, #0
1000546a:	1c25      	adds	r5, r4, #0
1000546c:	004a      	lsls	r2, r1, #1
1000546e:	030c      	lsls	r4, r1, #12
10005470:	0fcb      	lsrs	r3, r1, #31
10005472:	0b24      	lsrs	r4, r4, #12
10005474:	0d52      	lsrs	r2, r2, #21
10005476:	469b      	mov	fp, r3
10005478:	d131      	bne.n	100054de <__aeabi_dmul+0x106>
1000547a:	1c21      	adds	r1, r4, #0
1000547c:	4301      	orrs	r1, r0
1000547e:	d100      	bne.n	10005482 <__aeabi_dmul+0xaa>
10005480:	e112      	b.n	100056a8 <__aeabi_dmul+0x2d0>
10005482:	2c00      	cmp	r4, #0
10005484:	d100      	bne.n	10005488 <__aeabi_dmul+0xb0>
10005486:	e19d      	b.n	100057c4 <__aeabi_dmul+0x3ec>
10005488:	1c20      	adds	r0, r4, #0
1000548a:	f000 fe5f 	bl	1000614c <__clzsi2>
1000548e:	2827      	cmp	r0, #39	; 0x27
10005490:	dd00      	ble.n	10005494 <__aeabi_dmul+0xbc>
10005492:	e191      	b.n	100057b8 <__aeabi_dmul+0x3e0>
10005494:	1c03      	adds	r3, r0, #0
10005496:	2228      	movs	r2, #40	; 0x28
10005498:	3b08      	subs	r3, #8
1000549a:	1c29      	adds	r1, r5, #0
1000549c:	1a12      	subs	r2, r2, r0
1000549e:	409c      	lsls	r4, r3
100054a0:	40d1      	lsrs	r1, r2
100054a2:	430c      	orrs	r4, r1
100054a4:	409d      	lsls	r5, r3
100054a6:	4bbb      	ldr	r3, [pc, #748]	; (10005794 <__aeabi_dmul+0x3bc>)
100054a8:	4659      	mov	r1, fp
100054aa:	1a1a      	subs	r2, r3, r0
100054ac:	4079      	eors	r1, r7
100054ae:	2000      	movs	r0, #0
100054b0:	464b      	mov	r3, r9
100054b2:	9101      	str	r1, [sp, #4]
100054b4:	4303      	orrs	r3, r0
100054b6:	2b0f      	cmp	r3, #15
100054b8:	d826      	bhi.n	10005508 <__aeabi_dmul+0x130>
100054ba:	0099      	lsls	r1, r3, #2
100054bc:	4bb8      	ldr	r3, [pc, #736]	; (100057a0 <__aeabi_dmul+0x3c8>)
100054be:	468c      	mov	ip, r1
100054c0:	4463      	add	r3, ip
100054c2:	6819      	ldr	r1, [r3, #0]
100054c4:	468f      	mov	pc, r1
100054c6:	1c11      	adds	r1, r2, #0
100054c8:	4331      	orrs	r1, r6
100054ca:	d000      	beq.n	100054ce <__aeabi_dmul+0xf6>
100054cc:	e0df      	b.n	1000568e <__aeabi_dmul+0x2b6>
100054ce:	2608      	movs	r6, #8
100054d0:	2000      	movs	r0, #0
100054d2:	2102      	movs	r1, #2
100054d4:	46b1      	mov	r9, r6
100054d6:	4682      	mov	sl, r0
100054d8:	2600      	movs	r6, #0
100054da:	9103      	str	r1, [sp, #12]
100054dc:	e7c3      	b.n	10005466 <__aeabi_dmul+0x8e>
100054de:	48ae      	ldr	r0, [pc, #696]	; (10005798 <__aeabi_dmul+0x3c0>)
100054e0:	4282      	cmp	r2, r0
100054e2:	d100      	bne.n	100054e6 <__aeabi_dmul+0x10e>
100054e4:	e0c9      	b.n	1000567a <__aeabi_dmul+0x2a2>
100054e6:	2180      	movs	r1, #128	; 0x80
100054e8:	034b      	lsls	r3, r1, #13
100054ea:	431c      	orrs	r4, r3
100054ec:	49ab      	ldr	r1, [pc, #684]	; (1000579c <__aeabi_dmul+0x3c4>)
100054ee:	0f68      	lsrs	r0, r5, #29
100054f0:	00e4      	lsls	r4, r4, #3
100054f2:	4304      	orrs	r4, r0
100054f4:	00ed      	lsls	r5, r5, #3
100054f6:	1852      	adds	r2, r2, r1
100054f8:	2000      	movs	r0, #0
100054fa:	4659      	mov	r1, fp
100054fc:	4079      	eors	r1, r7
100054fe:	464b      	mov	r3, r9
10005500:	9101      	str	r1, [sp, #4]
10005502:	4303      	orrs	r3, r0
10005504:	2b0f      	cmp	r3, #15
10005506:	d9d8      	bls.n	100054ba <__aeabi_dmul+0xe2>
10005508:	4442      	add	r2, r8
1000550a:	0433      	lsls	r3, r6, #16
1000550c:	0429      	lsls	r1, r5, #16
1000550e:	9204      	str	r2, [sp, #16]
10005510:	0c1a      	lsrs	r2, r3, #16
10005512:	0c0f      	lsrs	r7, r1, #16
10005514:	1c10      	adds	r0, r2, #0
10005516:	4378      	muls	r0, r7
10005518:	0c36      	lsrs	r6, r6, #16
1000551a:	1c33      	adds	r3, r6, #0
1000551c:	4680      	mov	r8, r0
1000551e:	0c2d      	lsrs	r5, r5, #16
10005520:	437b      	muls	r3, r7
10005522:	1c30      	adds	r0, r6, #0
10005524:	4368      	muls	r0, r5
10005526:	1c11      	adds	r1, r2, #0
10005528:	4369      	muls	r1, r5
1000552a:	469c      	mov	ip, r3
1000552c:	4643      	mov	r3, r8
1000552e:	4683      	mov	fp, r0
10005530:	0c18      	lsrs	r0, r3, #16
10005532:	1808      	adds	r0, r1, r0
10005534:	4460      	add	r0, ip
10005536:	4584      	cmp	ip, r0
10005538:	d900      	bls.n	1000553c <__aeabi_dmul+0x164>
1000553a:	e11f      	b.n	1000577c <__aeabi_dmul+0x3a4>
1000553c:	0c01      	lsrs	r1, r0, #16
1000553e:	4643      	mov	r3, r8
10005540:	9103      	str	r1, [sp, #12]
10005542:	0419      	lsls	r1, r3, #16
10005544:	0c0b      	lsrs	r3, r1, #16
10005546:	0400      	lsls	r0, r0, #16
10005548:	18c0      	adds	r0, r0, r3
1000554a:	0421      	lsls	r1, r4, #16
1000554c:	0c24      	lsrs	r4, r4, #16
1000554e:	9005      	str	r0, [sp, #20]
10005550:	1c10      	adds	r0, r2, #0
10005552:	4362      	muls	r2, r4
10005554:	0c09      	lsrs	r1, r1, #16
10005556:	9202      	str	r2, [sp, #8]
10005558:	4348      	muls	r0, r1
1000555a:	1c32      	adds	r2, r6, #0
1000555c:	4366      	muls	r6, r4
1000555e:	434a      	muls	r2, r1
10005560:	9b02      	ldr	r3, [sp, #8]
10005562:	46b1      	mov	r9, r6
10005564:	0c06      	lsrs	r6, r0, #16
10005566:	4690      	mov	r8, r2
10005568:	46b4      	mov	ip, r6
1000556a:	1c1a      	adds	r2, r3, #0
1000556c:	4462      	add	r2, ip
1000556e:	4442      	add	r2, r8
10005570:	4590      	cmp	r8, r2
10005572:	d902      	bls.n	1000557a <__aeabi_dmul+0x1a2>
10005574:	2680      	movs	r6, #128	; 0x80
10005576:	0273      	lsls	r3, r6, #9
10005578:	4499      	add	r9, r3
1000557a:	0c16      	lsrs	r6, r2, #16
1000557c:	46b0      	mov	r8, r6
1000557e:	44c1      	add	r9, r8
10005580:	0400      	lsls	r0, r0, #16
10005582:	464b      	mov	r3, r9
10005584:	0c06      	lsrs	r6, r0, #16
10005586:	0412      	lsls	r2, r2, #16
10005588:	9302      	str	r3, [sp, #8]
1000558a:	1993      	adds	r3, r2, r6
1000558c:	4656      	mov	r6, sl
1000558e:	0432      	lsls	r2, r6, #16
10005590:	0c10      	lsrs	r0, r2, #16
10005592:	1c02      	adds	r2, r0, #0
10005594:	436a      	muls	r2, r5
10005596:	469c      	mov	ip, r3
10005598:	1c03      	adds	r3, r0, #0
1000559a:	437b      	muls	r3, r7
1000559c:	4691      	mov	r9, r2
1000559e:	0c32      	lsrs	r2, r6, #16
100055a0:	4357      	muls	r7, r2
100055a2:	4698      	mov	r8, r3
100055a4:	0c1b      	lsrs	r3, r3, #16
100055a6:	469a      	mov	sl, r3
100055a8:	44d1      	add	r9, sl
100055aa:	44b9      	add	r9, r7
100055ac:	4355      	muls	r5, r2
100055ae:	454f      	cmp	r7, r9
100055b0:	d902      	bls.n	100055b8 <__aeabi_dmul+0x1e0>
100055b2:	2780      	movs	r7, #128	; 0x80
100055b4:	027e      	lsls	r6, r7, #9
100055b6:	19ad      	adds	r5, r5, r6
100055b8:	464b      	mov	r3, r9
100055ba:	0c1f      	lsrs	r7, r3, #16
100055bc:	4646      	mov	r6, r8
100055be:	19ed      	adds	r5, r5, r7
100055c0:	041f      	lsls	r7, r3, #16
100055c2:	0433      	lsls	r3, r6, #16
100055c4:	0c1e      	lsrs	r6, r3, #16
100055c6:	1c03      	adds	r3, r0, #0
100055c8:	434b      	muls	r3, r1
100055ca:	4360      	muls	r0, r4
100055cc:	4351      	muls	r1, r2
100055ce:	4354      	muls	r4, r2
100055d0:	0c1a      	lsrs	r2, r3, #16
100055d2:	1880      	adds	r0, r0, r2
100055d4:	46b0      	mov	r8, r6
100055d6:	1840      	adds	r0, r0, r1
100055d8:	4447      	add	r7, r8
100055da:	469a      	mov	sl, r3
100055dc:	4281      	cmp	r1, r0
100055de:	d902      	bls.n	100055e6 <__aeabi_dmul+0x20e>
100055e0:	2180      	movs	r1, #128	; 0x80
100055e2:	024e      	lsls	r6, r1, #9
100055e4:	19a4      	adds	r4, r4, r6
100055e6:	9b03      	ldr	r3, [sp, #12]
100055e8:	1c1a      	adds	r2, r3, #0
100055ea:	4462      	add	r2, ip
100055ec:	445a      	add	r2, fp
100055ee:	4562      	cmp	r2, ip
100055f0:	4189      	sbcs	r1, r1
100055f2:	424e      	negs	r6, r1
100055f4:	4651      	mov	r1, sl
100055f6:	46b3      	mov	fp, r6
100055f8:	0403      	lsls	r3, r0, #16
100055fa:	040e      	lsls	r6, r1, #16
100055fc:	469c      	mov	ip, r3
100055fe:	9902      	ldr	r1, [sp, #8]
10005600:	0c33      	lsrs	r3, r6, #16
10005602:	4463      	add	r3, ip
10005604:	18ce      	adds	r6, r1, r3
10005606:	46b0      	mov	r8, r6
10005608:	46c2      	mov	sl, r8
1000560a:	44da      	add	sl, fp
1000560c:	19d2      	adds	r2, r2, r7
1000560e:	42ba      	cmp	r2, r7
10005610:	41bf      	sbcs	r7, r7
10005612:	4651      	mov	r1, sl
10005614:	427b      	negs	r3, r7
10005616:	186f      	adds	r7, r5, r1
10005618:	18f9      	adds	r1, r7, r3
1000561a:	4699      	mov	r9, r3
1000561c:	45da      	cmp	sl, fp
1000561e:	419b      	sbcs	r3, r3
10005620:	425e      	negs	r6, r3
10005622:	9b02      	ldr	r3, [sp, #8]
10005624:	46b3      	mov	fp, r6
10005626:	4598      	cmp	r8, r3
10005628:	41b6      	sbcs	r6, r6
1000562a:	4276      	negs	r6, r6
1000562c:	465b      	mov	r3, fp
1000562e:	431e      	orrs	r6, r3
10005630:	0c00      	lsrs	r0, r0, #16
10005632:	4549      	cmp	r1, r9
10005634:	419b      	sbcs	r3, r3
10005636:	42af      	cmp	r7, r5
10005638:	41ad      	sbcs	r5, r5
1000563a:	1836      	adds	r6, r6, r0
1000563c:	426f      	negs	r7, r5
1000563e:	4258      	negs	r0, r3
10005640:	4338      	orrs	r0, r7
10005642:	1836      	adds	r6, r6, r0
10005644:	9805      	ldr	r0, [sp, #20]
10005646:	1934      	adds	r4, r6, r4
10005648:	0256      	lsls	r6, r2, #9
1000564a:	4306      	orrs	r6, r0
1000564c:	0dcb      	lsrs	r3, r1, #23
1000564e:	0264      	lsls	r4, r4, #9
10005650:	1e70      	subs	r0, r6, #1
10005652:	4186      	sbcs	r6, r0
10005654:	0dd2      	lsrs	r2, r2, #23
10005656:	4316      	orrs	r6, r2
10005658:	0249      	lsls	r1, r1, #9
1000565a:	431c      	orrs	r4, r3
1000565c:	430e      	orrs	r6, r1
1000565e:	01e0      	lsls	r0, r4, #7
10005660:	d52f      	bpl.n	100056c2 <__aeabi_dmul+0x2ea>
10005662:	2701      	movs	r7, #1
10005664:	9d04      	ldr	r5, [sp, #16]
10005666:	4037      	ands	r7, r6
10005668:	0873      	lsrs	r3, r6, #1
1000566a:	1c3e      	adds	r6, r7, #0
1000566c:	07e0      	lsls	r0, r4, #31
1000566e:	3501      	adds	r5, #1
10005670:	431e      	orrs	r6, r3
10005672:	9504      	str	r5, [sp, #16]
10005674:	4306      	orrs	r6, r0
10005676:	0864      	lsrs	r4, r4, #1
10005678:	e023      	b.n	100056c2 <__aeabi_dmul+0x2ea>
1000567a:	1c23      	adds	r3, r4, #0
1000567c:	432b      	orrs	r3, r5
1000567e:	2003      	movs	r0, #3
10005680:	2b00      	cmp	r3, #0
10005682:	d000      	beq.n	10005686 <__aeabi_dmul+0x2ae>
10005684:	e739      	b.n	100054fa <__aeabi_dmul+0x122>
10005686:	2400      	movs	r4, #0
10005688:	2500      	movs	r5, #0
1000568a:	2002      	movs	r0, #2
1000568c:	e735      	b.n	100054fa <__aeabi_dmul+0x122>
1000568e:	220c      	movs	r2, #12
10005690:	2303      	movs	r3, #3
10005692:	4691      	mov	r9, r2
10005694:	9303      	str	r3, [sp, #12]
10005696:	e6e6      	b.n	10005466 <__aeabi_dmul+0x8e>
10005698:	2604      	movs	r6, #4
1000569a:	2300      	movs	r3, #0
1000569c:	2001      	movs	r0, #1
1000569e:	46b1      	mov	r9, r6
100056a0:	469a      	mov	sl, r3
100056a2:	2600      	movs	r6, #0
100056a4:	9003      	str	r0, [sp, #12]
100056a6:	e6de      	b.n	10005466 <__aeabi_dmul+0x8e>
100056a8:	2400      	movs	r4, #0
100056aa:	2500      	movs	r5, #0
100056ac:	2001      	movs	r0, #1
100056ae:	e724      	b.n	100054fa <__aeabi_dmul+0x122>
100056b0:	9803      	ldr	r0, [sp, #12]
100056b2:	4654      	mov	r4, sl
100056b4:	2802      	cmp	r0, #2
100056b6:	d044      	beq.n	10005742 <__aeabi_dmul+0x36a>
100056b8:	2803      	cmp	r0, #3
100056ba:	d100      	bne.n	100056be <__aeabi_dmul+0x2e6>
100056bc:	e0ea      	b.n	10005894 <__aeabi_dmul+0x4bc>
100056be:	2801      	cmp	r0, #1
100056c0:	d060      	beq.n	10005784 <__aeabi_dmul+0x3ac>
100056c2:	9a04      	ldr	r2, [sp, #16]
100056c4:	4937      	ldr	r1, [pc, #220]	; (100057a4 <__aeabi_dmul+0x3cc>)
100056c6:	1850      	adds	r0, r2, r1
100056c8:	2800      	cmp	r0, #0
100056ca:	dc00      	bgt.n	100056ce <__aeabi_dmul+0x2f6>
100056cc:	e095      	b.n	100057fa <__aeabi_dmul+0x422>
100056ce:	270f      	movs	r7, #15
100056d0:	4037      	ands	r7, r6
100056d2:	2f04      	cmp	r7, #4
100056d4:	d005      	beq.n	100056e2 <__aeabi_dmul+0x30a>
100056d6:	1d31      	adds	r1, r6, #4
100056d8:	42b1      	cmp	r1, r6
100056da:	41b6      	sbcs	r6, r6
100056dc:	4275      	negs	r5, r6
100056de:	1964      	adds	r4, r4, r5
100056e0:	1c0e      	adds	r6, r1, #0
100056e2:	01e1      	lsls	r1, r4, #7
100056e4:	d505      	bpl.n	100056f2 <__aeabi_dmul+0x31a>
100056e6:	4830      	ldr	r0, [pc, #192]	; (100057a8 <__aeabi_dmul+0x3d0>)
100056e8:	9a04      	ldr	r2, [sp, #16]
100056ea:	2380      	movs	r3, #128	; 0x80
100056ec:	00df      	lsls	r7, r3, #3
100056ee:	4004      	ands	r4, r0
100056f0:	19d0      	adds	r0, r2, r7
100056f2:	492e      	ldr	r1, [pc, #184]	; (100057ac <__aeabi_dmul+0x3d4>)
100056f4:	4288      	cmp	r0, r1
100056f6:	dc24      	bgt.n	10005742 <__aeabi_dmul+0x36a>
100056f8:	9b01      	ldr	r3, [sp, #4]
100056fa:	0765      	lsls	r5, r4, #29
100056fc:	08f6      	lsrs	r6, r6, #3
100056fe:	0264      	lsls	r4, r4, #9
10005700:	0542      	lsls	r2, r0, #21
10005702:	2701      	movs	r7, #1
10005704:	432e      	orrs	r6, r5
10005706:	0b24      	lsrs	r4, r4, #12
10005708:	0d52      	lsrs	r2, r2, #21
1000570a:	401f      	ands	r7, r3
1000570c:	2000      	movs	r0, #0
1000570e:	2100      	movs	r1, #0
10005710:	0d09      	lsrs	r1, r1, #20
10005712:	050d      	lsls	r5, r1, #20
10005714:	4325      	orrs	r5, r4
10005716:	4c26      	ldr	r4, [pc, #152]	; (100057b0 <__aeabi_dmul+0x3d8>)
10005718:	0512      	lsls	r2, r2, #20
1000571a:	402c      	ands	r4, r5
1000571c:	4314      	orrs	r4, r2
1000571e:	0063      	lsls	r3, r4, #1
10005720:	1c30      	adds	r0, r6, #0
10005722:	085e      	lsrs	r6, r3, #1
10005724:	07ff      	lsls	r7, r7, #31
10005726:	1c31      	adds	r1, r6, #0
10005728:	4339      	orrs	r1, r7
1000572a:	b007      	add	sp, #28
1000572c:	bc3c      	pop	{r2, r3, r4, r5}
1000572e:	4690      	mov	r8, r2
10005730:	4699      	mov	r9, r3
10005732:	46a2      	mov	sl, r4
10005734:	46ab      	mov	fp, r5
10005736:	bdf0      	pop	{r4, r5, r6, r7, pc}
10005738:	465a      	mov	r2, fp
1000573a:	1c2e      	adds	r6, r5, #0
1000573c:	9201      	str	r2, [sp, #4]
1000573e:	2802      	cmp	r0, #2
10005740:	d1ba      	bne.n	100056b8 <__aeabi_dmul+0x2e0>
10005742:	9e01      	ldr	r6, [sp, #4]
10005744:	2701      	movs	r7, #1
10005746:	4037      	ands	r7, r6
10005748:	4a13      	ldr	r2, [pc, #76]	; (10005798 <__aeabi_dmul+0x3c0>)
1000574a:	2400      	movs	r4, #0
1000574c:	2600      	movs	r6, #0
1000574e:	e7dd      	b.n	1000570c <__aeabi_dmul+0x334>
10005750:	4654      	mov	r4, sl
10005752:	9701      	str	r7, [sp, #4]
10005754:	9803      	ldr	r0, [sp, #12]
10005756:	e7ad      	b.n	100056b4 <__aeabi_dmul+0x2dc>
10005758:	2601      	movs	r6, #1
1000575a:	2700      	movs	r7, #0
1000575c:	4c15      	ldr	r4, [pc, #84]	; (100057b4 <__aeabi_dmul+0x3dc>)
1000575e:	4276      	negs	r6, r6
10005760:	4a0d      	ldr	r2, [pc, #52]	; (10005798 <__aeabi_dmul+0x3c0>)
10005762:	e7d3      	b.n	1000570c <__aeabi_dmul+0x334>
10005764:	1c2e      	adds	r6, r5, #0
10005766:	e7a5      	b.n	100056b4 <__aeabi_dmul+0x2dc>
10005768:	2280      	movs	r2, #128	; 0x80
1000576a:	0313      	lsls	r3, r2, #12
1000576c:	4651      	mov	r1, sl
1000576e:	4219      	tst	r1, r3
10005770:	d135      	bne.n	100057de <__aeabi_dmul+0x406>
10005772:	430b      	orrs	r3, r1
10005774:	031d      	lsls	r5, r3, #12
10005776:	0b2c      	lsrs	r4, r5, #12
10005778:	4a07      	ldr	r2, [pc, #28]	; (10005798 <__aeabi_dmul+0x3c0>)
1000577a:	e7c7      	b.n	1000570c <__aeabi_dmul+0x334>
1000577c:	2180      	movs	r1, #128	; 0x80
1000577e:	024b      	lsls	r3, r1, #9
10005780:	449b      	add	fp, r3
10005782:	e6db      	b.n	1000553c <__aeabi_dmul+0x164>
10005784:	9b01      	ldr	r3, [sp, #4]
10005786:	2200      	movs	r2, #0
10005788:	4018      	ands	r0, r3
1000578a:	b2c7      	uxtb	r7, r0
1000578c:	2400      	movs	r4, #0
1000578e:	2600      	movs	r6, #0
10005790:	e7bc      	b.n	1000570c <__aeabi_dmul+0x334>
10005792:	46c0      	nop			; (mov r8, r8)
10005794:	fffffc0d 	.word	0xfffffc0d
10005798:	000007ff 	.word	0x000007ff
1000579c:	fffffc01 	.word	0xfffffc01
100057a0:	10006520 	.word	0x10006520
100057a4:	000003ff 	.word	0x000003ff
100057a8:	feffffff 	.word	0xfeffffff
100057ac:	000007fe 	.word	0x000007fe
100057b0:	800fffff 	.word	0x800fffff
100057b4:	000fffff 	.word	0x000fffff
100057b8:	1c04      	adds	r4, r0, #0
100057ba:	3c28      	subs	r4, #40	; 0x28
100057bc:	40a5      	lsls	r5, r4
100057be:	1c2c      	adds	r4, r5, #0
100057c0:	2500      	movs	r5, #0
100057c2:	e670      	b.n	100054a6 <__aeabi_dmul+0xce>
100057c4:	f000 fcc2 	bl	1000614c <__clzsi2>
100057c8:	3020      	adds	r0, #32
100057ca:	e660      	b.n	1000548e <__aeabi_dmul+0xb6>
100057cc:	3b28      	subs	r3, #40	; 0x28
100057ce:	409e      	lsls	r6, r3
100057d0:	46b2      	mov	sl, r6
100057d2:	2600      	movs	r6, #0
100057d4:	e62d      	b.n	10005432 <__aeabi_dmul+0x5a>
100057d6:	f000 fcb9 	bl	1000614c <__clzsi2>
100057da:	3020      	adds	r0, #32
100057dc:	e619      	b.n	10005412 <__aeabi_dmul+0x3a>
100057de:	421c      	tst	r4, r3
100057e0:	d106      	bne.n	100057f0 <__aeabi_dmul+0x418>
100057e2:	431c      	orrs	r4, r3
100057e4:	0326      	lsls	r6, r4, #12
100057e6:	0b34      	lsrs	r4, r6, #12
100057e8:	465f      	mov	r7, fp
100057ea:	1c2e      	adds	r6, r5, #0
100057ec:	4a2e      	ldr	r2, [pc, #184]	; (100058a8 <__aeabi_dmul+0x4d0>)
100057ee:	e78d      	b.n	1000570c <__aeabi_dmul+0x334>
100057f0:	430b      	orrs	r3, r1
100057f2:	0318      	lsls	r0, r3, #12
100057f4:	0b04      	lsrs	r4, r0, #12
100057f6:	4a2c      	ldr	r2, [pc, #176]	; (100058a8 <__aeabi_dmul+0x4d0>)
100057f8:	e788      	b.n	1000570c <__aeabi_dmul+0x334>
100057fa:	4f2c      	ldr	r7, [pc, #176]	; (100058ac <__aeabi_dmul+0x4d4>)
100057fc:	9d04      	ldr	r5, [sp, #16]
100057fe:	1b7b      	subs	r3, r7, r5
10005800:	2b38      	cmp	r3, #56	; 0x38
10005802:	dd06      	ble.n	10005812 <__aeabi_dmul+0x43a>
10005804:	9e01      	ldr	r6, [sp, #4]
10005806:	2701      	movs	r7, #1
10005808:	4037      	ands	r7, r6
1000580a:	2200      	movs	r2, #0
1000580c:	2400      	movs	r4, #0
1000580e:	2600      	movs	r6, #0
10005810:	e77c      	b.n	1000570c <__aeabi_dmul+0x334>
10005812:	2b1f      	cmp	r3, #31
10005814:	dc21      	bgt.n	1000585a <__aeabi_dmul+0x482>
10005816:	9a04      	ldr	r2, [sp, #16]
10005818:	4f25      	ldr	r7, [pc, #148]	; (100058b0 <__aeabi_dmul+0x4d8>)
1000581a:	1c35      	adds	r5, r6, #0
1000581c:	19d1      	adds	r1, r2, r7
1000581e:	1c20      	adds	r0, r4, #0
10005820:	408e      	lsls	r6, r1
10005822:	40dd      	lsrs	r5, r3
10005824:	4088      	lsls	r0, r1
10005826:	1c32      	adds	r2, r6, #0
10005828:	4328      	orrs	r0, r5
1000582a:	1e56      	subs	r6, r2, #1
1000582c:	41b2      	sbcs	r2, r6
1000582e:	1c06      	adds	r6, r0, #0
10005830:	4316      	orrs	r6, r2
10005832:	40dc      	lsrs	r4, r3
10005834:	230f      	movs	r3, #15
10005836:	4033      	ands	r3, r6
10005838:	2b04      	cmp	r3, #4
1000583a:	d005      	beq.n	10005848 <__aeabi_dmul+0x470>
1000583c:	1d37      	adds	r7, r6, #4
1000583e:	42b7      	cmp	r7, r6
10005840:	41b6      	sbcs	r6, r6
10005842:	4271      	negs	r1, r6
10005844:	1864      	adds	r4, r4, r1
10005846:	1c3e      	adds	r6, r7, #0
10005848:	0225      	lsls	r5, r4, #8
1000584a:	d517      	bpl.n	1000587c <__aeabi_dmul+0x4a4>
1000584c:	9b01      	ldr	r3, [sp, #4]
1000584e:	2701      	movs	r7, #1
10005850:	401f      	ands	r7, r3
10005852:	2201      	movs	r2, #1
10005854:	2400      	movs	r4, #0
10005856:	2600      	movs	r6, #0
10005858:	e758      	b.n	1000570c <__aeabi_dmul+0x334>
1000585a:	4816      	ldr	r0, [pc, #88]	; (100058b4 <__aeabi_dmul+0x4dc>)
1000585c:	9a04      	ldr	r2, [sp, #16]
1000585e:	1c21      	adds	r1, r4, #0
10005860:	1a87      	subs	r7, r0, r2
10005862:	40f9      	lsrs	r1, r7
10005864:	1c0d      	adds	r5, r1, #0
10005866:	2b20      	cmp	r3, #32
10005868:	d012      	beq.n	10005890 <__aeabi_dmul+0x4b8>
1000586a:	4b13      	ldr	r3, [pc, #76]	; (100058b8 <__aeabi_dmul+0x4e0>)
1000586c:	18d0      	adds	r0, r2, r3
1000586e:	4084      	lsls	r4, r0
10005870:	4326      	orrs	r6, r4
10005872:	1e72      	subs	r2, r6, #1
10005874:	4196      	sbcs	r6, r2
10005876:	432e      	orrs	r6, r5
10005878:	2400      	movs	r4, #0
1000587a:	e7db      	b.n	10005834 <__aeabi_dmul+0x45c>
1000587c:	9a01      	ldr	r2, [sp, #4]
1000587e:	0765      	lsls	r5, r4, #29
10005880:	08f6      	lsrs	r6, r6, #3
10005882:	0260      	lsls	r0, r4, #9
10005884:	2701      	movs	r7, #1
10005886:	4017      	ands	r7, r2
10005888:	432e      	orrs	r6, r5
1000588a:	0b04      	lsrs	r4, r0, #12
1000588c:	2200      	movs	r2, #0
1000588e:	e73d      	b.n	1000570c <__aeabi_dmul+0x334>
10005890:	2400      	movs	r4, #0
10005892:	e7ed      	b.n	10005870 <__aeabi_dmul+0x498>
10005894:	2180      	movs	r1, #128	; 0x80
10005896:	030f      	lsls	r7, r1, #12
10005898:	433c      	orrs	r4, r7
1000589a:	9801      	ldr	r0, [sp, #4]
1000589c:	0324      	lsls	r4, r4, #12
1000589e:	2701      	movs	r7, #1
100058a0:	0b24      	lsrs	r4, r4, #12
100058a2:	4007      	ands	r7, r0
100058a4:	4a00      	ldr	r2, [pc, #0]	; (100058a8 <__aeabi_dmul+0x4d0>)
100058a6:	e731      	b.n	1000570c <__aeabi_dmul+0x334>
100058a8:	000007ff 	.word	0x000007ff
100058ac:	fffffc02 	.word	0xfffffc02
100058b0:	0000041e 	.word	0x0000041e
100058b4:	fffffbe2 	.word	0xfffffbe2
100058b8:	0000043e 	.word	0x0000043e

100058bc <__aeabi_dsub>:
100058bc:	b5f0      	push	{r4, r5, r6, r7, lr}
100058be:	4657      	mov	r7, sl
100058c0:	464e      	mov	r6, r9
100058c2:	4645      	mov	r5, r8
100058c4:	b4e0      	push	{r5, r6, r7}
100058c6:	1c07      	adds	r7, r0, #0
100058c8:	030d      	lsls	r5, r1, #12
100058ca:	004e      	lsls	r6, r1, #1
100058cc:	0a68      	lsrs	r0, r5, #9
100058ce:	0fcc      	lsrs	r4, r1, #31
100058d0:	0f79      	lsrs	r1, r7, #29
100058d2:	4308      	orrs	r0, r1
100058d4:	4684      	mov	ip, r0
100058d6:	1c11      	adds	r1, r2, #0
100058d8:	0318      	lsls	r0, r3, #12
100058da:	005a      	lsls	r2, r3, #1
100058dc:	00fd      	lsls	r5, r7, #3
100058de:	0a40      	lsrs	r0, r0, #9
100058e0:	0fdf      	lsrs	r7, r3, #31
100058e2:	0f4b      	lsrs	r3, r1, #29
100058e4:	4318      	orrs	r0, r3
100058e6:	4bca      	ldr	r3, [pc, #808]	; (10005c10 <__aeabi_dsub+0x354>)
100058e8:	00c9      	lsls	r1, r1, #3
100058ea:	0d76      	lsrs	r6, r6, #21
100058ec:	0d52      	lsrs	r2, r2, #21
100058ee:	468a      	mov	sl, r1
100058f0:	429a      	cmp	r2, r3
100058f2:	d100      	bne.n	100058f6 <__aeabi_dsub+0x3a>
100058f4:	e0e0      	b.n	10005ab8 <__aeabi_dsub+0x1fc>
100058f6:	2301      	movs	r3, #1
100058f8:	405f      	eors	r7, r3
100058fa:	46b9      	mov	r9, r7
100058fc:	42bc      	cmp	r4, r7
100058fe:	d100      	bne.n	10005902 <__aeabi_dsub+0x46>
10005900:	e0a8      	b.n	10005a54 <__aeabi_dsub+0x198>
10005902:	1ab7      	subs	r7, r6, r2
10005904:	2f00      	cmp	r7, #0
10005906:	dc00      	bgt.n	1000590a <__aeabi_dsub+0x4e>
10005908:	e110      	b.n	10005b2c <__aeabi_dsub+0x270>
1000590a:	2a00      	cmp	r2, #0
1000590c:	d112      	bne.n	10005934 <__aeabi_dsub+0x78>
1000590e:	4652      	mov	r2, sl
10005910:	4302      	orrs	r2, r0
10005912:	d100      	bne.n	10005916 <__aeabi_dsub+0x5a>
10005914:	e0d4      	b.n	10005ac0 <__aeabi_dsub+0x204>
10005916:	3f01      	subs	r7, #1
10005918:	2f00      	cmp	r7, #0
1000591a:	d000      	beq.n	1000591e <__aeabi_dsub+0x62>
1000591c:	e160      	b.n	10005be0 <__aeabi_dsub+0x324>
1000591e:	4651      	mov	r1, sl
10005920:	1a6f      	subs	r7, r5, r1
10005922:	42bd      	cmp	r5, r7
10005924:	41ad      	sbcs	r5, r5
10005926:	4662      	mov	r2, ip
10005928:	426b      	negs	r3, r5
1000592a:	1a10      	subs	r0, r2, r0
1000592c:	1c3d      	adds	r5, r7, #0
1000592e:	1ac3      	subs	r3, r0, r3
10005930:	1c37      	adds	r7, r6, #0
10005932:	e024      	b.n	1000597e <__aeabi_dsub+0xc2>
10005934:	4ab6      	ldr	r2, [pc, #728]	; (10005c10 <__aeabi_dsub+0x354>)
10005936:	4296      	cmp	r6, r2
10005938:	d100      	bne.n	1000593c <__aeabi_dsub+0x80>
1000593a:	e0e3      	b.n	10005b04 <__aeabi_dsub+0x248>
1000593c:	2180      	movs	r1, #128	; 0x80
1000593e:	040b      	lsls	r3, r1, #16
10005940:	4318      	orrs	r0, r3
10005942:	2f38      	cmp	r7, #56	; 0x38
10005944:	dd00      	ble.n	10005948 <__aeabi_dsub+0x8c>
10005946:	e123      	b.n	10005b90 <__aeabi_dsub+0x2d4>
10005948:	2f1f      	cmp	r7, #31
1000594a:	dd00      	ble.n	1000594e <__aeabi_dsub+0x92>
1000594c:	e166      	b.n	10005c1c <__aeabi_dsub+0x360>
1000594e:	2120      	movs	r1, #32
10005950:	1bc9      	subs	r1, r1, r7
10005952:	1c02      	adds	r2, r0, #0
10005954:	4653      	mov	r3, sl
10005956:	408a      	lsls	r2, r1
10005958:	40fb      	lsrs	r3, r7
1000595a:	431a      	orrs	r2, r3
1000595c:	4653      	mov	r3, sl
1000595e:	408b      	lsls	r3, r1
10005960:	1c19      	adds	r1, r3, #0
10005962:	1e4b      	subs	r3, r1, #1
10005964:	4199      	sbcs	r1, r3
10005966:	1c03      	adds	r3, r0, #0
10005968:	430a      	orrs	r2, r1
1000596a:	40fb      	lsrs	r3, r7
1000596c:	1aaa      	subs	r2, r5, r2
1000596e:	4667      	mov	r7, ip
10005970:	4295      	cmp	r5, r2
10005972:	41ad      	sbcs	r5, r5
10005974:	1af8      	subs	r0, r7, r3
10005976:	426b      	negs	r3, r5
10005978:	1ac3      	subs	r3, r0, r3
1000597a:	1c15      	adds	r5, r2, #0
1000597c:	1c37      	adds	r7, r6, #0
1000597e:	021a      	lsls	r2, r3, #8
10005980:	d400      	bmi.n	10005984 <__aeabi_dsub+0xc8>
10005982:	e0c7      	b.n	10005b14 <__aeabi_dsub+0x258>
10005984:	025e      	lsls	r6, r3, #9
10005986:	0a71      	lsrs	r1, r6, #9
10005988:	4688      	mov	r8, r1
1000598a:	4642      	mov	r2, r8
1000598c:	2a00      	cmp	r2, #0
1000598e:	d100      	bne.n	10005992 <__aeabi_dsub+0xd6>
10005990:	e0f0      	b.n	10005b74 <__aeabi_dsub+0x2b8>
10005992:	4640      	mov	r0, r8
10005994:	f000 fbda 	bl	1000614c <__clzsi2>
10005998:	1c02      	adds	r2, r0, #0
1000599a:	3a08      	subs	r2, #8
1000599c:	2a1f      	cmp	r2, #31
1000599e:	dd00      	ble.n	100059a2 <__aeabi_dsub+0xe6>
100059a0:	e0f1      	b.n	10005b86 <__aeabi_dsub+0x2ca>
100059a2:	2328      	movs	r3, #40	; 0x28
100059a4:	1a18      	subs	r0, r3, r0
100059a6:	1c2e      	adds	r6, r5, #0
100059a8:	4641      	mov	r1, r8
100059aa:	40c6      	lsrs	r6, r0
100059ac:	4091      	lsls	r1, r2
100059ae:	1c33      	adds	r3, r6, #0
100059b0:	430b      	orrs	r3, r1
100059b2:	4095      	lsls	r5, r2
100059b4:	4297      	cmp	r7, r2
100059b6:	dd00      	ble.n	100059ba <__aeabi_dsub+0xfe>
100059b8:	e0a9      	b.n	10005b0e <__aeabi_dsub+0x252>
100059ba:	1bd0      	subs	r0, r2, r7
100059bc:	1c41      	adds	r1, r0, #1
100059be:	291f      	cmp	r1, #31
100059c0:	dd00      	ble.n	100059c4 <__aeabi_dsub+0x108>
100059c2:	e112      	b.n	10005bea <__aeabi_dsub+0x32e>
100059c4:	271f      	movs	r7, #31
100059c6:	1a3a      	subs	r2, r7, r0
100059c8:	1c2e      	adds	r6, r5, #0
100059ca:	1c18      	adds	r0, r3, #0
100059cc:	40ce      	lsrs	r6, r1
100059ce:	4090      	lsls	r0, r2
100059d0:	4095      	lsls	r5, r2
100059d2:	4330      	orrs	r0, r6
100059d4:	1e6a      	subs	r2, r5, #1
100059d6:	4195      	sbcs	r5, r2
100059d8:	40cb      	lsrs	r3, r1
100059da:	4305      	orrs	r5, r0
100059dc:	2101      	movs	r1, #1
100059de:	2700      	movs	r7, #0
100059e0:	260f      	movs	r6, #15
100059e2:	402e      	ands	r6, r5
100059e4:	2e04      	cmp	r6, #4
100059e6:	d100      	bne.n	100059ea <__aeabi_dsub+0x12e>
100059e8:	e072      	b.n	10005ad0 <__aeabi_dsub+0x214>
100059ea:	1d2e      	adds	r6, r5, #4
100059ec:	42ae      	cmp	r6, r5
100059ee:	41ad      	sbcs	r5, r5
100059f0:	4268      	negs	r0, r5
100059f2:	2280      	movs	r2, #128	; 0x80
100059f4:	181b      	adds	r3, r3, r0
100059f6:	2501      	movs	r5, #1
100059f8:	0410      	lsls	r0, r2, #16
100059fa:	4018      	ands	r0, r3
100059fc:	402c      	ands	r4, r5
100059fe:	2800      	cmp	r0, #0
10005a00:	d007      	beq.n	10005a12 <__aeabi_dsub+0x156>
10005a02:	4f83      	ldr	r7, [pc, #524]	; (10005c10 <__aeabi_dsub+0x354>)
10005a04:	42b9      	cmp	r1, r7
10005a06:	d100      	bne.n	10005a0a <__aeabi_dsub+0x14e>
10005a08:	e0b0      	b.n	10005b6c <__aeabi_dsub+0x2b0>
10005a0a:	4a82      	ldr	r2, [pc, #520]	; (10005c14 <__aeabi_dsub+0x358>)
10005a0c:	1c0f      	adds	r7, r1, #0
10005a0e:	4013      	ands	r3, r2
10005a10:	3101      	adds	r1, #1
10005a12:	08f2      	lsrs	r2, r6, #3
10005a14:	0549      	lsls	r1, r1, #21
10005a16:	075e      	lsls	r6, r3, #29
10005a18:	4332      	orrs	r2, r6
10005a1a:	08db      	lsrs	r3, r3, #3
10005a1c:	0d48      	lsrs	r0, r1, #21
10005a1e:	2801      	cmp	r0, #1
10005a20:	dc00      	bgt.n	10005a24 <__aeabi_dsub+0x168>
10005a22:	e079      	b.n	10005b18 <__aeabi_dsub+0x25c>
10005a24:	031b      	lsls	r3, r3, #12
10005a26:	0578      	lsls	r0, r7, #21
10005a28:	0b1e      	lsrs	r6, r3, #12
10005a2a:	0d47      	lsrs	r7, r0, #21
10005a2c:	2000      	movs	r0, #0
10005a2e:	2100      	movs	r1, #0
10005a30:	0d09      	lsrs	r1, r1, #20
10005a32:	057d      	lsls	r5, r7, #21
10005a34:	050b      	lsls	r3, r1, #20
10005a36:	4f78      	ldr	r7, [pc, #480]	; (10005c18 <__aeabi_dsub+0x35c>)
10005a38:	431e      	orrs	r6, r3
10005a3a:	1c10      	adds	r0, r2, #0
10005a3c:	4037      	ands	r7, r6
10005a3e:	086a      	lsrs	r2, r5, #1
10005a40:	4317      	orrs	r7, r2
10005a42:	007e      	lsls	r6, r7, #1
10005a44:	0871      	lsrs	r1, r6, #1
10005a46:	07e4      	lsls	r4, r4, #31
10005a48:	4321      	orrs	r1, r4
10005a4a:	bc1c      	pop	{r2, r3, r4}
10005a4c:	4690      	mov	r8, r2
10005a4e:	4699      	mov	r9, r3
10005a50:	46a2      	mov	sl, r4
10005a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
10005a54:	1ab3      	subs	r3, r6, r2
10005a56:	2b00      	cmp	r3, #0
10005a58:	dc00      	bgt.n	10005a5c <__aeabi_dsub+0x1a0>
10005a5a:	e0a6      	b.n	10005baa <__aeabi_dsub+0x2ee>
10005a5c:	2a00      	cmp	r2, #0
10005a5e:	d03e      	beq.n	10005ade <__aeabi_dsub+0x222>
10005a60:	4a6b      	ldr	r2, [pc, #428]	; (10005c10 <__aeabi_dsub+0x354>)
10005a62:	4296      	cmp	r6, r2
10005a64:	d04e      	beq.n	10005b04 <__aeabi_dsub+0x248>
10005a66:	2180      	movs	r1, #128	; 0x80
10005a68:	040f      	lsls	r7, r1, #16
10005a6a:	4338      	orrs	r0, r7
10005a6c:	2b38      	cmp	r3, #56	; 0x38
10005a6e:	dc00      	bgt.n	10005a72 <__aeabi_dsub+0x1b6>
10005a70:	e118      	b.n	10005ca4 <__aeabi_dsub+0x3e8>
10005a72:	4653      	mov	r3, sl
10005a74:	4318      	orrs	r0, r3
10005a76:	2700      	movs	r7, #0
10005a78:	2200      	movs	r2, #0
10005a7a:	2800      	cmp	r0, #0
10005a7c:	d000      	beq.n	10005a80 <__aeabi_dsub+0x1c4>
10005a7e:	2201      	movs	r2, #1
10005a80:	1952      	adds	r2, r2, r5
10005a82:	42aa      	cmp	r2, r5
10005a84:	41ad      	sbcs	r5, r5
10005a86:	4467      	add	r7, ip
10005a88:	426b      	negs	r3, r5
10005a8a:	18fb      	adds	r3, r7, r3
10005a8c:	1c15      	adds	r5, r2, #0
10005a8e:	1c37      	adds	r7, r6, #0
10005a90:	021e      	lsls	r6, r3, #8
10005a92:	d53f      	bpl.n	10005b14 <__aeabi_dsub+0x258>
10005a94:	485e      	ldr	r0, [pc, #376]	; (10005c10 <__aeabi_dsub+0x354>)
10005a96:	1c7e      	adds	r6, r7, #1
10005a98:	4286      	cmp	r6, r0
10005a9a:	d100      	bne.n	10005a9e <__aeabi_dsub+0x1e2>
10005a9c:	e17b      	b.n	10005d96 <__aeabi_dsub+0x4da>
10005a9e:	495d      	ldr	r1, [pc, #372]	; (10005c14 <__aeabi_dsub+0x358>)
10005aa0:	2201      	movs	r2, #1
10005aa2:	402a      	ands	r2, r5
10005aa4:	400b      	ands	r3, r1
10005aa6:	0868      	lsrs	r0, r5, #1
10005aa8:	1c15      	adds	r5, r2, #0
10005aaa:	07d9      	lsls	r1, r3, #31
10005aac:	4305      	orrs	r5, r0
10005aae:	430d      	orrs	r5, r1
10005ab0:	085b      	lsrs	r3, r3, #1
10005ab2:	1cb9      	adds	r1, r7, #2
10005ab4:	1c37      	adds	r7, r6, #0
10005ab6:	e793      	b.n	100059e0 <__aeabi_dsub+0x124>
10005ab8:	4301      	orrs	r1, r0
10005aba:	d100      	bne.n	10005abe <__aeabi_dsub+0x202>
10005abc:	e71b      	b.n	100058f6 <__aeabi_dsub+0x3a>
10005abe:	e71c      	b.n	100058fa <__aeabi_dsub+0x3e>
10005ac0:	1c71      	adds	r1, r6, #1
10005ac2:	1c37      	adds	r7, r6, #0
10005ac4:	260f      	movs	r6, #15
10005ac6:	4663      	mov	r3, ip
10005ac8:	402e      	ands	r6, r5
10005aca:	2e04      	cmp	r6, #4
10005acc:	d000      	beq.n	10005ad0 <__aeabi_dsub+0x214>
10005ace:	e78c      	b.n	100059ea <__aeabi_dsub+0x12e>
10005ad0:	2280      	movs	r2, #128	; 0x80
10005ad2:	2601      	movs	r6, #1
10005ad4:	0410      	lsls	r0, r2, #16
10005ad6:	4034      	ands	r4, r6
10005ad8:	4018      	ands	r0, r3
10005ada:	1c2e      	adds	r6, r5, #0
10005adc:	e78f      	b.n	100059fe <__aeabi_dsub+0x142>
10005ade:	4652      	mov	r2, sl
10005ae0:	4302      	orrs	r2, r0
10005ae2:	d0ed      	beq.n	10005ac0 <__aeabi_dsub+0x204>
10005ae4:	3b01      	subs	r3, #1
10005ae6:	2b00      	cmp	r3, #0
10005ae8:	d109      	bne.n	10005afe <__aeabi_dsub+0x242>
10005aea:	4657      	mov	r7, sl
10005aec:	1979      	adds	r1, r7, r5
10005aee:	42a9      	cmp	r1, r5
10005af0:	4192      	sbcs	r2, r2
10005af2:	4255      	negs	r5, r2
10005af4:	4460      	add	r0, ip
10005af6:	1943      	adds	r3, r0, r5
10005af8:	1c37      	adds	r7, r6, #0
10005afa:	1c0d      	adds	r5, r1, #0
10005afc:	e7c8      	b.n	10005a90 <__aeabi_dsub+0x1d4>
10005afe:	4944      	ldr	r1, [pc, #272]	; (10005c10 <__aeabi_dsub+0x354>)
10005b00:	428e      	cmp	r6, r1
10005b02:	d1b3      	bne.n	10005a6c <__aeabi_dsub+0x1b0>
10005b04:	2080      	movs	r0, #128	; 0x80
10005b06:	4663      	mov	r3, ip
10005b08:	0101      	lsls	r1, r0, #4
10005b0a:	1c37      	adds	r7, r6, #0
10005b0c:	e768      	b.n	100059e0 <__aeabi_dsub+0x124>
10005b0e:	1abf      	subs	r7, r7, r2
10005b10:	4a40      	ldr	r2, [pc, #256]	; (10005c14 <__aeabi_dsub+0x358>)
10005b12:	4013      	ands	r3, r2
10005b14:	1c79      	adds	r1, r7, #1
10005b16:	e763      	b.n	100059e0 <__aeabi_dsub+0x124>
10005b18:	1c15      	adds	r5, r2, #0
10005b1a:	431d      	orrs	r5, r3
10005b1c:	d100      	bne.n	10005b20 <__aeabi_dsub+0x264>
10005b1e:	e221      	b.n	10005f64 <__aeabi_dsub+0x6a8>
10005b20:	2f00      	cmp	r7, #0
10005b22:	d03e      	beq.n	10005ba2 <__aeabi_dsub+0x2e6>
10005b24:	2680      	movs	r6, #128	; 0x80
10005b26:	0331      	lsls	r1, r6, #12
10005b28:	430b      	orrs	r3, r1
10005b2a:	e77b      	b.n	10005a24 <__aeabi_dsub+0x168>
10005b2c:	2f00      	cmp	r7, #0
10005b2e:	d000      	beq.n	10005b32 <__aeabi_dsub+0x276>
10005b30:	e086      	b.n	10005c40 <__aeabi_dsub+0x384>
10005b32:	1c72      	adds	r2, r6, #1
10005b34:	0551      	lsls	r1, r2, #21
10005b36:	0d4b      	lsrs	r3, r1, #21
10005b38:	2b01      	cmp	r3, #1
10005b3a:	dc00      	bgt.n	10005b3e <__aeabi_dsub+0x282>
10005b3c:	e0f0      	b.n	10005d20 <__aeabi_dsub+0x464>
10005b3e:	4657      	mov	r7, sl
10005b40:	1bea      	subs	r2, r5, r7
10005b42:	4295      	cmp	r5, r2
10005b44:	419b      	sbcs	r3, r3
10005b46:	4667      	mov	r7, ip
10005b48:	1a39      	subs	r1, r7, r0
10005b4a:	425b      	negs	r3, r3
10005b4c:	1ac9      	subs	r1, r1, r3
10005b4e:	4688      	mov	r8, r1
10005b50:	020b      	lsls	r3, r1, #8
10005b52:	d400      	bmi.n	10005b56 <__aeabi_dsub+0x29a>
10005b54:	e09d      	b.n	10005c92 <__aeabi_dsub+0x3d6>
10005b56:	4654      	mov	r4, sl
10005b58:	1b65      	subs	r5, r4, r5
10005b5a:	45aa      	cmp	sl, r5
10005b5c:	4192      	sbcs	r2, r2
10005b5e:	1bc0      	subs	r0, r0, r7
10005b60:	4257      	negs	r7, r2
10005b62:	1bc3      	subs	r3, r0, r7
10005b64:	4698      	mov	r8, r3
10005b66:	1c37      	adds	r7, r6, #0
10005b68:	464c      	mov	r4, r9
10005b6a:	e70e      	b.n	1000598a <__aeabi_dsub+0xce>
10005b6c:	1c0f      	adds	r7, r1, #0
10005b6e:	2600      	movs	r6, #0
10005b70:	2200      	movs	r2, #0
10005b72:	e75b      	b.n	10005a2c <__aeabi_dsub+0x170>
10005b74:	1c28      	adds	r0, r5, #0
10005b76:	f000 fae9 	bl	1000614c <__clzsi2>
10005b7a:	3020      	adds	r0, #32
10005b7c:	1c02      	adds	r2, r0, #0
10005b7e:	3a08      	subs	r2, #8
10005b80:	2a1f      	cmp	r2, #31
10005b82:	dc00      	bgt.n	10005b86 <__aeabi_dsub+0x2ca>
10005b84:	e70d      	b.n	100059a2 <__aeabi_dsub+0xe6>
10005b86:	3828      	subs	r0, #40	; 0x28
10005b88:	4085      	lsls	r5, r0
10005b8a:	1c2b      	adds	r3, r5, #0
10005b8c:	2500      	movs	r5, #0
10005b8e:	e711      	b.n	100059b4 <__aeabi_dsub+0xf8>
10005b90:	4657      	mov	r7, sl
10005b92:	4338      	orrs	r0, r7
10005b94:	2300      	movs	r3, #0
10005b96:	2200      	movs	r2, #0
10005b98:	2800      	cmp	r0, #0
10005b9a:	d100      	bne.n	10005b9e <__aeabi_dsub+0x2e2>
10005b9c:	e6e6      	b.n	1000596c <__aeabi_dsub+0xb0>
10005b9e:	2201      	movs	r2, #1
10005ba0:	e6e4      	b.n	1000596c <__aeabi_dsub+0xb0>
10005ba2:	031d      	lsls	r5, r3, #12
10005ba4:	0b2e      	lsrs	r6, r5, #12
10005ba6:	2700      	movs	r7, #0
10005ba8:	e740      	b.n	10005a2c <__aeabi_dsub+0x170>
10005baa:	2b00      	cmp	r3, #0
10005bac:	d000      	beq.n	10005bb0 <__aeabi_dsub+0x2f4>
10005bae:	e0d9      	b.n	10005d64 <__aeabi_dsub+0x4a8>
10005bb0:	1c77      	adds	r7, r6, #1
10005bb2:	0579      	lsls	r1, r7, #21
10005bb4:	0d4a      	lsrs	r2, r1, #21
10005bb6:	2a01      	cmp	r2, #1
10005bb8:	dc00      	bgt.n	10005bbc <__aeabi_dsub+0x300>
10005bba:	e095      	b.n	10005ce8 <__aeabi_dsub+0x42c>
10005bbc:	4b14      	ldr	r3, [pc, #80]	; (10005c10 <__aeabi_dsub+0x354>)
10005bbe:	429f      	cmp	r7, r3
10005bc0:	d100      	bne.n	10005bc4 <__aeabi_dsub+0x308>
10005bc2:	e0fe      	b.n	10005dc2 <__aeabi_dsub+0x506>
10005bc4:	4651      	mov	r1, sl
10005bc6:	1949      	adds	r1, r1, r5
10005bc8:	42a9      	cmp	r1, r5
10005bca:	41ad      	sbcs	r5, r5
10005bcc:	4662      	mov	r2, ip
10005bce:	426b      	negs	r3, r5
10005bd0:	1880      	adds	r0, r0, r2
10005bd2:	18c2      	adds	r2, r0, r3
10005bd4:	0849      	lsrs	r1, r1, #1
10005bd6:	07d5      	lsls	r5, r2, #31
10005bd8:	430d      	orrs	r5, r1
10005bda:	0853      	lsrs	r3, r2, #1
10005bdc:	1cb1      	adds	r1, r6, #2
10005bde:	e6ff      	b.n	100059e0 <__aeabi_dsub+0x124>
10005be0:	490b      	ldr	r1, [pc, #44]	; (10005c10 <__aeabi_dsub+0x354>)
10005be2:	428e      	cmp	r6, r1
10005be4:	d000      	beq.n	10005be8 <__aeabi_dsub+0x32c>
10005be6:	e6ac      	b.n	10005942 <__aeabi_dsub+0x86>
10005be8:	e78c      	b.n	10005b04 <__aeabi_dsub+0x248>
10005bea:	1c06      	adds	r6, r0, #0
10005bec:	3e1f      	subs	r6, #31
10005bee:	1c1f      	adds	r7, r3, #0
10005bf0:	40f7      	lsrs	r7, r6
10005bf2:	1c3e      	adds	r6, r7, #0
10005bf4:	2920      	cmp	r1, #32
10005bf6:	d073      	beq.n	10005ce0 <__aeabi_dsub+0x424>
10005bf8:	223f      	movs	r2, #63	; 0x3f
10005bfa:	1a10      	subs	r0, r2, r0
10005bfc:	4083      	lsls	r3, r0
10005bfe:	431d      	orrs	r5, r3
10005c00:	1e6b      	subs	r3, r5, #1
10005c02:	419d      	sbcs	r5, r3
10005c04:	4335      	orrs	r5, r6
10005c06:	2101      	movs	r1, #1
10005c08:	2300      	movs	r3, #0
10005c0a:	2700      	movs	r7, #0
10005c0c:	e6e8      	b.n	100059e0 <__aeabi_dsub+0x124>
10005c0e:	46c0      	nop			; (mov r8, r8)
10005c10:	000007ff 	.word	0x000007ff
10005c14:	ff7fffff 	.word	0xff7fffff
10005c18:	800fffff 	.word	0x800fffff
10005c1c:	1c3b      	adds	r3, r7, #0
10005c1e:	3b20      	subs	r3, #32
10005c20:	1c01      	adds	r1, r0, #0
10005c22:	40d9      	lsrs	r1, r3
10005c24:	1c0b      	adds	r3, r1, #0
10005c26:	2f20      	cmp	r7, #32
10005c28:	d05c      	beq.n	10005ce4 <__aeabi_dsub+0x428>
10005c2a:	2240      	movs	r2, #64	; 0x40
10005c2c:	1bd7      	subs	r7, r2, r7
10005c2e:	40b8      	lsls	r0, r7
10005c30:	1c02      	adds	r2, r0, #0
10005c32:	4650      	mov	r0, sl
10005c34:	4302      	orrs	r2, r0
10005c36:	1e51      	subs	r1, r2, #1
10005c38:	418a      	sbcs	r2, r1
10005c3a:	431a      	orrs	r2, r3
10005c3c:	2300      	movs	r3, #0
10005c3e:	e695      	b.n	1000596c <__aeabi_dsub+0xb0>
10005c40:	427f      	negs	r7, r7
10005c42:	2e00      	cmp	r6, #0
10005c44:	d040      	beq.n	10005cc8 <__aeabi_dsub+0x40c>
10005c46:	4cca      	ldr	r4, [pc, #808]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005c48:	42a2      	cmp	r2, r4
10005c4a:	d100      	bne.n	10005c4e <__aeabi_dsub+0x392>
10005c4c:	e11f      	b.n	10005e8e <__aeabi_dsub+0x5d2>
10005c4e:	2180      	movs	r1, #128	; 0x80
10005c50:	4666      	mov	r6, ip
10005c52:	040b      	lsls	r3, r1, #16
10005c54:	431e      	orrs	r6, r3
10005c56:	46b4      	mov	ip, r6
10005c58:	2f38      	cmp	r7, #56	; 0x38
10005c5a:	dd00      	ble.n	10005c5e <__aeabi_dsub+0x3a2>
10005c5c:	e0a9      	b.n	10005db2 <__aeabi_dsub+0x4f6>
10005c5e:	2f1f      	cmp	r7, #31
10005c60:	dd00      	ble.n	10005c64 <__aeabi_dsub+0x3a8>
10005c62:	e13d      	b.n	10005ee0 <__aeabi_dsub+0x624>
10005c64:	2320      	movs	r3, #32
10005c66:	1bde      	subs	r6, r3, r7
10005c68:	1c29      	adds	r1, r5, #0
10005c6a:	4664      	mov	r4, ip
10005c6c:	40b4      	lsls	r4, r6
10005c6e:	40f9      	lsrs	r1, r7
10005c70:	40b5      	lsls	r5, r6
10005c72:	1e6b      	subs	r3, r5, #1
10005c74:	419d      	sbcs	r5, r3
10005c76:	4321      	orrs	r1, r4
10005c78:	4663      	mov	r3, ip
10005c7a:	430d      	orrs	r5, r1
10005c7c:	40fb      	lsrs	r3, r7
10005c7e:	4657      	mov	r7, sl
10005c80:	1b7d      	subs	r5, r7, r5
10005c82:	1ac0      	subs	r0, r0, r3
10005c84:	45aa      	cmp	sl, r5
10005c86:	419b      	sbcs	r3, r3
10005c88:	425f      	negs	r7, r3
10005c8a:	1bc3      	subs	r3, r0, r7
10005c8c:	464c      	mov	r4, r9
10005c8e:	1c17      	adds	r7, r2, #0
10005c90:	e675      	b.n	1000597e <__aeabi_dsub+0xc2>
10005c92:	1c0d      	adds	r5, r1, #0
10005c94:	4315      	orrs	r5, r2
10005c96:	d120      	bne.n	10005cda <__aeabi_dsub+0x41e>
10005c98:	2400      	movs	r4, #0
10005c9a:	2101      	movs	r1, #1
10005c9c:	2300      	movs	r3, #0
10005c9e:	2604      	movs	r6, #4
10005ca0:	2700      	movs	r7, #0
10005ca2:	e6b6      	b.n	10005a12 <__aeabi_dsub+0x156>
10005ca4:	2b1f      	cmp	r3, #31
10005ca6:	dc4a      	bgt.n	10005d3e <__aeabi_dsub+0x482>
10005ca8:	2120      	movs	r1, #32
10005caa:	1ac9      	subs	r1, r1, r3
10005cac:	1c07      	adds	r7, r0, #0
10005cae:	4652      	mov	r2, sl
10005cb0:	408f      	lsls	r7, r1
10005cb2:	40da      	lsrs	r2, r3
10005cb4:	433a      	orrs	r2, r7
10005cb6:	4657      	mov	r7, sl
10005cb8:	408f      	lsls	r7, r1
10005cba:	1c39      	adds	r1, r7, #0
10005cbc:	1e4f      	subs	r7, r1, #1
10005cbe:	41b9      	sbcs	r1, r7
10005cc0:	40d8      	lsrs	r0, r3
10005cc2:	430a      	orrs	r2, r1
10005cc4:	1c07      	adds	r7, r0, #0
10005cc6:	e6db      	b.n	10005a80 <__aeabi_dsub+0x1c4>
10005cc8:	4664      	mov	r4, ip
10005cca:	432c      	orrs	r4, r5
10005ccc:	d169      	bne.n	10005da2 <__aeabi_dsub+0x4e6>
10005cce:	1c51      	adds	r1, r2, #1
10005cd0:	1c03      	adds	r3, r0, #0
10005cd2:	4655      	mov	r5, sl
10005cd4:	1c17      	adds	r7, r2, #0
10005cd6:	464c      	mov	r4, r9
10005cd8:	e682      	b.n	100059e0 <__aeabi_dsub+0x124>
10005cda:	1c15      	adds	r5, r2, #0
10005cdc:	1c37      	adds	r7, r6, #0
10005cde:	e654      	b.n	1000598a <__aeabi_dsub+0xce>
10005ce0:	2300      	movs	r3, #0
10005ce2:	e78c      	b.n	10005bfe <__aeabi_dsub+0x342>
10005ce4:	2200      	movs	r2, #0
10005ce6:	e7a4      	b.n	10005c32 <__aeabi_dsub+0x376>
10005ce8:	4667      	mov	r7, ip
10005cea:	432f      	orrs	r7, r5
10005cec:	2e00      	cmp	r6, #0
10005cee:	d000      	beq.n	10005cf2 <__aeabi_dsub+0x436>
10005cf0:	e0d4      	b.n	10005e9c <__aeabi_dsub+0x5e0>
10005cf2:	2f00      	cmp	r7, #0
10005cf4:	d100      	bne.n	10005cf8 <__aeabi_dsub+0x43c>
10005cf6:	e126      	b.n	10005f46 <__aeabi_dsub+0x68a>
10005cf8:	4653      	mov	r3, sl
10005cfa:	4303      	orrs	r3, r0
10005cfc:	d100      	bne.n	10005d00 <__aeabi_dsub+0x444>
10005cfe:	e0e4      	b.n	10005eca <__aeabi_dsub+0x60e>
10005d00:	4651      	mov	r1, sl
10005d02:	194f      	adds	r7, r1, r5
10005d04:	42af      	cmp	r7, r5
10005d06:	41ad      	sbcs	r5, r5
10005d08:	4460      	add	r0, ip
10005d0a:	426e      	negs	r6, r5
10005d0c:	1983      	adds	r3, r0, r6
10005d0e:	021e      	lsls	r6, r3, #8
10005d10:	d400      	bmi.n	10005d14 <__aeabi_dsub+0x458>
10005d12:	e14e      	b.n	10005fb2 <__aeabi_dsub+0x6f6>
10005d14:	4897      	ldr	r0, [pc, #604]	; (10005f74 <__aeabi_dsub+0x6b8>)
10005d16:	1c3d      	adds	r5, r7, #0
10005d18:	4003      	ands	r3, r0
10005d1a:	2102      	movs	r1, #2
10005d1c:	2701      	movs	r7, #1
10005d1e:	e65f      	b.n	100059e0 <__aeabi_dsub+0x124>
10005d20:	4661      	mov	r1, ip
10005d22:	4329      	orrs	r1, r5
10005d24:	2e00      	cmp	r6, #0
10005d26:	d129      	bne.n	10005d7c <__aeabi_dsub+0x4c0>
10005d28:	2900      	cmp	r1, #0
10005d2a:	d176      	bne.n	10005e1a <__aeabi_dsub+0x55e>
10005d2c:	4651      	mov	r1, sl
10005d2e:	4301      	orrs	r1, r0
10005d30:	d0b2      	beq.n	10005c98 <__aeabi_dsub+0x3dc>
10005d32:	1c03      	adds	r3, r0, #0
10005d34:	4655      	mov	r5, sl
10005d36:	464c      	mov	r4, r9
10005d38:	2101      	movs	r1, #1
10005d3a:	2700      	movs	r7, #0
10005d3c:	e650      	b.n	100059e0 <__aeabi_dsub+0x124>
10005d3e:	1c1f      	adds	r7, r3, #0
10005d40:	3f20      	subs	r7, #32
10005d42:	1c01      	adds	r1, r0, #0
10005d44:	40f9      	lsrs	r1, r7
10005d46:	1c0f      	adds	r7, r1, #0
10005d48:	2b20      	cmp	r3, #32
10005d4a:	d100      	bne.n	10005d4e <__aeabi_dsub+0x492>
10005d4c:	e0c6      	b.n	10005edc <__aeabi_dsub+0x620>
10005d4e:	2240      	movs	r2, #64	; 0x40
10005d50:	1ad3      	subs	r3, r2, r3
10005d52:	4098      	lsls	r0, r3
10005d54:	1c02      	adds	r2, r0, #0
10005d56:	4650      	mov	r0, sl
10005d58:	4302      	orrs	r2, r0
10005d5a:	1e53      	subs	r3, r2, #1
10005d5c:	419a      	sbcs	r2, r3
10005d5e:	433a      	orrs	r2, r7
10005d60:	2700      	movs	r7, #0
10005d62:	e68d      	b.n	10005a80 <__aeabi_dsub+0x1c4>
10005d64:	425b      	negs	r3, r3
10005d66:	2e00      	cmp	r6, #0
10005d68:	d130      	bne.n	10005dcc <__aeabi_dsub+0x510>
10005d6a:	4667      	mov	r7, ip
10005d6c:	432f      	orrs	r7, r5
10005d6e:	d000      	beq.n	10005d72 <__aeabi_dsub+0x4b6>
10005d70:	e0c8      	b.n	10005f04 <__aeabi_dsub+0x648>
10005d72:	1c51      	adds	r1, r2, #1
10005d74:	1c03      	adds	r3, r0, #0
10005d76:	4655      	mov	r5, sl
10005d78:	1c17      	adds	r7, r2, #0
10005d7a:	e631      	b.n	100059e0 <__aeabi_dsub+0x124>
10005d7c:	2900      	cmp	r1, #0
10005d7e:	d165      	bne.n	10005e4c <__aeabi_dsub+0x590>
10005d80:	4657      	mov	r7, sl
10005d82:	4307      	orrs	r7, r0
10005d84:	d100      	bne.n	10005d88 <__aeabi_dsub+0x4cc>
10005d86:	e0c8      	b.n	10005f1a <__aeabi_dsub+0x65e>
10005d88:	1c03      	adds	r3, r0, #0
10005d8a:	2080      	movs	r0, #128	; 0x80
10005d8c:	4655      	mov	r5, sl
10005d8e:	464c      	mov	r4, r9
10005d90:	0101      	lsls	r1, r0, #4
10005d92:	4f77      	ldr	r7, [pc, #476]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005d94:	e624      	b.n	100059e0 <__aeabi_dsub+0x124>
10005d96:	2380      	movs	r3, #128	; 0x80
10005d98:	1c37      	adds	r7, r6, #0
10005d9a:	0119      	lsls	r1, r3, #4
10005d9c:	2604      	movs	r6, #4
10005d9e:	2300      	movs	r3, #0
10005da0:	e637      	b.n	10005a12 <__aeabi_dsub+0x156>
10005da2:	3f01      	subs	r7, #1
10005da4:	2f00      	cmp	r7, #0
10005da6:	d16e      	bne.n	10005e86 <__aeabi_dsub+0x5ca>
10005da8:	4654      	mov	r4, sl
10005daa:	4661      	mov	r1, ip
10005dac:	1b65      	subs	r5, r4, r5
10005dae:	1a40      	subs	r0, r0, r1
10005db0:	e768      	b.n	10005c84 <__aeabi_dsub+0x3c8>
10005db2:	4667      	mov	r7, ip
10005db4:	433d      	orrs	r5, r7
10005db6:	2300      	movs	r3, #0
10005db8:	2d00      	cmp	r5, #0
10005dba:	d100      	bne.n	10005dbe <__aeabi_dsub+0x502>
10005dbc:	e75f      	b.n	10005c7e <__aeabi_dsub+0x3c2>
10005dbe:	2501      	movs	r5, #1
10005dc0:	e75d      	b.n	10005c7e <__aeabi_dsub+0x3c2>
10005dc2:	2680      	movs	r6, #128	; 0x80
10005dc4:	0131      	lsls	r1, r6, #4
10005dc6:	2300      	movs	r3, #0
10005dc8:	2604      	movs	r6, #4
10005dca:	e622      	b.n	10005a12 <__aeabi_dsub+0x156>
10005dcc:	4968      	ldr	r1, [pc, #416]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005dce:	428a      	cmp	r2, r1
10005dd0:	d100      	bne.n	10005dd4 <__aeabi_dsub+0x518>
10005dd2:	e0c1      	b.n	10005f58 <__aeabi_dsub+0x69c>
10005dd4:	2780      	movs	r7, #128	; 0x80
10005dd6:	4666      	mov	r6, ip
10005dd8:	0439      	lsls	r1, r7, #16
10005dda:	430e      	orrs	r6, r1
10005ddc:	46b4      	mov	ip, r6
10005dde:	2b38      	cmp	r3, #56	; 0x38
10005de0:	dd00      	ble.n	10005de4 <__aeabi_dsub+0x528>
10005de2:	e0a2      	b.n	10005f2a <__aeabi_dsub+0x66e>
10005de4:	2b1f      	cmp	r3, #31
10005de6:	dd00      	ble.n	10005dea <__aeabi_dsub+0x52e>
10005de8:	e0d0      	b.n	10005f8c <__aeabi_dsub+0x6d0>
10005dea:	2120      	movs	r1, #32
10005dec:	1ac9      	subs	r1, r1, r3
10005dee:	1c2e      	adds	r6, r5, #0
10005df0:	4667      	mov	r7, ip
10005df2:	408f      	lsls	r7, r1
10005df4:	408d      	lsls	r5, r1
10005df6:	40de      	lsrs	r6, r3
10005df8:	433e      	orrs	r6, r7
10005dfa:	1c29      	adds	r1, r5, #0
10005dfc:	4667      	mov	r7, ip
10005dfe:	1e4d      	subs	r5, r1, #1
10005e00:	41a9      	sbcs	r1, r5
10005e02:	40df      	lsrs	r7, r3
10005e04:	1c35      	adds	r5, r6, #0
10005e06:	430d      	orrs	r5, r1
10005e08:	1c3e      	adds	r6, r7, #0
10005e0a:	4455      	add	r5, sl
10005e0c:	4555      	cmp	r5, sl
10005e0e:	419b      	sbcs	r3, r3
10005e10:	1830      	adds	r0, r6, r0
10005e12:	425e      	negs	r6, r3
10005e14:	1983      	adds	r3, r0, r6
10005e16:	1c17      	adds	r7, r2, #0
10005e18:	e63a      	b.n	10005a90 <__aeabi_dsub+0x1d4>
10005e1a:	4656      	mov	r6, sl
10005e1c:	4306      	orrs	r6, r0
10005e1e:	d054      	beq.n	10005eca <__aeabi_dsub+0x60e>
10005e20:	4657      	mov	r7, sl
10005e22:	1bea      	subs	r2, r5, r7
10005e24:	4663      	mov	r3, ip
10005e26:	4295      	cmp	r5, r2
10005e28:	41b6      	sbcs	r6, r6
10005e2a:	1a19      	subs	r1, r3, r0
10005e2c:	4273      	negs	r3, r6
10005e2e:	1acb      	subs	r3, r1, r3
10005e30:	021e      	lsls	r6, r3, #8
10005e32:	d400      	bmi.n	10005e36 <__aeabi_dsub+0x57a>
10005e34:	e0a2      	b.n	10005f7c <__aeabi_dsub+0x6c0>
10005e36:	1b7d      	subs	r5, r7, r5
10005e38:	4664      	mov	r4, ip
10005e3a:	45aa      	cmp	sl, r5
10005e3c:	41bf      	sbcs	r7, r7
10005e3e:	1b00      	subs	r0, r0, r4
10005e40:	427a      	negs	r2, r7
10005e42:	1a83      	subs	r3, r0, r2
10005e44:	464c      	mov	r4, r9
10005e46:	2101      	movs	r1, #1
10005e48:	2700      	movs	r7, #0
10005e4a:	e5c9      	b.n	100059e0 <__aeabi_dsub+0x124>
10005e4c:	4656      	mov	r6, sl
10005e4e:	4306      	orrs	r6, r0
10005e50:	d03f      	beq.n	10005ed2 <__aeabi_dsub+0x616>
10005e52:	4662      	mov	r2, ip
10005e54:	2180      	movs	r1, #128	; 0x80
10005e56:	0757      	lsls	r7, r2, #29
10005e58:	08ed      	lsrs	r5, r5, #3
10005e5a:	08d3      	lsrs	r3, r2, #3
10005e5c:	030a      	lsls	r2, r1, #12
10005e5e:	433d      	orrs	r5, r7
10005e60:	4213      	tst	r3, r2
10005e62:	d008      	beq.n	10005e76 <__aeabi_dsub+0x5ba>
10005e64:	08c6      	lsrs	r6, r0, #3
10005e66:	4216      	tst	r6, r2
10005e68:	d105      	bne.n	10005e76 <__aeabi_dsub+0x5ba>
10005e6a:	4655      	mov	r5, sl
10005e6c:	08ec      	lsrs	r4, r5, #3
10005e6e:	0745      	lsls	r5, r0, #29
10005e70:	4325      	orrs	r5, r4
10005e72:	1c33      	adds	r3, r6, #0
10005e74:	464c      	mov	r4, r9
10005e76:	0f68      	lsrs	r0, r5, #29
10005e78:	00db      	lsls	r3, r3, #3
10005e7a:	2680      	movs	r6, #128	; 0x80
10005e7c:	4303      	orrs	r3, r0
10005e7e:	00ed      	lsls	r5, r5, #3
10005e80:	0131      	lsls	r1, r6, #4
10005e82:	4f3b      	ldr	r7, [pc, #236]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005e84:	e5ac      	b.n	100059e0 <__aeabi_dsub+0x124>
10005e86:	493a      	ldr	r1, [pc, #232]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005e88:	428a      	cmp	r2, r1
10005e8a:	d000      	beq.n	10005e8e <__aeabi_dsub+0x5d2>
10005e8c:	e6e4      	b.n	10005c58 <__aeabi_dsub+0x39c>
10005e8e:	2680      	movs	r6, #128	; 0x80
10005e90:	1c03      	adds	r3, r0, #0
10005e92:	4655      	mov	r5, sl
10005e94:	464c      	mov	r4, r9
10005e96:	0131      	lsls	r1, r6, #4
10005e98:	1c17      	adds	r7, r2, #0
10005e9a:	e5a1      	b.n	100059e0 <__aeabi_dsub+0x124>
10005e9c:	2f00      	cmp	r7, #0
10005e9e:	d04c      	beq.n	10005f3a <__aeabi_dsub+0x67e>
10005ea0:	4653      	mov	r3, sl
10005ea2:	4303      	orrs	r3, r0
10005ea4:	d015      	beq.n	10005ed2 <__aeabi_dsub+0x616>
10005ea6:	4662      	mov	r2, ip
10005ea8:	2680      	movs	r6, #128	; 0x80
10005eaa:	08ed      	lsrs	r5, r5, #3
10005eac:	0751      	lsls	r1, r2, #29
10005eae:	08d3      	lsrs	r3, r2, #3
10005eb0:	0337      	lsls	r7, r6, #12
10005eb2:	430d      	orrs	r5, r1
10005eb4:	423b      	tst	r3, r7
10005eb6:	d0de      	beq.n	10005e76 <__aeabi_dsub+0x5ba>
10005eb8:	08c2      	lsrs	r2, r0, #3
10005eba:	423a      	tst	r2, r7
10005ebc:	d1db      	bne.n	10005e76 <__aeabi_dsub+0x5ba>
10005ebe:	4655      	mov	r5, sl
10005ec0:	08e9      	lsrs	r1, r5, #3
10005ec2:	0745      	lsls	r5, r0, #29
10005ec4:	1c13      	adds	r3, r2, #0
10005ec6:	430d      	orrs	r5, r1
10005ec8:	e7d5      	b.n	10005e76 <__aeabi_dsub+0x5ba>
10005eca:	4663      	mov	r3, ip
10005ecc:	2101      	movs	r1, #1
10005ece:	2700      	movs	r7, #0
10005ed0:	e586      	b.n	100059e0 <__aeabi_dsub+0x124>
10005ed2:	2780      	movs	r7, #128	; 0x80
10005ed4:	0139      	lsls	r1, r7, #4
10005ed6:	4663      	mov	r3, ip
10005ed8:	4f25      	ldr	r7, [pc, #148]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005eda:	e581      	b.n	100059e0 <__aeabi_dsub+0x124>
10005edc:	2200      	movs	r2, #0
10005ede:	e73a      	b.n	10005d56 <__aeabi_dsub+0x49a>
10005ee0:	1c3c      	adds	r4, r7, #0
10005ee2:	3c20      	subs	r4, #32
10005ee4:	4666      	mov	r6, ip
10005ee6:	40e6      	lsrs	r6, r4
10005ee8:	1c33      	adds	r3, r6, #0
10005eea:	2f20      	cmp	r7, #32
10005eec:	d05f      	beq.n	10005fae <__aeabi_dsub+0x6f2>
10005eee:	2440      	movs	r4, #64	; 0x40
10005ef0:	1be7      	subs	r7, r4, r7
10005ef2:	4666      	mov	r6, ip
10005ef4:	40be      	lsls	r6, r7
10005ef6:	1c31      	adds	r1, r6, #0
10005ef8:	430d      	orrs	r5, r1
10005efa:	1e69      	subs	r1, r5, #1
10005efc:	418d      	sbcs	r5, r1
10005efe:	431d      	orrs	r5, r3
10005f00:	2300      	movs	r3, #0
10005f02:	e6bc      	b.n	10005c7e <__aeabi_dsub+0x3c2>
10005f04:	3b01      	subs	r3, #1
10005f06:	2b00      	cmp	r3, #0
10005f08:	d122      	bne.n	10005f50 <__aeabi_dsub+0x694>
10005f0a:	4455      	add	r5, sl
10005f0c:	4555      	cmp	r5, sl
10005f0e:	41bf      	sbcs	r7, r7
10005f10:	427b      	negs	r3, r7
10005f12:	4460      	add	r0, ip
10005f14:	18c3      	adds	r3, r0, r3
10005f16:	1c17      	adds	r7, r2, #0
10005f18:	e5ba      	b.n	10005a90 <__aeabi_dsub+0x1d4>
10005f1a:	2180      	movs	r1, #128	; 0x80
10005f1c:	2204      	movs	r2, #4
10005f1e:	2400      	movs	r4, #0
10005f20:	0109      	lsls	r1, r1, #4
10005f22:	4b15      	ldr	r3, [pc, #84]	; (10005f78 <__aeabi_dsub+0x6bc>)
10005f24:	4256      	negs	r6, r2
10005f26:	4f12      	ldr	r7, [pc, #72]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005f28:	e573      	b.n	10005a12 <__aeabi_dsub+0x156>
10005f2a:	4663      	mov	r3, ip
10005f2c:	431d      	orrs	r5, r3
10005f2e:	2600      	movs	r6, #0
10005f30:	2d00      	cmp	r5, #0
10005f32:	d100      	bne.n	10005f36 <__aeabi_dsub+0x67a>
10005f34:	e769      	b.n	10005e0a <__aeabi_dsub+0x54e>
10005f36:	2501      	movs	r5, #1
10005f38:	e767      	b.n	10005e0a <__aeabi_dsub+0x54e>
10005f3a:	2280      	movs	r2, #128	; 0x80
10005f3c:	1c03      	adds	r3, r0, #0
10005f3e:	4655      	mov	r5, sl
10005f40:	0111      	lsls	r1, r2, #4
10005f42:	4f0b      	ldr	r7, [pc, #44]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005f44:	e54c      	b.n	100059e0 <__aeabi_dsub+0x124>
10005f46:	1c03      	adds	r3, r0, #0
10005f48:	4655      	mov	r5, sl
10005f4a:	2101      	movs	r1, #1
10005f4c:	2700      	movs	r7, #0
10005f4e:	e547      	b.n	100059e0 <__aeabi_dsub+0x124>
10005f50:	4907      	ldr	r1, [pc, #28]	; (10005f70 <__aeabi_dsub+0x6b4>)
10005f52:	428a      	cmp	r2, r1
10005f54:	d000      	beq.n	10005f58 <__aeabi_dsub+0x69c>
10005f56:	e742      	b.n	10005dde <__aeabi_dsub+0x522>
10005f58:	2180      	movs	r1, #128	; 0x80
10005f5a:	1c03      	adds	r3, r0, #0
10005f5c:	4655      	mov	r5, sl
10005f5e:	0109      	lsls	r1, r1, #4
10005f60:	1c17      	adds	r7, r2, #0
10005f62:	e53d      	b.n	100059e0 <__aeabi_dsub+0x124>
10005f64:	057f      	lsls	r7, r7, #21
10005f66:	0d7f      	lsrs	r7, r7, #21
10005f68:	2600      	movs	r6, #0
10005f6a:	2200      	movs	r2, #0
10005f6c:	e55e      	b.n	10005a2c <__aeabi_dsub+0x170>
10005f6e:	46c0      	nop			; (mov r8, r8)
10005f70:	000007ff 	.word	0x000007ff
10005f74:	ff7fffff 	.word	0xff7fffff
10005f78:	007fffff 	.word	0x007fffff
10005f7c:	1c1d      	adds	r5, r3, #0
10005f7e:	4315      	orrs	r5, r2
10005f80:	d100      	bne.n	10005f84 <__aeabi_dsub+0x6c8>
10005f82:	e689      	b.n	10005c98 <__aeabi_dsub+0x3dc>
10005f84:	1c15      	adds	r5, r2, #0
10005f86:	2101      	movs	r1, #1
10005f88:	2700      	movs	r7, #0
10005f8a:	e529      	b.n	100059e0 <__aeabi_dsub+0x124>
10005f8c:	1c1f      	adds	r7, r3, #0
10005f8e:	3f20      	subs	r7, #32
10005f90:	4661      	mov	r1, ip
10005f92:	40f9      	lsrs	r1, r7
10005f94:	2b20      	cmp	r3, #32
10005f96:	d010      	beq.n	10005fba <__aeabi_dsub+0x6fe>
10005f98:	2640      	movs	r6, #64	; 0x40
10005f9a:	1af3      	subs	r3, r6, r3
10005f9c:	4667      	mov	r7, ip
10005f9e:	409f      	lsls	r7, r3
10005fa0:	1c3b      	adds	r3, r7, #0
10005fa2:	431d      	orrs	r5, r3
10005fa4:	1e6b      	subs	r3, r5, #1
10005fa6:	419d      	sbcs	r5, r3
10005fa8:	430d      	orrs	r5, r1
10005faa:	2600      	movs	r6, #0
10005fac:	e72d      	b.n	10005e0a <__aeabi_dsub+0x54e>
10005fae:	2100      	movs	r1, #0
10005fb0:	e7a2      	b.n	10005ef8 <__aeabi_dsub+0x63c>
10005fb2:	1c3d      	adds	r5, r7, #0
10005fb4:	2101      	movs	r1, #1
10005fb6:	2700      	movs	r7, #0
10005fb8:	e512      	b.n	100059e0 <__aeabi_dsub+0x124>
10005fba:	2300      	movs	r3, #0
10005fbc:	e7f1      	b.n	10005fa2 <__aeabi_dsub+0x6e6>
10005fbe:	46c0      	nop			; (mov r8, r8)

10005fc0 <__aeabi_d2iz>:
10005fc0:	4a13      	ldr	r2, [pc, #76]	; (10006010 <__aeabi_d2iz+0x50>)
10005fc2:	030b      	lsls	r3, r1, #12
10005fc4:	b530      	push	{r4, r5, lr}
10005fc6:	1c05      	adds	r5, r0, #0
10005fc8:	0048      	lsls	r0, r1, #1
10005fca:	0b1c      	lsrs	r4, r3, #12
10005fcc:	0fc9      	lsrs	r1, r1, #31
10005fce:	0d43      	lsrs	r3, r0, #21
10005fd0:	2000      	movs	r0, #0
10005fd2:	4293      	cmp	r3, r2
10005fd4:	dd11      	ble.n	10005ffa <__aeabi_d2iz+0x3a>
10005fd6:	480f      	ldr	r0, [pc, #60]	; (10006014 <__aeabi_d2iz+0x54>)
10005fd8:	4283      	cmp	r3, r0
10005fda:	dc0f      	bgt.n	10005ffc <__aeabi_d2iz+0x3c>
10005fdc:	2280      	movs	r2, #128	; 0x80
10005fde:	0350      	lsls	r0, r2, #13
10005fe0:	4a0d      	ldr	r2, [pc, #52]	; (10006018 <__aeabi_d2iz+0x58>)
10005fe2:	4304      	orrs	r4, r0
10005fe4:	1ad0      	subs	r0, r2, r3
10005fe6:	281f      	cmp	r0, #31
10005fe8:	dd0b      	ble.n	10006002 <__aeabi_d2iz+0x42>
10005fea:	4d0c      	ldr	r5, [pc, #48]	; (1000601c <__aeabi_d2iz+0x5c>)
10005fec:	1aeb      	subs	r3, r5, r3
10005fee:	40dc      	lsrs	r4, r3
10005ff0:	1c22      	adds	r2, r4, #0
10005ff2:	4250      	negs	r0, r2
10005ff4:	2900      	cmp	r1, #0
10005ff6:	d100      	bne.n	10005ffa <__aeabi_d2iz+0x3a>
10005ff8:	1c10      	adds	r0, r2, #0
10005ffa:	bd30      	pop	{r4, r5, pc}
10005ffc:	4c08      	ldr	r4, [pc, #32]	; (10006020 <__aeabi_d2iz+0x60>)
10005ffe:	1908      	adds	r0, r1, r4
10006000:	e7fb      	b.n	10005ffa <__aeabi_d2iz+0x3a>
10006002:	40c5      	lsrs	r5, r0
10006004:	4807      	ldr	r0, [pc, #28]	; (10006024 <__aeabi_d2iz+0x64>)
10006006:	1c2a      	adds	r2, r5, #0
10006008:	181d      	adds	r5, r3, r0
1000600a:	40ac      	lsls	r4, r5
1000600c:	4322      	orrs	r2, r4
1000600e:	e7f0      	b.n	10005ff2 <__aeabi_d2iz+0x32>
10006010:	000003fe 	.word	0x000003fe
10006014:	0000041d 	.word	0x0000041d
10006018:	00000433 	.word	0x00000433
1000601c:	00000413 	.word	0x00000413
10006020:	7fffffff 	.word	0x7fffffff
10006024:	fffffbed 	.word	0xfffffbed

10006028 <__aeabi_f2d>:
10006028:	0041      	lsls	r1, r0, #1
1000602a:	b570      	push	{r4, r5, r6, lr}
1000602c:	0e0e      	lsrs	r6, r1, #24
1000602e:	1c73      	adds	r3, r6, #1
10006030:	0242      	lsls	r2, r0, #9
10006032:	0fc5      	lsrs	r5, r0, #31
10006034:	b2d8      	uxtb	r0, r3
10006036:	0a54      	lsrs	r4, r2, #9
10006038:	2801      	cmp	r0, #1
1000603a:	dd15      	ble.n	10006068 <__aeabi_f2d+0x40>
1000603c:	0763      	lsls	r3, r4, #29
1000603e:	24e0      	movs	r4, #224	; 0xe0
10006040:	00a0      	lsls	r0, r4, #2
10006042:	0b12      	lsrs	r2, r2, #12
10006044:	1834      	adds	r4, r6, r0
10006046:	2000      	movs	r0, #0
10006048:	2100      	movs	r1, #0
1000604a:	1c18      	adds	r0, r3, #0
1000604c:	0d0b      	lsrs	r3, r1, #20
1000604e:	051e      	lsls	r6, r3, #20
10006050:	4b1c      	ldr	r3, [pc, #112]	; (100060c4 <__aeabi_f2d+0x9c>)
10006052:	4332      	orrs	r2, r6
10006054:	0561      	lsls	r1, r4, #21
10006056:	084c      	lsrs	r4, r1, #1
10006058:	4013      	ands	r3, r2
1000605a:	4323      	orrs	r3, r4
1000605c:	005a      	lsls	r2, r3, #1
1000605e:	0856      	lsrs	r6, r2, #1
10006060:	07ed      	lsls	r5, r5, #31
10006062:	1c31      	adds	r1, r6, #0
10006064:	4329      	orrs	r1, r5
10006066:	bd70      	pop	{r4, r5, r6, pc}
10006068:	2e00      	cmp	r6, #0
1000606a:	d116      	bne.n	1000609a <__aeabi_f2d+0x72>
1000606c:	2c00      	cmp	r4, #0
1000606e:	d01e      	beq.n	100060ae <__aeabi_f2d+0x86>
10006070:	1c20      	adds	r0, r4, #0
10006072:	f000 f86b 	bl	1000614c <__clzsi2>
10006076:	280a      	cmp	r0, #10
10006078:	dc1d      	bgt.n	100060b6 <__aeabi_f2d+0x8e>
1000607a:	220b      	movs	r2, #11
1000607c:	1a11      	subs	r1, r2, r0
1000607e:	1c02      	adds	r2, r0, #0
10006080:	1c23      	adds	r3, r4, #0
10006082:	3215      	adds	r2, #21
10006084:	40cb      	lsrs	r3, r1
10006086:	4094      	lsls	r4, r2
10006088:	1c1e      	adds	r6, r3, #0
1000608a:	1c23      	adds	r3, r4, #0
1000608c:	0334      	lsls	r4, r6, #12
1000608e:	4e0e      	ldr	r6, [pc, #56]	; (100060c8 <__aeabi_f2d+0xa0>)
10006090:	0b22      	lsrs	r2, r4, #12
10006092:	1a30      	subs	r0, r6, r0
10006094:	0541      	lsls	r1, r0, #21
10006096:	0d4c      	lsrs	r4, r1, #21
10006098:	e7d5      	b.n	10006046 <__aeabi_f2d+0x1e>
1000609a:	2c00      	cmp	r4, #0
1000609c:	d003      	beq.n	100060a6 <__aeabi_f2d+0x7e>
1000609e:	0763      	lsls	r3, r4, #29
100060a0:	0b12      	lsrs	r2, r2, #12
100060a2:	4c0a      	ldr	r4, [pc, #40]	; (100060cc <__aeabi_f2d+0xa4>)
100060a4:	e7cf      	b.n	10006046 <__aeabi_f2d+0x1e>
100060a6:	4c09      	ldr	r4, [pc, #36]	; (100060cc <__aeabi_f2d+0xa4>)
100060a8:	2200      	movs	r2, #0
100060aa:	2300      	movs	r3, #0
100060ac:	e7cb      	b.n	10006046 <__aeabi_f2d+0x1e>
100060ae:	2400      	movs	r4, #0
100060b0:	2200      	movs	r2, #0
100060b2:	2300      	movs	r3, #0
100060b4:	e7c7      	b.n	10006046 <__aeabi_f2d+0x1e>
100060b6:	1c01      	adds	r1, r0, #0
100060b8:	390b      	subs	r1, #11
100060ba:	408c      	lsls	r4, r1
100060bc:	1c26      	adds	r6, r4, #0
100060be:	2300      	movs	r3, #0
100060c0:	e7e4      	b.n	1000608c <__aeabi_f2d+0x64>
100060c2:	46c0      	nop			; (mov r8, r8)
100060c4:	800fffff 	.word	0x800fffff
100060c8:	00000389 	.word	0x00000389
100060cc:	000007ff 	.word	0x000007ff

100060d0 <__aeabi_cdrcmple>:
100060d0:	4684      	mov	ip, r0
100060d2:	1c10      	adds	r0, r2, #0
100060d4:	4662      	mov	r2, ip
100060d6:	468c      	mov	ip, r1
100060d8:	1c19      	adds	r1, r3, #0
100060da:	4663      	mov	r3, ip
100060dc:	e000      	b.n	100060e0 <__aeabi_cdcmpeq>
100060de:	46c0      	nop			; (mov r8, r8)

100060e0 <__aeabi_cdcmpeq>:
100060e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100060e2:	f000 f903 	bl	100062ec <__ledf2>
100060e6:	2800      	cmp	r0, #0
100060e8:	d401      	bmi.n	100060ee <__aeabi_cdcmpeq+0xe>
100060ea:	2100      	movs	r1, #0
100060ec:	42c8      	cmn	r0, r1
100060ee:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

100060f0 <__aeabi_dcmpeq>:
100060f0:	b510      	push	{r4, lr}
100060f2:	f000 f849 	bl	10006188 <__eqdf2>
100060f6:	4240      	negs	r0, r0
100060f8:	3001      	adds	r0, #1
100060fa:	bd10      	pop	{r4, pc}

100060fc <__aeabi_dcmplt>:
100060fc:	b510      	push	{r4, lr}
100060fe:	f000 f8f5 	bl	100062ec <__ledf2>
10006102:	2800      	cmp	r0, #0
10006104:	db01      	blt.n	1000610a <__aeabi_dcmplt+0xe>
10006106:	2000      	movs	r0, #0
10006108:	bd10      	pop	{r4, pc}
1000610a:	2001      	movs	r0, #1
1000610c:	bd10      	pop	{r4, pc}
1000610e:	46c0      	nop			; (mov r8, r8)

10006110 <__aeabi_dcmple>:
10006110:	b510      	push	{r4, lr}
10006112:	f000 f8eb 	bl	100062ec <__ledf2>
10006116:	2800      	cmp	r0, #0
10006118:	dd01      	ble.n	1000611e <__aeabi_dcmple+0xe>
1000611a:	2000      	movs	r0, #0
1000611c:	bd10      	pop	{r4, pc}
1000611e:	2001      	movs	r0, #1
10006120:	bd10      	pop	{r4, pc}
10006122:	46c0      	nop			; (mov r8, r8)

10006124 <__aeabi_dcmpgt>:
10006124:	b510      	push	{r4, lr}
10006126:	f000 f86d 	bl	10006204 <__gedf2>
1000612a:	2800      	cmp	r0, #0
1000612c:	dc01      	bgt.n	10006132 <__aeabi_dcmpgt+0xe>
1000612e:	2000      	movs	r0, #0
10006130:	bd10      	pop	{r4, pc}
10006132:	2001      	movs	r0, #1
10006134:	bd10      	pop	{r4, pc}
10006136:	46c0      	nop			; (mov r8, r8)

10006138 <__aeabi_dcmpge>:
10006138:	b510      	push	{r4, lr}
1000613a:	f000 f863 	bl	10006204 <__gedf2>
1000613e:	2800      	cmp	r0, #0
10006140:	da01      	bge.n	10006146 <__aeabi_dcmpge+0xe>
10006142:	2000      	movs	r0, #0
10006144:	bd10      	pop	{r4, pc}
10006146:	2001      	movs	r0, #1
10006148:	bd10      	pop	{r4, pc}
1000614a:	46c0      	nop			; (mov r8, r8)

1000614c <__clzsi2>:
1000614c:	211c      	movs	r1, #28
1000614e:	2301      	movs	r3, #1
10006150:	041b      	lsls	r3, r3, #16
10006152:	4298      	cmp	r0, r3
10006154:	d301      	bcc.n	1000615a <__clzsi2+0xe>
10006156:	0c00      	lsrs	r0, r0, #16
10006158:	3910      	subs	r1, #16
1000615a:	0a1b      	lsrs	r3, r3, #8
1000615c:	4298      	cmp	r0, r3
1000615e:	d301      	bcc.n	10006164 <__clzsi2+0x18>
10006160:	0a00      	lsrs	r0, r0, #8
10006162:	3908      	subs	r1, #8
10006164:	091b      	lsrs	r3, r3, #4
10006166:	4298      	cmp	r0, r3
10006168:	d301      	bcc.n	1000616e <__clzsi2+0x22>
1000616a:	0900      	lsrs	r0, r0, #4
1000616c:	3904      	subs	r1, #4
1000616e:	a202      	add	r2, pc, #8	; (adr r2, 10006178 <__clzsi2+0x2c>)
10006170:	5c10      	ldrb	r0, [r2, r0]
10006172:	1840      	adds	r0, r0, r1
10006174:	4770      	bx	lr
10006176:	46c0      	nop			; (mov r8, r8)
10006178:	02020304 	.word	0x02020304
1000617c:	01010101 	.word	0x01010101
	...

10006188 <__eqdf2>:
10006188:	b5f0      	push	{r4, r5, r6, r7, lr}
1000618a:	4694      	mov	ip, r2
1000618c:	4647      	mov	r7, r8
1000618e:	031a      	lsls	r2, r3, #12
10006190:	1c06      	adds	r6, r0, #0
10006192:	0058      	lsls	r0, r3, #1
10006194:	b480      	push	{r7}
10006196:	0b17      	lsrs	r7, r2, #12
10006198:	0d42      	lsrs	r2, r0, #21
1000619a:	4819      	ldr	r0, [pc, #100]	; (10006200 <__eqdf2+0x78>)
1000619c:	030d      	lsls	r5, r1, #12
1000619e:	004c      	lsls	r4, r1, #1
100061a0:	0fdb      	lsrs	r3, r3, #31
100061a2:	0b2d      	lsrs	r5, r5, #12
100061a4:	0d64      	lsrs	r4, r4, #21
100061a6:	0fc9      	lsrs	r1, r1, #31
100061a8:	4698      	mov	r8, r3
100061aa:	4284      	cmp	r4, r0
100061ac:	d008      	beq.n	100061c0 <__eqdf2+0x38>
100061ae:	4814      	ldr	r0, [pc, #80]	; (10006200 <__eqdf2+0x78>)
100061b0:	4282      	cmp	r2, r0
100061b2:	d00d      	beq.n	100061d0 <__eqdf2+0x48>
100061b4:	2001      	movs	r0, #1
100061b6:	4294      	cmp	r4, r2
100061b8:	d012      	beq.n	100061e0 <__eqdf2+0x58>
100061ba:	bc04      	pop	{r2}
100061bc:	4690      	mov	r8, r2
100061be:	bdf0      	pop	{r4, r5, r6, r7, pc}
100061c0:	1c2b      	adds	r3, r5, #0
100061c2:	4333      	orrs	r3, r6
100061c4:	2001      	movs	r0, #1
100061c6:	2b00      	cmp	r3, #0
100061c8:	d1f7      	bne.n	100061ba <__eqdf2+0x32>
100061ca:	480d      	ldr	r0, [pc, #52]	; (10006200 <__eqdf2+0x78>)
100061cc:	4282      	cmp	r2, r0
100061ce:	d1f1      	bne.n	100061b4 <__eqdf2+0x2c>
100061d0:	4663      	mov	r3, ip
100061d2:	433b      	orrs	r3, r7
100061d4:	2001      	movs	r0, #1
100061d6:	2b00      	cmp	r3, #0
100061d8:	d1ef      	bne.n	100061ba <__eqdf2+0x32>
100061da:	2001      	movs	r0, #1
100061dc:	4294      	cmp	r4, r2
100061de:	d1ec      	bne.n	100061ba <__eqdf2+0x32>
100061e0:	42bd      	cmp	r5, r7
100061e2:	d1ea      	bne.n	100061ba <__eqdf2+0x32>
100061e4:	4566      	cmp	r6, ip
100061e6:	d1e8      	bne.n	100061ba <__eqdf2+0x32>
100061e8:	4541      	cmp	r1, r8
100061ea:	d006      	beq.n	100061fa <__eqdf2+0x72>
100061ec:	2c00      	cmp	r4, #0
100061ee:	d1e4      	bne.n	100061ba <__eqdf2+0x32>
100061f0:	1c28      	adds	r0, r5, #0
100061f2:	4330      	orrs	r0, r6
100061f4:	1e45      	subs	r5, r0, #1
100061f6:	41a8      	sbcs	r0, r5
100061f8:	e7df      	b.n	100061ba <__eqdf2+0x32>
100061fa:	2000      	movs	r0, #0
100061fc:	e7dd      	b.n	100061ba <__eqdf2+0x32>
100061fe:	46c0      	nop			; (mov r8, r8)
10006200:	000007ff 	.word	0x000007ff

10006204 <__gedf2>:
10006204:	b5f0      	push	{r4, r5, r6, r7, lr}
10006206:	4657      	mov	r7, sl
10006208:	464e      	mov	r6, r9
1000620a:	4645      	mov	r5, r8
1000620c:	b4e0      	push	{r5, r6, r7}
1000620e:	1c04      	adds	r4, r0, #0
10006210:	004e      	lsls	r6, r1, #1
10006212:	0308      	lsls	r0, r1, #12
10006214:	0fc9      	lsrs	r1, r1, #31
10006216:	468a      	mov	sl, r1
10006218:	1c17      	adds	r7, r2, #0
1000621a:	0059      	lsls	r1, r3, #1
1000621c:	031a      	lsls	r2, r3, #12
1000621e:	0b05      	lsrs	r5, r0, #12
10006220:	0d70      	lsrs	r0, r6, #21
10006222:	0b16      	lsrs	r6, r2, #12
10006224:	0d4a      	lsrs	r2, r1, #21
10006226:	4930      	ldr	r1, [pc, #192]	; (100062e8 <__gedf2+0xe4>)
10006228:	0fdb      	lsrs	r3, r3, #31
1000622a:	469c      	mov	ip, r3
1000622c:	4288      	cmp	r0, r1
1000622e:	d032      	beq.n	10006296 <__gedf2+0x92>
10006230:	492d      	ldr	r1, [pc, #180]	; (100062e8 <__gedf2+0xe4>)
10006232:	428a      	cmp	r2, r1
10006234:	d035      	beq.n	100062a2 <__gedf2+0x9e>
10006236:	2800      	cmp	r0, #0
10006238:	d10f      	bne.n	1000625a <__gedf2+0x56>
1000623a:	1c29      	adds	r1, r5, #0
1000623c:	4321      	orrs	r1, r4
1000623e:	424b      	negs	r3, r1
10006240:	414b      	adcs	r3, r1
10006242:	4698      	mov	r8, r3
10006244:	2a00      	cmp	r2, #0
10006246:	d00b      	beq.n	10006260 <__gedf2+0x5c>
10006248:	2b00      	cmp	r3, #0
1000624a:	d11a      	bne.n	10006282 <__gedf2+0x7e>
1000624c:	45e2      	cmp	sl, ip
1000624e:	d02c      	beq.n	100062aa <__gedf2+0xa6>
10006250:	4655      	mov	r5, sl
10006252:	2d00      	cmp	r5, #0
10006254:	d118      	bne.n	10006288 <__gedf2+0x84>
10006256:	2001      	movs	r0, #1
10006258:	e018      	b.n	1000628c <__gedf2+0x88>
1000625a:	2a00      	cmp	r2, #0
1000625c:	d1f6      	bne.n	1000624c <__gedf2+0x48>
1000625e:	4690      	mov	r8, r2
10006260:	1c31      	adds	r1, r6, #0
10006262:	4339      	orrs	r1, r7
10006264:	424b      	negs	r3, r1
10006266:	414b      	adcs	r3, r1
10006268:	4641      	mov	r1, r8
1000626a:	2900      	cmp	r1, #0
1000626c:	d106      	bne.n	1000627c <__gedf2+0x78>
1000626e:	2b00      	cmp	r3, #0
10006270:	d0ec      	beq.n	1000624c <__gedf2+0x48>
10006272:	4656      	mov	r6, sl
10006274:	2001      	movs	r0, #1
10006276:	2e00      	cmp	r6, #0
10006278:	d008      	beq.n	1000628c <__gedf2+0x88>
1000627a:	e005      	b.n	10006288 <__gedf2+0x84>
1000627c:	2000      	movs	r0, #0
1000627e:	2b00      	cmp	r3, #0
10006280:	d104      	bne.n	1000628c <__gedf2+0x88>
10006282:	4667      	mov	r7, ip
10006284:	2f00      	cmp	r7, #0
10006286:	d1e6      	bne.n	10006256 <__gedf2+0x52>
10006288:	2301      	movs	r3, #1
1000628a:	4258      	negs	r0, r3
1000628c:	bc1c      	pop	{r2, r3, r4}
1000628e:	4690      	mov	r8, r2
10006290:	4699      	mov	r9, r3
10006292:	46a2      	mov	sl, r4
10006294:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006296:	1c2b      	adds	r3, r5, #0
10006298:	4323      	orrs	r3, r4
1000629a:	d0c9      	beq.n	10006230 <__gedf2+0x2c>
1000629c:	2102      	movs	r1, #2
1000629e:	4248      	negs	r0, r1
100062a0:	e7f4      	b.n	1000628c <__gedf2+0x88>
100062a2:	1c33      	adds	r3, r6, #0
100062a4:	433b      	orrs	r3, r7
100062a6:	d0c6      	beq.n	10006236 <__gedf2+0x32>
100062a8:	e7f8      	b.n	1000629c <__gedf2+0x98>
100062aa:	4290      	cmp	r0, r2
100062ac:	dc05      	bgt.n	100062ba <__gedf2+0xb6>
100062ae:	da09      	bge.n	100062c4 <__gedf2+0xc0>
100062b0:	4652      	mov	r2, sl
100062b2:	2a00      	cmp	r2, #0
100062b4:	d0e8      	beq.n	10006288 <__gedf2+0x84>
100062b6:	2001      	movs	r0, #1
100062b8:	e7e8      	b.n	1000628c <__gedf2+0x88>
100062ba:	4654      	mov	r4, sl
100062bc:	2c00      	cmp	r4, #0
100062be:	d1e3      	bne.n	10006288 <__gedf2+0x84>
100062c0:	2001      	movs	r0, #1
100062c2:	e7e3      	b.n	1000628c <__gedf2+0x88>
100062c4:	42b5      	cmp	r5, r6
100062c6:	d8c3      	bhi.n	10006250 <__gedf2+0x4c>
100062c8:	d007      	beq.n	100062da <__gedf2+0xd6>
100062ca:	2000      	movs	r0, #0
100062cc:	42b5      	cmp	r5, r6
100062ce:	d2dd      	bcs.n	1000628c <__gedf2+0x88>
100062d0:	4650      	mov	r0, sl
100062d2:	2800      	cmp	r0, #0
100062d4:	d0d8      	beq.n	10006288 <__gedf2+0x84>
100062d6:	2001      	movs	r0, #1
100062d8:	e7d8      	b.n	1000628c <__gedf2+0x88>
100062da:	42bc      	cmp	r4, r7
100062dc:	d8b8      	bhi.n	10006250 <__gedf2+0x4c>
100062de:	2000      	movs	r0, #0
100062e0:	42bc      	cmp	r4, r7
100062e2:	d3f5      	bcc.n	100062d0 <__gedf2+0xcc>
100062e4:	e7d2      	b.n	1000628c <__gedf2+0x88>
100062e6:	46c0      	nop			; (mov r8, r8)
100062e8:	000007ff 	.word	0x000007ff

100062ec <__ledf2>:
100062ec:	b5f0      	push	{r4, r5, r6, r7, lr}
100062ee:	4644      	mov	r4, r8
100062f0:	465f      	mov	r7, fp
100062f2:	4656      	mov	r6, sl
100062f4:	464d      	mov	r5, r9
100062f6:	b4f0      	push	{r4, r5, r6, r7}
100062f8:	4694      	mov	ip, r2
100062fa:	1c06      	adds	r6, r0, #0
100062fc:	031a      	lsls	r2, r3, #12
100062fe:	0058      	lsls	r0, r3, #1
10006300:	0b17      	lsrs	r7, r2, #12
10006302:	0d42      	lsrs	r2, r0, #21
10006304:	482e      	ldr	r0, [pc, #184]	; (100063c0 <__ledf2+0xd4>)
10006306:	030d      	lsls	r5, r1, #12
10006308:	004c      	lsls	r4, r1, #1
1000630a:	0fdb      	lsrs	r3, r3, #31
1000630c:	0b2d      	lsrs	r5, r5, #12
1000630e:	0d64      	lsrs	r4, r4, #21
10006310:	0fc9      	lsrs	r1, r1, #31
10006312:	4698      	mov	r8, r3
10006314:	4284      	cmp	r4, r0
10006316:	d033      	beq.n	10006380 <__ledf2+0x94>
10006318:	4829      	ldr	r0, [pc, #164]	; (100063c0 <__ledf2+0xd4>)
1000631a:	4282      	cmp	r2, r0
1000631c:	d036      	beq.n	1000638c <__ledf2+0xa0>
1000631e:	2c00      	cmp	r4, #0
10006320:	d019      	beq.n	10006356 <__ledf2+0x6a>
10006322:	2a00      	cmp	r2, #0
10006324:	d120      	bne.n	10006368 <__ledf2+0x7c>
10006326:	4693      	mov	fp, r2
10006328:	4663      	mov	r3, ip
1000632a:	433b      	orrs	r3, r7
1000632c:	4258      	negs	r0, r3
1000632e:	4158      	adcs	r0, r3
10006330:	465b      	mov	r3, fp
10006332:	4682      	mov	sl, r0
10006334:	2b00      	cmp	r3, #0
10006336:	d01d      	beq.n	10006374 <__ledf2+0x88>
10006338:	4651      	mov	r1, sl
1000633a:	2000      	movs	r0, #0
1000633c:	2900      	cmp	r1, #0
1000633e:	d104      	bne.n	1000634a <__ledf2+0x5e>
10006340:	4642      	mov	r2, r8
10006342:	2a00      	cmp	r2, #0
10006344:	d114      	bne.n	10006370 <__ledf2+0x84>
10006346:	2401      	movs	r4, #1
10006348:	4260      	negs	r0, r4
1000634a:	bc3c      	pop	{r2, r3, r4, r5}
1000634c:	4690      	mov	r8, r2
1000634e:	4699      	mov	r9, r3
10006350:	46a2      	mov	sl, r4
10006352:	46ab      	mov	fp, r5
10006354:	bdf0      	pop	{r4, r5, r6, r7, pc}
10006356:	1c2b      	adds	r3, r5, #0
10006358:	4333      	orrs	r3, r6
1000635a:	4258      	negs	r0, r3
1000635c:	4143      	adcs	r3, r0
1000635e:	469b      	mov	fp, r3
10006360:	2a00      	cmp	r2, #0
10006362:	d0e1      	beq.n	10006328 <__ledf2+0x3c>
10006364:	2b00      	cmp	r3, #0
10006366:	d1eb      	bne.n	10006340 <__ledf2+0x54>
10006368:	4541      	cmp	r1, r8
1000636a:	d015      	beq.n	10006398 <__ledf2+0xac>
1000636c:	2900      	cmp	r1, #0
1000636e:	d1ea      	bne.n	10006346 <__ledf2+0x5a>
10006370:	2001      	movs	r0, #1
10006372:	e7ea      	b.n	1000634a <__ledf2+0x5e>
10006374:	2800      	cmp	r0, #0
10006376:	d0f7      	beq.n	10006368 <__ledf2+0x7c>
10006378:	2001      	movs	r0, #1
1000637a:	2900      	cmp	r1, #0
1000637c:	d0e5      	beq.n	1000634a <__ledf2+0x5e>
1000637e:	e7e2      	b.n	10006346 <__ledf2+0x5a>
10006380:	1c2b      	adds	r3, r5, #0
10006382:	4333      	orrs	r3, r6
10006384:	2002      	movs	r0, #2
10006386:	2b00      	cmp	r3, #0
10006388:	d1df      	bne.n	1000634a <__ledf2+0x5e>
1000638a:	e7c5      	b.n	10006318 <__ledf2+0x2c>
1000638c:	4663      	mov	r3, ip
1000638e:	433b      	orrs	r3, r7
10006390:	2002      	movs	r0, #2
10006392:	2b00      	cmp	r3, #0
10006394:	d1d9      	bne.n	1000634a <__ledf2+0x5e>
10006396:	e7c2      	b.n	1000631e <__ledf2+0x32>
10006398:	4294      	cmp	r4, r2
1000639a:	dce7      	bgt.n	1000636c <__ledf2+0x80>
1000639c:	db05      	blt.n	100063aa <__ledf2+0xbe>
1000639e:	42bd      	cmp	r5, r7
100063a0:	d8e4      	bhi.n	1000636c <__ledf2+0x80>
100063a2:	d006      	beq.n	100063b2 <__ledf2+0xc6>
100063a4:	2000      	movs	r0, #0
100063a6:	42bd      	cmp	r5, r7
100063a8:	d2cf      	bcs.n	1000634a <__ledf2+0x5e>
100063aa:	2900      	cmp	r1, #0
100063ac:	d0cb      	beq.n	10006346 <__ledf2+0x5a>
100063ae:	2001      	movs	r0, #1
100063b0:	e7cb      	b.n	1000634a <__ledf2+0x5e>
100063b2:	4566      	cmp	r6, ip
100063b4:	d8da      	bhi.n	1000636c <__ledf2+0x80>
100063b6:	2000      	movs	r0, #0
100063b8:	4566      	cmp	r6, ip
100063ba:	d3f6      	bcc.n	100063aa <__ledf2+0xbe>
100063bc:	e7c5      	b.n	1000634a <__ledf2+0x5e>
100063be:	46c0      	nop			; (mov r8, r8)
100063c0:	000007ff 	.word	0x000007ff

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <BCCU0_0_Veneer+0x4>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <BCCU0_0_Veneer+0x8>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <BCCU0_0_Veneer+0xc>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <BCCU0_0_Veneer+0x10>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <BCCU0_0_Veneer+0x14>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <BCCU0_0_Veneer+0x18>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <BCCU0_0_Veneer+0x1c>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <BCCU0_0_Veneer+0x20>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <BCCU0_0_Veneer+0x24>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <BCCU0_0_Veneer+0x28>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <BCCU0_0_Veneer+0x2c>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0

2000005c <MATH_Veneer>:
/* ======================================================================== */
.globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <BCCU0_0_Veneer+0x30>)
    MOV PC,R0
2000005e:	4687      	mov	pc, r0
20000060:	00000000 	.word	0x00000000

20000064 <USIC0_0_Veneer>:
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4822      	ldr	r0, [pc, #136]	; (200000f0 <BCCU0_0_Veneer+0x34>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4822      	ldr	r0, [pc, #136]	; (200000f4 <BCCU0_0_Veneer+0x38>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4822      	ldr	r0, [pc, #136]	; (200000f8 <BCCU0_0_Veneer+0x3c>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4822      	ldr	r0, [pc, #136]	; (200000fc <BCCU0_0_Veneer+0x40>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4822      	ldr	r0, [pc, #136]	; (20000100 <BCCU0_0_Veneer+0x44>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4822      	ldr	r0, [pc, #136]	; (20000104 <BCCU0_0_Veneer+0x48>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4822      	ldr	r0, [pc, #136]	; (20000108 <BCCU0_0_Veneer+0x4c>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4822      	ldr	r0, [pc, #136]	; (2000010c <BCCU0_0_Veneer+0x50>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0

20000084 <VADC0_G0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000084:	4822      	ldr	r0, [pc, #136]	; (20000110 <BCCU0_0_Veneer+0x54>)
    MOV PC,R0
20000086:	4687      	mov	pc, r0

20000088 <VADC0_G0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000088:	4822      	ldr	r0, [pc, #136]	; (20000114 <BCCU0_0_Veneer+0x58>)
    MOV PC,R0
2000008a:	4687      	mov	pc, r0

2000008c <VADC0_G1_0_Veneer>:
/* ======================================================================== */
.globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
2000008c:	4822      	ldr	r0, [pc, #136]	; (20000118 <BCCU0_0_Veneer+0x5c>)
    MOV PC,R0
2000008e:	4687      	mov	pc, r0

20000090 <VADC0_G1_1_Veneer>:
/* ======================================================================== */
.globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
20000090:	4822      	ldr	r0, [pc, #136]	; (2000011c <BCCU0_0_Veneer+0x60>)
    MOV PC,R0
20000092:	4687      	mov	pc, r0

20000094 <CCU40_0_Veneer>:
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	4822      	ldr	r0, [pc, #136]	; (20000120 <BCCU0_0_Veneer+0x64>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	4822      	ldr	r0, [pc, #136]	; (20000124 <BCCU0_0_Veneer+0x68>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	4822      	ldr	r0, [pc, #136]	; (20000128 <BCCU0_0_Veneer+0x6c>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	4822      	ldr	r0, [pc, #136]	; (2000012c <BCCU0_0_Veneer+0x70>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0

200000a4 <CCU80_0_Veneer>:
/* ======================================================================== */
.globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
200000a4:	4822      	ldr	r0, [pc, #136]	; (20000130 <BCCU0_0_Veneer+0x74>)
    MOV PC,R0
200000a6:	4687      	mov	pc, r0

200000a8 <CCU80_1_Veneer>:
/* ======================================================================== */
.globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
200000a8:	4822      	ldr	r0, [pc, #136]	; (20000134 <BCCU0_0_Veneer+0x78>)
    MOV PC,R0
200000aa:	4687      	mov	pc, r0

200000ac <POSIF0_0_Veneer>:
/* ======================================================================== */
.globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
200000ac:	4822      	ldr	r0, [pc, #136]	; (20000138 <BCCU0_0_Veneer+0x7c>)
    MOV PC,R0
200000ae:	4687      	mov	pc, r0

200000b0 <POSIF0_1_Veneer>:
/* ======================================================================== */
.globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
200000b0:	4822      	ldr	r0, [pc, #136]	; (2000013c <BCCU0_0_Veneer+0x80>)
    MOV PC,R0
200000b2:	4687      	mov	pc, r0
	...

200000bc <BCCU0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
200000bc:	4820      	ldr	r0, [pc, #128]	; (20000140 <BCCU0_0_Veneer+0x84>)
    MOV PC,R0
200000be:	4687      	mov	pc, r0

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	100010d7 	.word	0x100010d7
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	100010d9 	.word	0x100010d9
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	100010db 	.word	0x100010db
    MOV PC,R0
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	100010dd 	.word	0x100010dd
    MOV PC,R0
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	100010df 	.word	0x100010df
    MOV PC,R0
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	100010e1 	.word	0x100010e1
    MOV PC,R0
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	100010e3 	.word	0x100010e3
    MOV PC,R0
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	100010e5 	.word	0x100010e5
    MOV PC,R0
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	100010e7 	.word	0x100010e7
    MOV PC,R0
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	100010e9 	.word	0x100010e9
    MOV PC,R0
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	100010eb 	.word	0x100010eb
    MOV PC,R0
/* ======================================================================== */
.globl MATH_Veneer 
MATH_Veneer:
    LDR R0, =MATH0_0_IRQHandler
200000ec:	100010ed 	.word	0x100010ed
    MOV PC,R0
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000f0:	1000110b 	.word	0x1000110b
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f4:	1000110d 	.word	0x1000110d
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f8:	1000110f 	.word	0x1000110f
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000fc:	10001111 	.word	0x10001111
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000100:	10001113 	.word	0x10001113
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000104:	10001115 	.word	0x10001115
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000108:	100010ef 	.word	0x100010ef
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
2000010c:	100010f1 	.word	0x100010f1
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G0_0_Veneer
VADC0_G0_0_Veneer:
    LDR R0, =VADC0_G0_0_IRQHandler
20000110:	100010f3 	.word	0x100010f3
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G0_1_Veneer
VADC0_G0_1_Veneer:
    LDR R0, =VADC0_G0_1_IRQHandler
20000114:	100014ed 	.word	0x100014ed
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G1_0_Veneer
VADC0_G1_0_Veneer:
    LDR R0, =VADC0_G1_0_IRQHandler
20000118:	100010f7 	.word	0x100010f7
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_G1_1_Veneer
VADC0_G1_1_Veneer:
    LDR R0, =VADC0_G1_1_IRQHandler
2000011c:	10001599 	.word	0x10001599
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000120:	10001951 	.word	0x10001951
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000124:	10002011 	.word	0x10002011
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000128:	100010ff 	.word	0x100010ff
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
2000012c:	10001101 	.word	0x10001101
    MOV PC,R0
/* ======================================================================== */
.globl CCU80_0_Veneer
CCU80_0_Veneer:
    LDR R0, =CCU80_0_IRQHandler
20000130:	10001103 	.word	0x10001103
    MOV PC,R0
/* ======================================================================== */
.globl CCU80_1_Veneer
CCU80_1_Veneer:
    LDR R0, =CCU80_1_IRQHandler
20000134:	10001105 	.word	0x10001105
    MOV PC,R0
/* ======================================================================== */
.globl POSIF0_0_Veneer
POSIF0_0_Veneer:
    LDR R0, =POSIF0_0_IRQHandler
20000138:	10001107 	.word	0x10001107
    MOV PC,R0
/* ======================================================================== */
.globl POSIF0_1_Veneer
POSIF0_1_Veneer:
    LDR R0, =POSIF0_1_IRQHandler
2000013c:	10001109 	.word	0x10001109
    .long 0
    .long 0
/* ======================================================================== */
    .globl BCCU0_0_Veneer
BCCU0_0_Veneer:
    LDR R0, =BCCU0_0_IRQHandler
20000140:	10001117 	.word	0x10001117
