# JK Flip-Flop

This is a behavioral **Verilog** code for JK Flip-Flop

## Concept

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/JK_FLIP_FLOP/jk_flipflop.jpg?raw=true)



| clk | reset | J | K |    Q( t )   |   Q( t )'   |
|:---:|:-----:|:-:|:-:|:-----------:|:-----------:|
|  1  |   1   | x | x |      0      |      1      |
|  1  |   0   | 0 | 0 |  Q( t - 1 ) | Q( t - 1 )' |
|  1  |   0   | 0 | 1 |      0      |      1      |
|  1  |   0   | 1 | 0 |      1      |      0      |
|  1  |   0   | 1 | 1 | Q( t - 1 )' |  Q( t - 1 ) |



## Results

>Simulation

![](https://github.com/TheSuryaTeja/RTL-Design/blob/master/Flip-Flops/JK_FLIP_FLOP/simulation.PNG?raw=true)

## Author
* Surya Teja 
* Mail - **heysuryateja@gmail.com**
* Connect on [Linkedin](https://www.linkedin.com/in/suryateja2000/)
