// Seed: 3508409135
module module_0;
  wire id_2, id_3;
  wire id_4;
  module_2(
      id_4, id_3, id_3, id_2, id_4, id_3, id_4, id_4
  );
  tri1 id_5, id_6;
  wire id_7;
  wire id_8;
  always id_5 = 1;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  id_2 :
  assert property (@(1'h0) id_2) id_1 = id_2;
  module_0();
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  wire id_5, id_6, id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
