# ğŸ§® Exams/2012 q1g â€“ K-Map Logic Function Simplification

## ğŸ“˜ Problem Statement

You are provided with a Karnaugh map that defines a function `f`. Your task is to implement the simplified logic expression corresponding to this K-map.

ğŸ—ºï¸ View the Karnaugh Map:  
![K-map](https://hdlbits.01xz.net/mw/thumb.php?f=Exams_2012q1g.png&width=195)

> ğŸ“ *Note*: Pay close attention to the **ordering of bits** in the 4-bit input vector `x[4:1]`, as the K-map arrangement is sensitive to correct bit placement.

---

## âœ… Inputs and Outputs

- **Inputs**:  
  `x[4:1]`: 4-bit input vector (MSB = x[4], LSB = x[1])

- **Output**:  
  `f`: Output logic value based on the K-map logic

---

## ğŸ¯ Goal

- Analyze the given K-map
- Derive **simplified SOP and/or POS expressions**
- Implement the simplified logic using Verilog

---

## ğŸ–¥ï¸ Module Declaration

```verilog
module top_module (
    input [4:1] x,
    output f
);
```

---

## ğŸ§© Concepts Reinforced

- Karnaugh map analysis
- SOP and POS logic expression synthesis
- Handling non-standard input bit ordering in logic design

---

## ğŸ‘¨â€ğŸ’» Maintained By

**Naveen Kumar B**
