

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_4'
================================================================
* Date:           Tue Jul  7 16:23:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  56476|  56476|  56476|  56476|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  56471|  56471|        26|          2|          1|  28224|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 2, D = 26, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	29  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	3  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accPopCount_V = alloca i16"   --->   Operation 30 'alloca' 'accPopCount_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1 = alloca i16"   --->   Operation 31 'alloca' 'accPopCount_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2 = alloca i16"   --->   Operation 32 'alloca' 'accPopCount_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3 = alloca i16"   --->   Operation 33 'alloca' 'accPopCount_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accPopCount_V_0_4 = alloca i16"   --->   Operation 34 'alloca' 'accPopCount_V_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accPopCount_V_0_5 = alloca i16"   --->   Operation 35 'alloca' 'accPopCount_V_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accPopCount_V_0_6 = alloca i16"   --->   Operation 36 'alloca' 'accPopCount_V_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accPopCount_V_0_7 = alloca i16"   --->   Operation 37 'alloca' 'accPopCount_V_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%accPopCount_V_0_8 = alloca i16"   --->   Operation 38 'alloca' 'accPopCount_V_0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%accPopCount_V_0_9 = alloca i16"   --->   Operation 39 'alloca' 'accPopCount_V_0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%accPopCount_V_0_10 = alloca i16"   --->   Operation 40 'alloca' 'accPopCount_V_0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%accPopCount_V_0_11 = alloca i16"   --->   Operation 41 'alloca' 'accPopCount_V_0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%accPopCount_V_0_12 = alloca i16"   --->   Operation 42 'alloca' 'accPopCount_V_0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%accPopCount_V_0_13 = alloca i16"   --->   Operation 43 'alloca' 'accPopCount_V_0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%accPopCount_V_0_14 = alloca i16"   --->   Operation 44 'alloca' 'accPopCount_V_0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%accPopCount_V_0_15 = alloca i16"   --->   Operation 45 'alloca' 'accPopCount_V_0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%accPopCount_V_0_16 = alloca i16"   --->   Operation 46 'alloca' 'accPopCount_V_0_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%accPopCount_V_0_17 = alloca i16"   --->   Operation 47 'alloca' 'accPopCount_V_0_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%accPopCount_V_0_18 = alloca i16"   --->   Operation 48 'alloca' 'accPopCount_V_0_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%accPopCount_V_0_19 = alloca i16"   --->   Operation 49 'alloca' 'accPopCount_V_0_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%accPopCount_V_0_20 = alloca i16"   --->   Operation 50 'alloca' 'accPopCount_V_0_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%accPopCount_V_0_21 = alloca i16"   --->   Operation 51 'alloca' 'accPopCount_V_0_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%accPopCount_V_0_22 = alloca i16"   --->   Operation 52 'alloca' 'accPopCount_V_0_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%accPopCount_V_0_23 = alloca i16"   --->   Operation 53 'alloca' 'accPopCount_V_0_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%accPopCount_V_0_24 = alloca i16"   --->   Operation 54 'alloca' 'accPopCount_V_0_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%accPopCount_V_0_25 = alloca i16"   --->   Operation 55 'alloca' 'accPopCount_V_0_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%accPopCount_V_0_26 = alloca i16"   --->   Operation 56 'alloca' 'accPopCount_V_0_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%accPopCount_V_0_27 = alloca i16"   --->   Operation 57 'alloca' 'accPopCount_V_0_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%accPopCount_V_0_28 = alloca i16"   --->   Operation 58 'alloca' 'accPopCount_V_0_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%accPopCount_V_0_29 = alloca i16"   --->   Operation 59 'alloca' 'accPopCount_V_0_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%accPopCount_V_0_30 = alloca i16"   --->   Operation 60 'alloca' 'accPopCount_V_0_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%accPopCount_V_0_s = alloca i16"   --->   Operation 61 'alloca' 'accPopCount_V_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%accPopCount_V_1 = alloca i16"   --->   Operation 62 'alloca' 'accPopCount_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1 = alloca i16"   --->   Operation 63 'alloca' 'accPopCount_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2 = alloca i16"   --->   Operation 64 'alloca' 'accPopCount_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3 = alloca i16"   --->   Operation 65 'alloca' 'accPopCount_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4 = alloca i16"   --->   Operation 66 'alloca' 'accPopCount_V_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5 = alloca i16"   --->   Operation 67 'alloca' 'accPopCount_V_1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6 = alloca i16"   --->   Operation 68 'alloca' 'accPopCount_V_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7 = alloca i16"   --->   Operation 69 'alloca' 'accPopCount_V_1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8 = alloca i16"   --->   Operation 70 'alloca' 'accPopCount_V_1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9 = alloca i16"   --->   Operation 71 'alloca' 'accPopCount_V_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10 = alloca i16"   --->   Operation 72 'alloca' 'accPopCount_V_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11 = alloca i16"   --->   Operation 73 'alloca' 'accPopCount_V_1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12 = alloca i16"   --->   Operation 74 'alloca' 'accPopCount_V_1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13 = alloca i16"   --->   Operation 75 'alloca' 'accPopCount_V_1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14 = alloca i16"   --->   Operation 76 'alloca' 'accPopCount_V_1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%accPopCount_V_1_15 = alloca i16"   --->   Operation 77 'alloca' 'accPopCount_V_1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%accPopCount_V_1_16 = alloca i16"   --->   Operation 78 'alloca' 'accPopCount_V_1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%accPopCount_V_1_17 = alloca i16"   --->   Operation 79 'alloca' 'accPopCount_V_1_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%accPopCount_V_1_18 = alloca i16"   --->   Operation 80 'alloca' 'accPopCount_V_1_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%accPopCount_V_1_19 = alloca i16"   --->   Operation 81 'alloca' 'accPopCount_V_1_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%accPopCount_V_1_20 = alloca i16"   --->   Operation 82 'alloca' 'accPopCount_V_1_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%accPopCount_V_1_21 = alloca i16"   --->   Operation 83 'alloca' 'accPopCount_V_1_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%accPopCount_V_1_22 = alloca i16"   --->   Operation 84 'alloca' 'accPopCount_V_1_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%accPopCount_V_1_23 = alloca i16"   --->   Operation 85 'alloca' 'accPopCount_V_1_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%accPopCount_V_1_24 = alloca i16"   --->   Operation 86 'alloca' 'accPopCount_V_1_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%accPopCount_V_1_25 = alloca i16"   --->   Operation 87 'alloca' 'accPopCount_V_1_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%accPopCount_V_1_26 = alloca i16"   --->   Operation 88 'alloca' 'accPopCount_V_1_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%accPopCount_V_1_27 = alloca i16"   --->   Operation 89 'alloca' 'accPopCount_V_1_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%accPopCount_V_1_28 = alloca i16"   --->   Operation 90 'alloca' 'accPopCount_V_1_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%accPopCount_V_1_29 = alloca i16"   --->   Operation 91 'alloca' 'accPopCount_V_1_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%accPopCount_V_1_30 = alloca i16"   --->   Operation 92 'alloca' 'accPopCount_V_1_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%accPopCount_V_1_s = alloca i16"   --->   Operation 93 'alloca' 'accPopCount_V_1_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_V = alloca [36 x i32], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88]   --->   Operation 96 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_1 : Operation 97 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_4, %.preheader616.preheader ]"   --->   Operation 98 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 99 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 100 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.56ns)   --->   "%in_idx_4 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 101 'add' 'in_idx_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %.preheader616.preheader" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%accPopCount_V_load_3 = load i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 103 'load' 'accPopCount_V_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo_3 = load i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 104 'load' 'accPopCount_V_0_1_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo_3 = load i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 105 'load' 'accPopCount_V_0_2_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo_3 = load i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 106 'load' 'accPopCount_V_0_3_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%accPopCount_V_0_4_lo_3 = load i16* %accPopCount_V_0_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 107 'load' 'accPopCount_V_0_4_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%accPopCount_V_0_5_lo_3 = load i16* %accPopCount_V_0_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 108 'load' 'accPopCount_V_0_5_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%accPopCount_V_0_6_lo_3 = load i16* %accPopCount_V_0_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 109 'load' 'accPopCount_V_0_6_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%accPopCount_V_0_7_lo_3 = load i16* %accPopCount_V_0_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 110 'load' 'accPopCount_V_0_7_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%accPopCount_V_0_8_lo_3 = load i16* %accPopCount_V_0_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 111 'load' 'accPopCount_V_0_8_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%accPopCount_V_0_9_lo_3 = load i16* %accPopCount_V_0_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 112 'load' 'accPopCount_V_0_9_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%accPopCount_V_0_10_l_3 = load i16* %accPopCount_V_0_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 113 'load' 'accPopCount_V_0_10_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%accPopCount_V_0_11_l_3 = load i16* %accPopCount_V_0_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 114 'load' 'accPopCount_V_0_11_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%accPopCount_V_0_12_l_3 = load i16* %accPopCount_V_0_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 115 'load' 'accPopCount_V_0_12_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%accPopCount_V_0_13_l_3 = load i16* %accPopCount_V_0_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 116 'load' 'accPopCount_V_0_13_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%accPopCount_V_0_14_l_3 = load i16* %accPopCount_V_0_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 117 'load' 'accPopCount_V_0_14_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%accPopCount_V_0_15_l_1 = load i16* %accPopCount_V_0_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 118 'load' 'accPopCount_V_0_15_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%accPopCount_V_0_16_l_1 = load i16* %accPopCount_V_0_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 119 'load' 'accPopCount_V_0_16_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%accPopCount_V_0_17_l_1 = load i16* %accPopCount_V_0_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 120 'load' 'accPopCount_V_0_17_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%accPopCount_V_0_18_l_1 = load i16* %accPopCount_V_0_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 121 'load' 'accPopCount_V_0_18_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%accPopCount_V_0_19_l_1 = load i16* %accPopCount_V_0_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 122 'load' 'accPopCount_V_0_19_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%accPopCount_V_0_20_l_1 = load i16* %accPopCount_V_0_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 123 'load' 'accPopCount_V_0_20_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%accPopCount_V_0_21_l_1 = load i16* %accPopCount_V_0_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 124 'load' 'accPopCount_V_0_21_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%accPopCount_V_0_22_l_1 = load i16* %accPopCount_V_0_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 125 'load' 'accPopCount_V_0_22_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%accPopCount_V_0_23_l_1 = load i16* %accPopCount_V_0_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 126 'load' 'accPopCount_V_0_23_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%accPopCount_V_0_24_l_1 = load i16* %accPopCount_V_0_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 127 'load' 'accPopCount_V_0_24_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%accPopCount_V_0_25_l_1 = load i16* %accPopCount_V_0_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 128 'load' 'accPopCount_V_0_25_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%accPopCount_V_0_26_l_1 = load i16* %accPopCount_V_0_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 129 'load' 'accPopCount_V_0_26_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%accPopCount_V_0_27_l_1 = load i16* %accPopCount_V_0_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 130 'load' 'accPopCount_V_0_27_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%accPopCount_V_0_28_l_1 = load i16* %accPopCount_V_0_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 131 'load' 'accPopCount_V_0_28_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%accPopCount_V_0_29_l_1 = load i16* %accPopCount_V_0_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 132 'load' 'accPopCount_V_0_29_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%accPopCount_V_0_30_l_1 = load i16* %accPopCount_V_0_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 133 'load' 'accPopCount_V_0_30_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%accPopCount_V_0_loa_3 = load i16* %accPopCount_V_0_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 134 'load' 'accPopCount_V_0_loa_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load_4 = load i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 135 'load' 'accPopCount_V_1_load_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo_3 = load i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 136 'load' 'accPopCount_V_1_1_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo_3 = load i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 137 'load' 'accPopCount_V_1_2_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo_3 = load i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 138 'load' 'accPopCount_V_1_3_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_lo_3 = load i16* %accPopCount_V_1_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 139 'load' 'accPopCount_V_1_4_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_lo_3 = load i16* %accPopCount_V_1_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 140 'load' 'accPopCount_V_1_5_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_lo_3 = load i16* %accPopCount_V_1_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 141 'load' 'accPopCount_V_1_6_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_lo_3 = load i16* %accPopCount_V_1_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 142 'load' 'accPopCount_V_1_7_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_lo_3 = load i16* %accPopCount_V_1_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 143 'load' 'accPopCount_V_1_8_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_lo_3 = load i16* %accPopCount_V_1_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 144 'load' 'accPopCount_V_1_9_lo_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_l_3 = load i16* %accPopCount_V_1_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 145 'load' 'accPopCount_V_1_10_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_l_3 = load i16* %accPopCount_V_1_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 146 'load' 'accPopCount_V_1_11_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_l_3 = load i16* %accPopCount_V_1_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 147 'load' 'accPopCount_V_1_12_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_l_3 = load i16* %accPopCount_V_1_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 148 'load' 'accPopCount_V_1_13_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_l_3 = load i16* %accPopCount_V_1_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 149 'load' 'accPopCount_V_1_14_l_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%accPopCount_V_1_15_l_1 = load i16* %accPopCount_V_1_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 150 'load' 'accPopCount_V_1_15_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%accPopCount_V_1_16_l_1 = load i16* %accPopCount_V_1_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 151 'load' 'accPopCount_V_1_16_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%accPopCount_V_1_17_l_1 = load i16* %accPopCount_V_1_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 152 'load' 'accPopCount_V_1_17_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%accPopCount_V_1_18_l_1 = load i16* %accPopCount_V_1_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 153 'load' 'accPopCount_V_1_18_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%accPopCount_V_1_19_l_1 = load i16* %accPopCount_V_1_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 154 'load' 'accPopCount_V_1_19_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%accPopCount_V_1_20_l_1 = load i16* %accPopCount_V_1_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 155 'load' 'accPopCount_V_1_20_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%accPopCount_V_1_21_l_1 = load i16* %accPopCount_V_1_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 156 'load' 'accPopCount_V_1_21_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%accPopCount_V_1_22_l_1 = load i16* %accPopCount_V_1_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 157 'load' 'accPopCount_V_1_22_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%accPopCount_V_1_23_l_1 = load i16* %accPopCount_V_1_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 158 'load' 'accPopCount_V_1_23_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%accPopCount_V_1_24_l_1 = load i16* %accPopCount_V_1_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 159 'load' 'accPopCount_V_1_24_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%accPopCount_V_1_25_l_1 = load i16* %accPopCount_V_1_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 160 'load' 'accPopCount_V_1_25_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%accPopCount_V_1_26_l_1 = load i16* %accPopCount_V_1_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 161 'load' 'accPopCount_V_1_26_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%accPopCount_V_1_27_l_1 = load i16* %accPopCount_V_1_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 162 'load' 'accPopCount_V_1_27_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%accPopCount_V_1_28_l_1 = load i16* %accPopCount_V_1_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 163 'load' 'accPopCount_V_1_28_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%accPopCount_V_1_29_l_1 = load i16* %accPopCount_V_1_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 164 'load' 'accPopCount_V_1_29_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%accPopCount_V_1_30_l_1 = load i16* %accPopCount_V_1_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 165 'load' 'accPopCount_V_1_30_l_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%accPopCount_V_1_loa_3 = load i16* %accPopCount_V_1_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 166 'load' 'accPopCount_V_1_loa_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_1202 = trunc i2 %in_idx to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 167 'trunc' 'tmp_1202' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.80ns)   --->   "%accPopCount_V_1_0_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_load_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 168 'select' 'accPopCount_V_1_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.80ns)   --->   "%accPopCount_V_0_0_1 = select i1 %tmp_1202, i16 %accPopCount_V_load_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 169 'select' 'accPopCount_V_0_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.80ns)   --->   "%accPopCount_V_1_1_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_1_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 170 'select' 'accPopCount_V_1_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.80ns)   --->   "%accPopCount_V_0_1_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_1_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 171 'select' 'accPopCount_V_0_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.80ns)   --->   "%accPopCount_V_1_2_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_2_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 172 'select' 'accPopCount_V_1_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.80ns)   --->   "%accPopCount_V_0_2_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_2_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 173 'select' 'accPopCount_V_0_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.80ns)   --->   "%accPopCount_V_1_3_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_3_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 174 'select' 'accPopCount_V_1_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.80ns)   --->   "%accPopCount_V_0_3_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_3_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 175 'select' 'accPopCount_V_0_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.80ns)   --->   "%accPopCount_V_1_4_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_4_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 176 'select' 'accPopCount_V_1_4_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.80ns)   --->   "%accPopCount_V_0_4_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_4_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 177 'select' 'accPopCount_V_0_4_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.80ns)   --->   "%accPopCount_V_1_5_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_5_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 178 'select' 'accPopCount_V_1_5_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.80ns)   --->   "%accPopCount_V_0_5_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_5_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 179 'select' 'accPopCount_V_0_5_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.80ns)   --->   "%accPopCount_V_1_6_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_6_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 180 'select' 'accPopCount_V_1_6_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.80ns)   --->   "%accPopCount_V_0_6_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_6_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 181 'select' 'accPopCount_V_0_6_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.80ns)   --->   "%accPopCount_V_1_7_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_7_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 182 'select' 'accPopCount_V_1_7_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.80ns)   --->   "%accPopCount_V_0_7_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_7_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 183 'select' 'accPopCount_V_0_7_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.80ns)   --->   "%accPopCount_V_1_8_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_8_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 184 'select' 'accPopCount_V_1_8_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.80ns)   --->   "%accPopCount_V_0_8_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_8_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 185 'select' 'accPopCount_V_0_8_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.80ns)   --->   "%accPopCount_V_1_9_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_9_lo_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 186 'select' 'accPopCount_V_1_9_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.80ns)   --->   "%accPopCount_V_0_9_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_9_lo_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 187 'select' 'accPopCount_V_0_9_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.80ns)   --->   "%accPopCount_V_1_10_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_10_l_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 188 'select' 'accPopCount_V_1_10_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.80ns)   --->   "%accPopCount_V_0_10_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_10_l_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 189 'select' 'accPopCount_V_0_10_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.80ns)   --->   "%accPopCount_V_1_11_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_11_l_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 190 'select' 'accPopCount_V_1_11_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.80ns)   --->   "%accPopCount_V_0_11_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_11_l_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 191 'select' 'accPopCount_V_0_11_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.80ns)   --->   "%accPopCount_V_1_12_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_12_l_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 192 'select' 'accPopCount_V_1_12_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.80ns)   --->   "%accPopCount_V_0_12_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_12_l_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 193 'select' 'accPopCount_V_0_12_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.80ns)   --->   "%accPopCount_V_1_13_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_13_l_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 194 'select' 'accPopCount_V_1_13_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.80ns)   --->   "%accPopCount_V_0_13_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_13_l_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 195 'select' 'accPopCount_V_0_13_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.80ns)   --->   "%accPopCount_V_1_14_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_14_l_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 196 'select' 'accPopCount_V_1_14_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.80ns)   --->   "%accPopCount_V_0_14_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_14_l_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 197 'select' 'accPopCount_V_0_14_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.80ns)   --->   "%accPopCount_V_1_15_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_15_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 198 'select' 'accPopCount_V_1_15_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.80ns)   --->   "%accPopCount_V_0_15_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_15_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 199 'select' 'accPopCount_V_0_15_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.80ns)   --->   "%accPopCount_V_1_16_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_16_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 200 'select' 'accPopCount_V_1_16_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.80ns)   --->   "%accPopCount_V_0_16_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_16_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 201 'select' 'accPopCount_V_0_16_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.80ns)   --->   "%accPopCount_V_1_17_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_17_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 202 'select' 'accPopCount_V_1_17_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.80ns)   --->   "%accPopCount_V_0_17_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_17_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 203 'select' 'accPopCount_V_0_17_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.80ns)   --->   "%accPopCount_V_1_18_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_18_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 204 'select' 'accPopCount_V_1_18_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.80ns)   --->   "%accPopCount_V_0_18_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_18_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 205 'select' 'accPopCount_V_0_18_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.80ns)   --->   "%accPopCount_V_1_19_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_19_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 206 'select' 'accPopCount_V_1_19_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.80ns)   --->   "%accPopCount_V_0_19_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_19_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 207 'select' 'accPopCount_V_0_19_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.80ns)   --->   "%accPopCount_V_1_20_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_20_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 208 'select' 'accPopCount_V_1_20_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.80ns)   --->   "%accPopCount_V_0_20_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_20_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 209 'select' 'accPopCount_V_0_20_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.80ns)   --->   "%accPopCount_V_1_21_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_21_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 210 'select' 'accPopCount_V_1_21_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.80ns)   --->   "%accPopCount_V_0_21_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_21_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 211 'select' 'accPopCount_V_0_21_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.80ns)   --->   "%accPopCount_V_1_22_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_22_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 212 'select' 'accPopCount_V_1_22_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.80ns)   --->   "%accPopCount_V_0_22_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_22_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 213 'select' 'accPopCount_V_0_22_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.80ns)   --->   "%accPopCount_V_1_23_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_23_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 214 'select' 'accPopCount_V_1_23_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.80ns)   --->   "%accPopCount_V_0_23_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_23_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 215 'select' 'accPopCount_V_0_23_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.80ns)   --->   "%accPopCount_V_1_24_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_24_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 216 'select' 'accPopCount_V_1_24_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.80ns)   --->   "%accPopCount_V_0_24_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_24_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 217 'select' 'accPopCount_V_0_24_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.80ns)   --->   "%accPopCount_V_1_25_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_25_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 218 'select' 'accPopCount_V_1_25_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.80ns)   --->   "%accPopCount_V_0_25_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_25_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 219 'select' 'accPopCount_V_0_25_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.80ns)   --->   "%accPopCount_V_1_26_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_26_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 220 'select' 'accPopCount_V_1_26_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.80ns)   --->   "%accPopCount_V_0_26_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_26_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 221 'select' 'accPopCount_V_0_26_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.80ns)   --->   "%accPopCount_V_1_27_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_27_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 222 'select' 'accPopCount_V_1_27_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.80ns)   --->   "%accPopCount_V_0_27_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_27_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 223 'select' 'accPopCount_V_0_27_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.80ns)   --->   "%accPopCount_V_1_28_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_28_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 224 'select' 'accPopCount_V_1_28_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.80ns)   --->   "%accPopCount_V_0_28_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_28_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 225 'select' 'accPopCount_V_0_28_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.80ns)   --->   "%accPopCount_V_1_29_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_29_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 226 'select' 'accPopCount_V_1_29_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.80ns)   --->   "%accPopCount_V_0_29_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_29_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 227 'select' 'accPopCount_V_0_29_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.80ns)   --->   "%accPopCount_V_1_30_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_30_l_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 228 'select' 'accPopCount_V_1_30_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.80ns)   --->   "%accPopCount_V_0_30_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_30_l_1, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 229 'select' 'accPopCount_V_0_30_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.80ns)   --->   "%accPopCount_V_1_31_1 = select i1 %tmp_1202, i16 0, i16 %accPopCount_V_1_loa_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 230 'select' 'accPopCount_V_1_31_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.80ns)   --->   "%accPopCount_V_0_31_1 = select i1 %tmp_1202, i16 %accPopCount_V_0_loa_3, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 231 'select' 'accPopCount_V_0_31_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_31_1, i16* %accPopCount_V_1_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 232 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_30_1, i16* %accPopCount_V_1_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 233 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_29_1, i16* %accPopCount_V_1_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 234 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_28_1, i16* %accPopCount_V_1_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 235 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_27_1, i16* %accPopCount_V_1_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 236 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_26_1, i16* %accPopCount_V_1_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 237 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_25_1, i16* %accPopCount_V_1_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 238 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_24_1, i16* %accPopCount_V_1_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 239 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_23_1, i16* %accPopCount_V_1_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 240 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_22_1, i16* %accPopCount_V_1_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 241 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_21_1, i16* %accPopCount_V_1_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 242 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_20_1, i16* %accPopCount_V_1_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 243 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_19_1, i16* %accPopCount_V_1_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 244 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_18_1, i16* %accPopCount_V_1_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 245 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_17_1, i16* %accPopCount_V_1_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 246 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_16_1, i16* %accPopCount_V_1_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 247 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_15_1, i16* %accPopCount_V_1_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 248 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_14_1, i16* %accPopCount_V_1_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 249 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_13_1, i16* %accPopCount_V_1_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 250 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_12_1, i16* %accPopCount_V_1_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 251 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_11_1, i16* %accPopCount_V_1_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 252 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_10_1, i16* %accPopCount_V_1_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 253 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_9_1, i16* %accPopCount_V_1_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 254 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_8_1, i16* %accPopCount_V_1_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 255 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_7_1, i16* %accPopCount_V_1_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 256 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_6_1, i16* %accPopCount_V_1_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 257 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_5_1, i16* %accPopCount_V_1_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 258 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_4_1, i16* %accPopCount_V_1_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 259 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_3_1, i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 260 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_2_1, i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 261 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_1_1, i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 262 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 263 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_31_1, i16* %accPopCount_V_0_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 264 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_30_1, i16* %accPopCount_V_0_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 265 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_29_1, i16* %accPopCount_V_0_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 266 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_28_1, i16* %accPopCount_V_0_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 267 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_27_1, i16* %accPopCount_V_0_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 268 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_26_1, i16* %accPopCount_V_0_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 269 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_25_1, i16* %accPopCount_V_0_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 270 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_24_1, i16* %accPopCount_V_0_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 271 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_23_1, i16* %accPopCount_V_0_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 272 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_22_1, i16* %accPopCount_V_0_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 273 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_21_1, i16* %accPopCount_V_0_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 274 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_20_1, i16* %accPopCount_V_0_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 275 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_19_1, i16* %accPopCount_V_0_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 276 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_18_1, i16* %accPopCount_V_0_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 277 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_17_1, i16* %accPopCount_V_0_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 278 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_16_1, i16* %accPopCount_V_0_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 279 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_15_1, i16* %accPopCount_V_0_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 280 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_14_1, i16* %accPopCount_V_0_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 281 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_13_1, i16* %accPopCount_V_0_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 282 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_12_1, i16* %accPopCount_V_0_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 283 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_11_1, i16* %accPopCount_V_0_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 284 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_10_1, i16* %accPopCount_V_0_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 285 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_9_1, i16* %accPopCount_V_0_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 286 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_8_1, i16* %accPopCount_V_0_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 287 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_7_1, i16* %accPopCount_V_0_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 288 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_6_1, i16* %accPopCount_V_0_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 289 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_5_1, i16* %accPopCount_V_0_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 290 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_4_1, i16* %accPopCount_V_0_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 291 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_3_1, i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 292 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_2_1, i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 293 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_1_1, i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 294 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 295 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 296 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%accPopCount_V_load = load i16* %accPopCount_V"   --->   Operation 297 'load' 'accPopCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo = load i16* %accPopCount_V_0_1"   --->   Operation 298 'load' 'accPopCount_V_0_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo = load i16* %accPopCount_V_0_2"   --->   Operation 299 'load' 'accPopCount_V_0_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo = load i16* %accPopCount_V_0_3"   --->   Operation 300 'load' 'accPopCount_V_0_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%accPopCount_V_0_4_lo = load i16* %accPopCount_V_0_4"   --->   Operation 301 'load' 'accPopCount_V_0_4_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%accPopCount_V_0_5_lo = load i16* %accPopCount_V_0_5"   --->   Operation 302 'load' 'accPopCount_V_0_5_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%accPopCount_V_0_6_lo = load i16* %accPopCount_V_0_6"   --->   Operation 303 'load' 'accPopCount_V_0_6_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%accPopCount_V_0_7_lo = load i16* %accPopCount_V_0_7"   --->   Operation 304 'load' 'accPopCount_V_0_7_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns)   --->   "%accPopCount_V_0_8_lo = load i16* %accPopCount_V_0_8"   --->   Operation 305 'load' 'accPopCount_V_0_8_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%accPopCount_V_0_9_lo = load i16* %accPopCount_V_0_9"   --->   Operation 306 'load' 'accPopCount_V_0_9_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%accPopCount_V_0_10_l = load i16* %accPopCount_V_0_10"   --->   Operation 307 'load' 'accPopCount_V_0_10_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%accPopCount_V_0_11_l = load i16* %accPopCount_V_0_11"   --->   Operation 308 'load' 'accPopCount_V_0_11_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%accPopCount_V_0_12_l = load i16* %accPopCount_V_0_12"   --->   Operation 309 'load' 'accPopCount_V_0_12_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%accPopCount_V_0_13_l = load i16* %accPopCount_V_0_13"   --->   Operation 310 'load' 'accPopCount_V_0_13_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%accPopCount_V_0_14_l = load i16* %accPopCount_V_0_14"   --->   Operation 311 'load' 'accPopCount_V_0_14_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%accPopCount_V_0_15_l = load i16* %accPopCount_V_0_15"   --->   Operation 312 'load' 'accPopCount_V_0_15_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%accPopCount_V_0_16_l = load i16* %accPopCount_V_0_16"   --->   Operation 313 'load' 'accPopCount_V_0_16_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%accPopCount_V_0_17_l = load i16* %accPopCount_V_0_17"   --->   Operation 314 'load' 'accPopCount_V_0_17_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%accPopCount_V_0_18_l = load i16* %accPopCount_V_0_18"   --->   Operation 315 'load' 'accPopCount_V_0_18_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%accPopCount_V_0_19_l = load i16* %accPopCount_V_0_19"   --->   Operation 316 'load' 'accPopCount_V_0_19_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%accPopCount_V_0_20_l = load i16* %accPopCount_V_0_20"   --->   Operation 317 'load' 'accPopCount_V_0_20_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%accPopCount_V_0_21_l = load i16* %accPopCount_V_0_21"   --->   Operation 318 'load' 'accPopCount_V_0_21_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%accPopCount_V_0_22_l = load i16* %accPopCount_V_0_22"   --->   Operation 319 'load' 'accPopCount_V_0_22_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%accPopCount_V_0_23_l = load i16* %accPopCount_V_0_23"   --->   Operation 320 'load' 'accPopCount_V_0_23_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%accPopCount_V_0_24_l = load i16* %accPopCount_V_0_24"   --->   Operation 321 'load' 'accPopCount_V_0_24_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%accPopCount_V_0_25_l = load i16* %accPopCount_V_0_25"   --->   Operation 322 'load' 'accPopCount_V_0_25_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%accPopCount_V_0_26_l = load i16* %accPopCount_V_0_26"   --->   Operation 323 'load' 'accPopCount_V_0_26_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%accPopCount_V_0_27_l = load i16* %accPopCount_V_0_27"   --->   Operation 324 'load' 'accPopCount_V_0_27_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%accPopCount_V_0_28_l = load i16* %accPopCount_V_0_28"   --->   Operation 325 'load' 'accPopCount_V_0_28_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%accPopCount_V_0_29_l = load i16* %accPopCount_V_0_29"   --->   Operation 326 'load' 'accPopCount_V_0_29_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%accPopCount_V_0_30_l = load i16* %accPopCount_V_0_30"   --->   Operation 327 'load' 'accPopCount_V_0_30_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%accPopCount_V_0_loa = load i16* %accPopCount_V_0_s"   --->   Operation 328 'load' 'accPopCount_V_0_loa' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load = load i16* %accPopCount_V_1"   --->   Operation 329 'load' 'accPopCount_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo = load i16* %accPopCount_V_1_1"   --->   Operation 330 'load' 'accPopCount_V_1_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo = load i16* %accPopCount_V_1_2"   --->   Operation 331 'load' 'accPopCount_V_1_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo = load i16* %accPopCount_V_1_3"   --->   Operation 332 'load' 'accPopCount_V_1_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_lo = load i16* %accPopCount_V_1_4"   --->   Operation 333 'load' 'accPopCount_V_1_4_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_lo = load i16* %accPopCount_V_1_5"   --->   Operation 334 'load' 'accPopCount_V_1_5_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_lo = load i16* %accPopCount_V_1_6"   --->   Operation 335 'load' 'accPopCount_V_1_6_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_lo = load i16* %accPopCount_V_1_7"   --->   Operation 336 'load' 'accPopCount_V_1_7_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_lo = load i16* %accPopCount_V_1_8"   --->   Operation 337 'load' 'accPopCount_V_1_8_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_lo = load i16* %accPopCount_V_1_9"   --->   Operation 338 'load' 'accPopCount_V_1_9_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_l = load i16* %accPopCount_V_1_10"   --->   Operation 339 'load' 'accPopCount_V_1_10_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_l = load i16* %accPopCount_V_1_11"   --->   Operation 340 'load' 'accPopCount_V_1_11_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_l = load i16* %accPopCount_V_1_12"   --->   Operation 341 'load' 'accPopCount_V_1_12_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_l = load i16* %accPopCount_V_1_13"   --->   Operation 342 'load' 'accPopCount_V_1_13_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_l = load i16* %accPopCount_V_1_14"   --->   Operation 343 'load' 'accPopCount_V_1_14_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%accPopCount_V_1_15_l = load i16* %accPopCount_V_1_15"   --->   Operation 344 'load' 'accPopCount_V_1_15_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%accPopCount_V_1_16_l = load i16* %accPopCount_V_1_16"   --->   Operation 345 'load' 'accPopCount_V_1_16_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%accPopCount_V_1_17_l = load i16* %accPopCount_V_1_17"   --->   Operation 346 'load' 'accPopCount_V_1_17_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%accPopCount_V_1_18_l = load i16* %accPopCount_V_1_18"   --->   Operation 347 'load' 'accPopCount_V_1_18_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%accPopCount_V_1_19_l = load i16* %accPopCount_V_1_19"   --->   Operation 348 'load' 'accPopCount_V_1_19_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%accPopCount_V_1_20_l = load i16* %accPopCount_V_1_20"   --->   Operation 349 'load' 'accPopCount_V_1_20_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%accPopCount_V_1_21_l = load i16* %accPopCount_V_1_21"   --->   Operation 350 'load' 'accPopCount_V_1_21_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%accPopCount_V_1_22_l = load i16* %accPopCount_V_1_22"   --->   Operation 351 'load' 'accPopCount_V_1_22_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%accPopCount_V_1_23_l = load i16* %accPopCount_V_1_23"   --->   Operation 352 'load' 'accPopCount_V_1_23_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%accPopCount_V_1_24_l = load i16* %accPopCount_V_1_24"   --->   Operation 353 'load' 'accPopCount_V_1_24_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%accPopCount_V_1_25_l = load i16* %accPopCount_V_1_25"   --->   Operation 354 'load' 'accPopCount_V_1_25_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%accPopCount_V_1_26_l = load i16* %accPopCount_V_1_26"   --->   Operation 355 'load' 'accPopCount_V_1_26_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%accPopCount_V_1_27_l = load i16* %accPopCount_V_1_27"   --->   Operation 356 'load' 'accPopCount_V_1_27_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%accPopCount_V_1_28_l = load i16* %accPopCount_V_1_28"   --->   Operation 357 'load' 'accPopCount_V_1_28_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%accPopCount_V_1_29_l = load i16* %accPopCount_V_1_29"   --->   Operation 358 'load' 'accPopCount_V_1_29_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%accPopCount_V_1_30_l = load i16* %accPopCount_V_1_30"   --->   Operation 359 'load' 'accPopCount_V_1_30_l' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%accPopCount_V_1_loa = load i16* %accPopCount_V_1_s"   --->   Operation 360 'load' 'accPopCount_V_1_loa' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 361 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_3 = alloca i16"   --->   Operation 362 'alloca' 'accPopCount_0_0_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_3 = alloca i16"   --->   Operation 363 'alloca' 'accPopCount_0_1_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_3 = alloca i16"   --->   Operation 364 'alloca' 'accPopCount_0_2_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_3 = alloca i16"   --->   Operation 365 'alloca' 'accPopCount_0_3_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%accPopCount_0_4_V_3 = alloca i16"   --->   Operation 366 'alloca' 'accPopCount_0_4_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%accPopCount_0_5_V_3 = alloca i16"   --->   Operation 367 'alloca' 'accPopCount_0_5_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%accPopCount_0_6_V_3 = alloca i16"   --->   Operation 368 'alloca' 'accPopCount_0_6_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%accPopCount_0_7_V_3 = alloca i16"   --->   Operation 369 'alloca' 'accPopCount_0_7_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%accPopCount_0_8_V_3 = alloca i16"   --->   Operation 370 'alloca' 'accPopCount_0_8_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%accPopCount_0_9_V_3 = alloca i16"   --->   Operation 371 'alloca' 'accPopCount_0_9_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%accPopCount_0_10_V_6 = alloca i16"   --->   Operation 372 'alloca' 'accPopCount_0_10_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%accPopCount_0_11_V_6 = alloca i16"   --->   Operation 373 'alloca' 'accPopCount_0_11_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%accPopCount_0_12_V_6 = alloca i16"   --->   Operation 374 'alloca' 'accPopCount_0_12_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%accPopCount_0_13_V_6 = alloca i16"   --->   Operation 375 'alloca' 'accPopCount_0_13_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%accPopCount_0_14_V_6 = alloca i16"   --->   Operation 376 'alloca' 'accPopCount_0_14_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%accPopCount_0_15_V_6 = alloca i16"   --->   Operation 377 'alloca' 'accPopCount_0_15_V_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%accPopCount_0_16_V_2 = alloca i16"   --->   Operation 378 'alloca' 'accPopCount_0_16_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%accPopCount_0_17_V_2 = alloca i16"   --->   Operation 379 'alloca' 'accPopCount_0_17_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%accPopCount_0_18_V_2 = alloca i16"   --->   Operation 380 'alloca' 'accPopCount_0_18_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%accPopCount_0_19_V_2 = alloca i16"   --->   Operation 381 'alloca' 'accPopCount_0_19_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%accPopCount_0_20_V_2 = alloca i16"   --->   Operation 382 'alloca' 'accPopCount_0_20_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%accPopCount_0_21_V_2 = alloca i16"   --->   Operation 383 'alloca' 'accPopCount_0_21_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%accPopCount_0_22_V_2 = alloca i16"   --->   Operation 384 'alloca' 'accPopCount_0_22_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%accPopCount_0_23_V_2 = alloca i16"   --->   Operation 385 'alloca' 'accPopCount_0_23_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%accPopCount_0_24_V_2 = alloca i16"   --->   Operation 386 'alloca' 'accPopCount_0_24_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%accPopCount_0_25_V_2 = alloca i16"   --->   Operation 387 'alloca' 'accPopCount_0_25_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%accPopCount_0_26_V_2 = alloca i16"   --->   Operation 388 'alloca' 'accPopCount_0_26_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%accPopCount_0_27_V_2 = alloca i16"   --->   Operation 389 'alloca' 'accPopCount_0_27_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%accPopCount_0_28_V_2 = alloca i16"   --->   Operation 390 'alloca' 'accPopCount_0_28_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%accPopCount_0_29_V_2 = alloca i16"   --->   Operation 391 'alloca' 'accPopCount_0_29_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%accPopCount_0_30_V_2 = alloca i16"   --->   Operation 392 'alloca' 'accPopCount_0_30_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%accPopCount_0_31_V_2 = alloca i16"   --->   Operation 393 'alloca' 'accPopCount_0_31_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2 = alloca i16"   --->   Operation 394 'alloca' 'accPopCount_V_1_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2 = alloca i16"   --->   Operation 395 'alloca' 'accPopCount_V_1_1_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2 = alloca i16"   --->   Operation 396 'alloca' 'accPopCount_V_1_2_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2 = alloca i16"   --->   Operation 397 'alloca' 'accPopCount_V_1_3_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_2 = alloca i16"   --->   Operation 398 'alloca' 'accPopCount_V_1_4_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_2 = alloca i16"   --->   Operation 399 'alloca' 'accPopCount_V_1_5_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_2 = alloca i16"   --->   Operation 400 'alloca' 'accPopCount_V_1_6_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_2 = alloca i16"   --->   Operation 401 'alloca' 'accPopCount_V_1_7_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_2 = alloca i16"   --->   Operation 402 'alloca' 'accPopCount_V_1_8_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_2 = alloca i16"   --->   Operation 403 'alloca' 'accPopCount_V_1_9_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_2 = alloca i16"   --->   Operation 404 'alloca' 'accPopCount_V_1_10_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_2 = alloca i16"   --->   Operation 405 'alloca' 'accPopCount_V_1_11_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_2 = alloca i16"   --->   Operation 406 'alloca' 'accPopCount_V_1_12_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_2 = alloca i16"   --->   Operation 407 'alloca' 'accPopCount_V_1_13_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_2 = alloca i16"   --->   Operation 408 'alloca' 'accPopCount_V_1_14_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%accPopCount_V_1_15_2 = alloca i16"   --->   Operation 409 'alloca' 'accPopCount_V_1_15_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%accPopCount_V_1_16_2 = alloca i16"   --->   Operation 410 'alloca' 'accPopCount_V_1_16_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%accPopCount_V_1_17_2 = alloca i16"   --->   Operation 411 'alloca' 'accPopCount_V_1_17_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%accPopCount_V_1_18_2 = alloca i16"   --->   Operation 412 'alloca' 'accPopCount_V_1_18_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%accPopCount_V_1_19_2 = alloca i16"   --->   Operation 413 'alloca' 'accPopCount_V_1_19_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%accPopCount_V_1_20_2 = alloca i16"   --->   Operation 414 'alloca' 'accPopCount_V_1_20_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%accPopCount_V_1_21_2 = alloca i16"   --->   Operation 415 'alloca' 'accPopCount_V_1_21_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%accPopCount_V_1_22_2 = alloca i16"   --->   Operation 416 'alloca' 'accPopCount_V_1_22_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%accPopCount_V_1_23_2 = alloca i16"   --->   Operation 417 'alloca' 'accPopCount_V_1_23_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%accPopCount_V_1_24_2 = alloca i16"   --->   Operation 418 'alloca' 'accPopCount_V_1_24_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%accPopCount_V_1_25_2 = alloca i16"   --->   Operation 419 'alloca' 'accPopCount_V_1_25_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%accPopCount_V_1_26_2 = alloca i16"   --->   Operation 420 'alloca' 'accPopCount_V_1_26_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%accPopCount_V_1_27_2 = alloca i16"   --->   Operation 421 'alloca' 'accPopCount_V_1_27_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%accPopCount_V_1_28_2 = alloca i16"   --->   Operation 422 'alloca' 'accPopCount_V_1_28_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%accPopCount_V_1_29_2 = alloca i16"   --->   Operation 423 'alloca' 'accPopCount_V_1_29_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%accPopCount_V_1_30_2 = alloca i16"   --->   Operation 424 'alloca' 'accPopCount_V_1_30_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%accPopCount_V_1_31_2 = alloca i16"   --->   Operation 425 'alloca' 'accPopCount_V_1_31_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_loa, i16* %accPopCount_V_1_31_2"   --->   Operation 426 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 427 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_30_l, i16* %accPopCount_V_1_30_2"   --->   Operation 427 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 428 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_29_l, i16* %accPopCount_V_1_29_2"   --->   Operation 428 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 429 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_28_l, i16* %accPopCount_V_1_28_2"   --->   Operation 429 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 430 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_27_l, i16* %accPopCount_V_1_27_2"   --->   Operation 430 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 431 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_26_l, i16* %accPopCount_V_1_26_2"   --->   Operation 431 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 432 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_25_l, i16* %accPopCount_V_1_25_2"   --->   Operation 432 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 433 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_24_l, i16* %accPopCount_V_1_24_2"   --->   Operation 433 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 434 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_23_l, i16* %accPopCount_V_1_23_2"   --->   Operation 434 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 435 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_22_l, i16* %accPopCount_V_1_22_2"   --->   Operation 435 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 436 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_21_l, i16* %accPopCount_V_1_21_2"   --->   Operation 436 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 437 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_20_l, i16* %accPopCount_V_1_20_2"   --->   Operation 437 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 438 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_19_l, i16* %accPopCount_V_1_19_2"   --->   Operation 438 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 439 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_18_l, i16* %accPopCount_V_1_18_2"   --->   Operation 439 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 440 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_17_l, i16* %accPopCount_V_1_17_2"   --->   Operation 440 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 441 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_16_l, i16* %accPopCount_V_1_16_2"   --->   Operation 441 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 442 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_15_l, i16* %accPopCount_V_1_15_2"   --->   Operation 442 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 443 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_14_l, i16* %accPopCount_V_1_14_2"   --->   Operation 443 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 444 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_13_l, i16* %accPopCount_V_1_13_2"   --->   Operation 444 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 445 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_12_l, i16* %accPopCount_V_1_12_2"   --->   Operation 445 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 446 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_11_l, i16* %accPopCount_V_1_11_2"   --->   Operation 446 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 447 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_10_l, i16* %accPopCount_V_1_10_2"   --->   Operation 447 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 448 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_9_lo, i16* %accPopCount_V_1_9_2"   --->   Operation 448 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 449 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_8_lo, i16* %accPopCount_V_1_8_2"   --->   Operation 449 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 450 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_7_lo, i16* %accPopCount_V_1_7_2"   --->   Operation 450 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 451 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_6_lo, i16* %accPopCount_V_1_6_2"   --->   Operation 451 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 452 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_5_lo, i16* %accPopCount_V_1_5_2"   --->   Operation 452 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 453 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_4_lo, i16* %accPopCount_V_1_4_2"   --->   Operation 453 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 454 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_3_lo, i16* %accPopCount_V_1_3_2"   --->   Operation 454 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 455 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_2_lo, i16* %accPopCount_V_1_2_2"   --->   Operation 455 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 456 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_1_lo, i16* %accPopCount_V_1_1_2"   --->   Operation 456 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 457 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2"   --->   Operation 457 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 458 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_loa, i16* %accPopCount_0_31_V_2"   --->   Operation 458 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 459 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_30_l, i16* %accPopCount_0_30_V_2"   --->   Operation 459 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 460 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_29_l, i16* %accPopCount_0_29_V_2"   --->   Operation 460 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 461 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_28_l, i16* %accPopCount_0_28_V_2"   --->   Operation 461 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 462 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_27_l, i16* %accPopCount_0_27_V_2"   --->   Operation 462 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 463 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_26_l, i16* %accPopCount_0_26_V_2"   --->   Operation 463 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 464 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_25_l, i16* %accPopCount_0_25_V_2"   --->   Operation 464 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 465 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_24_l, i16* %accPopCount_0_24_V_2"   --->   Operation 465 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 466 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_23_l, i16* %accPopCount_0_23_V_2"   --->   Operation 466 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 467 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_22_l, i16* %accPopCount_0_22_V_2"   --->   Operation 467 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 468 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_21_l, i16* %accPopCount_0_21_V_2"   --->   Operation 468 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 469 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_20_l, i16* %accPopCount_0_20_V_2"   --->   Operation 469 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 470 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_19_l, i16* %accPopCount_0_19_V_2"   --->   Operation 470 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 471 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_18_l, i16* %accPopCount_0_18_V_2"   --->   Operation 471 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 472 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_17_l, i16* %accPopCount_0_17_V_2"   --->   Operation 472 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 473 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_16_l, i16* %accPopCount_0_16_V_2"   --->   Operation 473 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 474 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_15_l, i16* %accPopCount_0_15_V_6"   --->   Operation 474 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 475 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_14_l, i16* %accPopCount_0_14_V_6"   --->   Operation 475 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 476 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_13_l, i16* %accPopCount_0_13_V_6"   --->   Operation 476 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 477 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_12_l, i16* %accPopCount_0_12_V_6"   --->   Operation 477 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 478 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_11_l, i16* %accPopCount_0_11_V_6"   --->   Operation 478 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 479 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_10_l, i16* %accPopCount_0_10_V_6"   --->   Operation 479 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 480 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_9_lo, i16* %accPopCount_0_9_V_3"   --->   Operation 480 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 481 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_8_lo, i16* %accPopCount_0_8_V_3"   --->   Operation 481 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 482 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_7_lo, i16* %accPopCount_0_7_V_3"   --->   Operation 482 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 483 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_6_lo, i16* %accPopCount_0_6_V_3"   --->   Operation 483 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 484 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_5_lo, i16* %accPopCount_0_5_V_3"   --->   Operation 484 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 485 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_4_lo, i16* %accPopCount_0_4_V_3"   --->   Operation 485 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 486 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_3_lo, i16* %accPopCount_0_3_V_3"   --->   Operation 486 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 487 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_2_lo, i16* %accPopCount_0_2_V_3"   --->   Operation 487 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 488 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_1_lo, i16* %accPopCount_0_1_V_3"   --->   Operation 488 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 489 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_load, i16* %accPopCount_0_0_V_3"   --->   Operation 489 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 490 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 490 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 491 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 491 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 492 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%i = phi i15 [ %i_3, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]"   --->   Operation 493 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (2.31ns)   --->   "%exitcond = icmp eq i15 %i, -4544" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 494 'icmp' 'exitcond' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%empty_1158 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28224, i64 28224, i64 28224)"   --->   Operation 495 'speclooptripcount' 'empty_1158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (1.94ns)   --->   "%i_3 = add i15 %i, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 496 'add' 'i_3' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 498 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (2.55ns)   --->   "%sf_4 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 499 'add' 'sf_4' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str183)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:128]   --->   Operation 500 'specregionbegin' 'tmp_52' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:129]   --->   Operation 501 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 502 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%sf_load_4 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 503 'load' 'sf_load_4' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 504 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_1203 = shl i32 %nf, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 505 'shl' 'tmp_1203' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_1204 = shl i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 506 'shl' 'tmp_1204' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_1204, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 507 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 508 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_55 = add i32 %tmp1, %tmp_1203" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 508 'add' 'tmp_55' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 509 [1/1] (2.47ns)   --->   "%tmp_57 = icmp eq i32 %sf_4, 18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 509 'icmp' 'tmp_57' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "br i1 %tmp_57, label %.preheader613.preheader.0, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 510 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (1.76ns)   --->   "store i32 %sf_4, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 511 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.76>
ST_4 : Operation 512 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 512 'br' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.76>
ST_4 : Operation 513 [1/1] (2.55ns)   --->   "%nf_5 = add i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:197]   --->   Operation 513 'add' 'nf_5' <Predicate = (!exitcond & tmp_57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 514 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_4 : Operation 515 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:198]   --->   Operation 515 'br' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_54 = zext i32 %sf_load_4 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 516 'zext' 'tmp_54' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_4 = getelementptr [36 x i32]* %inputBuf_V, i64 0, i64 %tmp_54" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 517 'getelementptr' 'inputBuf_V_addr_4' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 518 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 518 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 519 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136]   --->   Operation 519 'read' 'tmp_V' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 520 [1/1] (1.76ns)   --->   "br label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:139]   --->   Operation 520 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_56 = zext i32 %tmp_55 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 521 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%weightMem_0_V_addr = getelementptr [36 x i32]* %weightMem_0_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 522 'getelementptr' 'weightMem_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [2/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 523 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%weightMem_1_V_addr = getelementptr [36 x i32]* %weightMem_1_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 524 'getelementptr' 'weightMem_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [2/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 525 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%weightMem_2_V_addr = getelementptr [36 x i32]* %weightMem_2_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 526 'getelementptr' 'weightMem_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [2/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 527 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%weightMem_3_V_addr = getelementptr [36 x i32]* %weightMem_3_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 528 'getelementptr' 'weightMem_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [2/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 529 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%weightMem_4_V_addr = getelementptr [36 x i32]* %weightMem_4_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 530 'getelementptr' 'weightMem_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [2/2] (3.25ns)   --->   "%weightMem_4_V_load = load i32* %weightMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 531 'load' 'weightMem_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 532 [1/1] (0.00ns)   --->   "%weightMem_5_V_addr = getelementptr [36 x i32]* %weightMem_5_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 532 'getelementptr' 'weightMem_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 533 [2/2] (3.25ns)   --->   "%weightMem_5_V_load = load i32* %weightMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 533 'load' 'weightMem_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%weightMem_6_V_addr = getelementptr [36 x i32]* %weightMem_6_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 534 'getelementptr' 'weightMem_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 535 [2/2] (3.25ns)   --->   "%weightMem_6_V_load = load i32* %weightMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 535 'load' 'weightMem_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%weightMem_7_V_addr = getelementptr [36 x i32]* %weightMem_7_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 536 'getelementptr' 'weightMem_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 537 [2/2] (3.25ns)   --->   "%weightMem_7_V_load = load i32* %weightMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 537 'load' 'weightMem_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%weightMem_8_V_addr = getelementptr [36 x i32]* %weightMem_8_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 538 'getelementptr' 'weightMem_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 539 [2/2] (3.25ns)   --->   "%weightMem_8_V_load = load i32* %weightMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 539 'load' 'weightMem_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%weightMem_9_V_addr = getelementptr [36 x i32]* %weightMem_9_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 540 'getelementptr' 'weightMem_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 541 [2/2] (3.25ns)   --->   "%weightMem_9_V_load = load i32* %weightMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 541 'load' 'weightMem_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%weightMem_10_V_addr = getelementptr [36 x i32]* %weightMem_10_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 542 'getelementptr' 'weightMem_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 543 [2/2] (3.25ns)   --->   "%weightMem_10_V_load = load i32* %weightMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 543 'load' 'weightMem_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%weightMem_11_V_addr = getelementptr [36 x i32]* %weightMem_11_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 544 'getelementptr' 'weightMem_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 545 [2/2] (3.25ns)   --->   "%weightMem_11_V_load = load i32* %weightMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 545 'load' 'weightMem_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%weightMem_12_V_addr = getelementptr [36 x i32]* %weightMem_12_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 546 'getelementptr' 'weightMem_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 547 [2/2] (3.25ns)   --->   "%weightMem_12_V_load = load i32* %weightMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 547 'load' 'weightMem_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%weightMem_13_V_addr = getelementptr [36 x i32]* %weightMem_13_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 548 'getelementptr' 'weightMem_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 549 [2/2] (3.25ns)   --->   "%weightMem_13_V_load = load i32* %weightMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 549 'load' 'weightMem_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%weightMem_14_V_addr = getelementptr [36 x i32]* %weightMem_14_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 550 'getelementptr' 'weightMem_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 551 [2/2] (3.25ns)   --->   "%weightMem_14_V_load = load i32* %weightMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 551 'load' 'weightMem_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%weightMem_15_V_addr = getelementptr [36 x i32]* %weightMem_15_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 552 'getelementptr' 'weightMem_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 553 [2/2] (3.25ns)   --->   "%weightMem_15_V_load = load i32* %weightMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 553 'load' 'weightMem_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_60 = zext i32 %nf to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 554 'zext' 'tmp_60' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_5, %.preheader613.preheader.0 ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 555 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (2.47ns)   --->   "%tmp_66 = icmp eq i32 %nf_1, 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 556 'icmp' 'tmp_66' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 557 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_66, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 557 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%empty_1169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str183, i32 %tmp_52)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:205]   --->   Operation 558 'specregionend' 'empty_1169' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 559 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 560 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 560 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_53 = zext i32 %sf_load_4 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 561 'zext' 'tmp_53' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 562 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [36 x i32]* %inputBuf_V, i64 0, i64 %tmp_53" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 562 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 563 [1/1] (3.25ns)   --->   "store i32 %tmp_V, i32* %inputBuf_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 563 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 564 [1/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 564 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 565 [1/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 565 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 566 [1/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 566 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 567 [1/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 567 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 568 [1/2] (3.25ns)   --->   "%weightMem_4_V_load = load i32* %weightMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 568 'load' 'weightMem_4_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 569 [1/2] (3.25ns)   --->   "%weightMem_5_V_load = load i32* %weightMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 569 'load' 'weightMem_5_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 570 [1/2] (3.25ns)   --->   "%weightMem_6_V_load = load i32* %weightMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 570 'load' 'weightMem_6_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 571 [1/2] (3.25ns)   --->   "%weightMem_7_V_load = load i32* %weightMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 571 'load' 'weightMem_7_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 572 [1/2] (3.25ns)   --->   "%weightMem_8_V_load = load i32* %weightMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 572 'load' 'weightMem_8_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 573 [1/2] (3.25ns)   --->   "%weightMem_9_V_load = load i32* %weightMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 573 'load' 'weightMem_9_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 574 [1/2] (3.25ns)   --->   "%weightMem_10_V_load = load i32* %weightMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 574 'load' 'weightMem_10_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 575 [1/2] (3.25ns)   --->   "%weightMem_11_V_load = load i32* %weightMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 575 'load' 'weightMem_11_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 576 [1/2] (3.25ns)   --->   "%weightMem_12_V_load = load i32* %weightMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 576 'load' 'weightMem_12_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 577 [1/2] (3.25ns)   --->   "%weightMem_13_V_load = load i32* %weightMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 577 'load' 'weightMem_13_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 578 [1/2] (3.25ns)   --->   "%weightMem_14_V_load = load i32* %weightMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 578 'load' 'weightMem_14_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_6 : Operation 579 [1/2] (3.25ns)   --->   "%weightMem_15_V_load = load i32* %weightMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 579 'load' 'weightMem_15_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 580 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 580 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_7 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%p_s = phi i32 [ %tmp_V, %3 ], [ %inputBuf_V_load, %4 ]"   --->   Operation 581 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 582 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_2 = xor i32 %p_s, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 582 'xor' 'p_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 583 [1/1] (0.99ns)   --->   "%masked_V = xor i32 %weightMem_0_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 583 'xor' 'masked_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 584 [1/1] (0.99ns)   --->   "%masked_V_0_1 = xor i32 %weightMem_1_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 584 'xor' 'masked_V_0_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 585 [1/1] (0.99ns)   --->   "%masked_V_0_2 = xor i32 %weightMem_2_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 585 'xor' 'masked_V_0_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 586 [1/1] (0.99ns)   --->   "%masked_V_0_3 = xor i32 %weightMem_3_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 586 'xor' 'masked_V_0_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 587 [1/1] (0.99ns)   --->   "%masked_V_0_4 = xor i32 %weightMem_4_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 587 'xor' 'masked_V_0_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 588 [1/1] (0.99ns)   --->   "%masked_V_0_5 = xor i32 %weightMem_5_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 588 'xor' 'masked_V_0_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 589 [1/1] (0.99ns)   --->   "%masked_V_0_6 = xor i32 %weightMem_6_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 589 'xor' 'masked_V_0_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 590 [1/1] (0.99ns)   --->   "%masked_V_0_7 = xor i32 %weightMem_7_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 590 'xor' 'masked_V_0_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 591 [1/1] (0.99ns)   --->   "%masked_V_0_8 = xor i32 %weightMem_8_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 591 'xor' 'masked_V_0_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 592 [1/1] (0.99ns)   --->   "%masked_V_0_9 = xor i32 %weightMem_9_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 592 'xor' 'masked_V_0_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 593 [1/1] (0.99ns)   --->   "%masked_V_0_s = xor i32 %weightMem_10_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 593 'xor' 'masked_V_0_s' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 594 [1/1] (0.99ns)   --->   "%masked_V_0_10 = xor i32 %weightMem_11_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 594 'xor' 'masked_V_0_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 595 [1/1] (0.99ns)   --->   "%masked_V_0_11 = xor i32 %weightMem_12_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 595 'xor' 'masked_V_0_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 596 [1/1] (0.99ns)   --->   "%masked_V_0_12 = xor i32 %weightMem_13_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 596 'xor' 'masked_V_0_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 597 [1/1] (0.99ns)   --->   "%masked_V_0_13 = xor i32 %weightMem_14_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 597 'xor' 'masked_V_0_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 598 [1/1] (0.99ns)   --->   "%masked_V_0_14 = xor i32 %weightMem_15_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 598 'xor' 'masked_V_0_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 599 [1/1] (0.00ns)   --->   "%weightMem_16_V_addr = getelementptr [36 x i32]* %weightMem_16_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 599 'getelementptr' 'weightMem_16_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 600 [2/2] (3.25ns)   --->   "%weightMem_16_V_load = load i32* %weightMem_16_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 600 'load' 'weightMem_16_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 601 [1/1] (0.00ns)   --->   "%weightMem_17_V_addr = getelementptr [36 x i32]* %weightMem_17_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 601 'getelementptr' 'weightMem_17_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 602 [2/2] (3.25ns)   --->   "%weightMem_17_V_load = load i32* %weightMem_17_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 602 'load' 'weightMem_17_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 603 [1/1] (0.00ns)   --->   "%weightMem_18_V_addr = getelementptr [36 x i32]* %weightMem_18_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 603 'getelementptr' 'weightMem_18_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 604 [2/2] (3.25ns)   --->   "%weightMem_18_V_load = load i32* %weightMem_18_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 604 'load' 'weightMem_18_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 605 [1/1] (0.00ns)   --->   "%weightMem_19_V_addr = getelementptr [36 x i32]* %weightMem_19_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 605 'getelementptr' 'weightMem_19_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 606 [2/2] (3.25ns)   --->   "%weightMem_19_V_load = load i32* %weightMem_19_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 606 'load' 'weightMem_19_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 607 [1/1] (0.00ns)   --->   "%weightMem_20_V_addr = getelementptr [36 x i32]* %weightMem_20_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 607 'getelementptr' 'weightMem_20_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 608 [2/2] (3.25ns)   --->   "%weightMem_20_V_load = load i32* %weightMem_20_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 608 'load' 'weightMem_20_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 609 [1/1] (0.00ns)   --->   "%weightMem_21_V_addr = getelementptr [36 x i32]* %weightMem_21_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 609 'getelementptr' 'weightMem_21_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 610 [2/2] (3.25ns)   --->   "%weightMem_21_V_load = load i32* %weightMem_21_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 610 'load' 'weightMem_21_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 611 [1/1] (0.00ns)   --->   "%weightMem_22_V_addr = getelementptr [36 x i32]* %weightMem_22_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 611 'getelementptr' 'weightMem_22_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 612 [2/2] (3.25ns)   --->   "%weightMem_22_V_load = load i32* %weightMem_22_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 612 'load' 'weightMem_22_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 613 [1/1] (0.00ns)   --->   "%weightMem_23_V_addr = getelementptr [36 x i32]* %weightMem_23_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 613 'getelementptr' 'weightMem_23_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 614 [2/2] (3.25ns)   --->   "%weightMem_23_V_load = load i32* %weightMem_23_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 614 'load' 'weightMem_23_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 615 [1/1] (0.00ns)   --->   "%weightMem_24_V_addr = getelementptr [36 x i32]* %weightMem_24_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 615 'getelementptr' 'weightMem_24_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 616 [2/2] (3.25ns)   --->   "%weightMem_24_V_load = load i32* %weightMem_24_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 616 'load' 'weightMem_24_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 617 [1/1] (0.00ns)   --->   "%weightMem_25_V_addr = getelementptr [36 x i32]* %weightMem_25_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 617 'getelementptr' 'weightMem_25_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 618 [2/2] (3.25ns)   --->   "%weightMem_25_V_load = load i32* %weightMem_25_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 618 'load' 'weightMem_25_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 619 [1/1] (0.00ns)   --->   "%weightMem_26_V_addr = getelementptr [36 x i32]* %weightMem_26_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 619 'getelementptr' 'weightMem_26_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 620 [2/2] (3.25ns)   --->   "%weightMem_26_V_load = load i32* %weightMem_26_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 620 'load' 'weightMem_26_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 621 [1/1] (0.00ns)   --->   "%weightMem_27_V_addr = getelementptr [36 x i32]* %weightMem_27_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 621 'getelementptr' 'weightMem_27_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 622 [2/2] (3.25ns)   --->   "%weightMem_27_V_load = load i32* %weightMem_27_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 622 'load' 'weightMem_27_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 623 [1/1] (0.00ns)   --->   "%weightMem_28_V_addr = getelementptr [36 x i32]* %weightMem_28_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 623 'getelementptr' 'weightMem_28_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 624 [2/2] (3.25ns)   --->   "%weightMem_28_V_load = load i32* %weightMem_28_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 624 'load' 'weightMem_28_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 625 [1/1] (0.00ns)   --->   "%weightMem_29_V_addr = getelementptr [36 x i32]* %weightMem_29_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 625 'getelementptr' 'weightMem_29_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 626 [2/2] (3.25ns)   --->   "%weightMem_29_V_load = load i32* %weightMem_29_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 626 'load' 'weightMem_29_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 627 [1/1] (0.00ns)   --->   "%weightMem_30_V_addr = getelementptr [36 x i32]* %weightMem_30_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 627 'getelementptr' 'weightMem_30_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 628 [2/2] (3.25ns)   --->   "%weightMem_30_V_load = load i32* %weightMem_30_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 628 'load' 'weightMem_30_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_7 : Operation 629 [1/1] (0.00ns)   --->   "%weightMem_31_V_addr = getelementptr [36 x i32]* %weightMem_31_V, i64 0, i64 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 629 'getelementptr' 'weightMem_31_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 630 [2/2] (3.25ns)   --->   "%weightMem_31_V_load = load i32* %weightMem_31_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 630 'load' 'weightMem_31_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 631 [7/7] (3.63ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 631 'call' 'p_0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 632 [7/7] (3.63ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 632 'call' 'p_0_1' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 633 [7/7] (3.63ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 633 'call' 'p_0_2' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 634 [7/7] (3.63ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 634 'call' 'p_0_3' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 635 [7/7] (3.63ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 635 'call' 'p_0_4' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 636 [7/7] (3.63ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 636 'call' 'p_0_5' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 637 [7/7] (3.63ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 637 'call' 'p_0_6' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 638 [7/7] (3.63ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 638 'call' 'p_0_7' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 639 [7/7] (3.63ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 639 'call' 'p_0_8' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 640 [7/7] (3.63ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 640 'call' 'p_0_9' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 641 [7/7] (3.63ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 641 'call' 'p_0_s' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 642 [7/7] (3.63ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 642 'call' 'p_0_10' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 643 [7/7] (3.63ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 643 'call' 'p_0_11' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 644 [7/7] (3.63ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 644 'call' 'p_0_12' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 645 [7/7] (3.63ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 645 'call' 'p_0_13' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 646 [7/7] (3.63ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 646 'call' 'p_0_14' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 647 [1/2] (3.25ns)   --->   "%weightMem_16_V_load = load i32* %weightMem_16_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 647 'load' 'weightMem_16_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 648 [1/1] (0.99ns)   --->   "%masked_V_0_15 = xor i32 %weightMem_16_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 648 'xor' 'masked_V_0_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 649 [1/2] (3.25ns)   --->   "%weightMem_17_V_load = load i32* %weightMem_17_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 649 'load' 'weightMem_17_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 650 [1/1] (0.99ns)   --->   "%masked_V_0_16 = xor i32 %weightMem_17_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 650 'xor' 'masked_V_0_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 651 [1/2] (3.25ns)   --->   "%weightMem_18_V_load = load i32* %weightMem_18_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 651 'load' 'weightMem_18_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 652 [1/1] (0.99ns)   --->   "%masked_V_0_17 = xor i32 %weightMem_18_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 652 'xor' 'masked_V_0_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 653 [1/2] (3.25ns)   --->   "%weightMem_19_V_load = load i32* %weightMem_19_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 653 'load' 'weightMem_19_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 654 [1/1] (0.99ns)   --->   "%masked_V_0_18 = xor i32 %weightMem_19_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 654 'xor' 'masked_V_0_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 655 [1/2] (3.25ns)   --->   "%weightMem_20_V_load = load i32* %weightMem_20_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 655 'load' 'weightMem_20_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 656 [1/1] (0.99ns)   --->   "%masked_V_0_19 = xor i32 %weightMem_20_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 656 'xor' 'masked_V_0_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 657 [1/2] (3.25ns)   --->   "%weightMem_21_V_load = load i32* %weightMem_21_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 657 'load' 'weightMem_21_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 658 [1/1] (0.99ns)   --->   "%masked_V_0_20 = xor i32 %weightMem_21_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 658 'xor' 'masked_V_0_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 659 [1/2] (3.25ns)   --->   "%weightMem_22_V_load = load i32* %weightMem_22_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 659 'load' 'weightMem_22_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 660 [1/1] (0.99ns)   --->   "%masked_V_0_21 = xor i32 %weightMem_22_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 660 'xor' 'masked_V_0_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 661 [1/2] (3.25ns)   --->   "%weightMem_23_V_load = load i32* %weightMem_23_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 661 'load' 'weightMem_23_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 662 [1/1] (0.99ns)   --->   "%masked_V_0_22 = xor i32 %weightMem_23_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 662 'xor' 'masked_V_0_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 663 [1/2] (3.25ns)   --->   "%weightMem_24_V_load = load i32* %weightMem_24_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 663 'load' 'weightMem_24_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 664 [1/1] (0.99ns)   --->   "%masked_V_0_23 = xor i32 %weightMem_24_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 664 'xor' 'masked_V_0_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 665 [1/2] (3.25ns)   --->   "%weightMem_25_V_load = load i32* %weightMem_25_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 665 'load' 'weightMem_25_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 666 [1/1] (0.99ns)   --->   "%masked_V_0_24 = xor i32 %weightMem_25_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 666 'xor' 'masked_V_0_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 667 [1/2] (3.25ns)   --->   "%weightMem_26_V_load = load i32* %weightMem_26_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 667 'load' 'weightMem_26_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 668 [1/1] (0.99ns)   --->   "%masked_V_0_25 = xor i32 %weightMem_26_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 668 'xor' 'masked_V_0_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 669 [1/2] (3.25ns)   --->   "%weightMem_27_V_load = load i32* %weightMem_27_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 669 'load' 'weightMem_27_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 670 [1/1] (0.99ns)   --->   "%masked_V_0_26 = xor i32 %weightMem_27_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 670 'xor' 'masked_V_0_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 671 [1/2] (3.25ns)   --->   "%weightMem_28_V_load = load i32* %weightMem_28_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 671 'load' 'weightMem_28_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 672 [1/1] (0.99ns)   --->   "%masked_V_0_27 = xor i32 %weightMem_28_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 672 'xor' 'masked_V_0_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 673 [1/2] (3.25ns)   --->   "%weightMem_29_V_load = load i32* %weightMem_29_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 673 'load' 'weightMem_29_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 674 [1/1] (0.99ns)   --->   "%masked_V_0_28 = xor i32 %weightMem_29_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 674 'xor' 'masked_V_0_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 675 [1/2] (3.25ns)   --->   "%weightMem_30_V_load = load i32* %weightMem_30_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 675 'load' 'weightMem_30_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 676 [1/1] (0.99ns)   --->   "%masked_V_0_29 = xor i32 %weightMem_30_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 676 'xor' 'masked_V_0_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 677 [1/2] (3.25ns)   --->   "%weightMem_31_V_load = load i32* %weightMem_31_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 677 'load' 'weightMem_31_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_8 : Operation 678 [1/1] (0.99ns)   --->   "%masked_V_0_30 = xor i32 %weightMem_31_V_load, %p_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 678 'xor' 'masked_V_0_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 679 [6/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 679 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 680 [6/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 680 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 681 [6/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 681 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 682 [6/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 682 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 683 [6/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 683 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 684 [6/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 684 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 685 [6/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 685 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 686 [6/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 686 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 687 [6/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 687 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 688 [6/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 688 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 689 [6/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 689 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 690 [6/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 690 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 691 [6/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 691 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 692 [6/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 692 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 693 [6/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 693 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 694 [6/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 694 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 695 [7/7] (3.63ns)   --->   "%p_0_15 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 695 'call' 'p_0_15' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 696 [7/7] (3.63ns)   --->   "%p_0_16 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 696 'call' 'p_0_16' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 697 [7/7] (3.63ns)   --->   "%p_0_17 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 697 'call' 'p_0_17' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 698 [7/7] (3.63ns)   --->   "%p_0_18 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 698 'call' 'p_0_18' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 699 [7/7] (3.63ns)   --->   "%p_0_19 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 699 'call' 'p_0_19' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 700 [7/7] (3.63ns)   --->   "%p_0_20 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 700 'call' 'p_0_20' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 701 [7/7] (3.63ns)   --->   "%p_0_21 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 701 'call' 'p_0_21' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 702 [7/7] (3.63ns)   --->   "%p_0_22 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 702 'call' 'p_0_22' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 703 [7/7] (3.63ns)   --->   "%p_0_23 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 703 'call' 'p_0_23' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 704 [7/7] (3.63ns)   --->   "%p_0_24 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 704 'call' 'p_0_24' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 705 [7/7] (3.63ns)   --->   "%p_0_25 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 705 'call' 'p_0_25' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 706 [7/7] (3.63ns)   --->   "%p_0_26 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 706 'call' 'p_0_26' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 707 [7/7] (3.63ns)   --->   "%p_0_27 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 707 'call' 'p_0_27' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 708 [7/7] (3.63ns)   --->   "%p_0_28 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 708 'call' 'p_0_28' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 709 [7/7] (3.63ns)   --->   "%p_0_29 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 709 'call' 'p_0_29' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 710 [7/7] (3.63ns)   --->   "%p_0_30 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 710 'call' 'p_0_30' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 711 [5/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 711 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 712 [5/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 712 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 713 [5/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 713 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 714 [5/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 714 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 715 [5/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 715 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 716 [5/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 716 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 717 [5/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 717 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 718 [5/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 718 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 719 [5/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 719 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 720 [5/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 720 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 721 [5/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 721 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 722 [5/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 722 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 723 [5/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 723 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 724 [5/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 724 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 725 [5/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 725 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 726 [5/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 726 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 727 [6/7] (4.34ns)   --->   "%p_0_15 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 727 'call' 'p_0_15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 728 [6/7] (4.34ns)   --->   "%p_0_16 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 728 'call' 'p_0_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 729 [6/7] (4.34ns)   --->   "%p_0_17 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 729 'call' 'p_0_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 730 [6/7] (4.34ns)   --->   "%p_0_18 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 730 'call' 'p_0_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 731 [6/7] (4.34ns)   --->   "%p_0_19 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 731 'call' 'p_0_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 732 [6/7] (4.34ns)   --->   "%p_0_20 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 732 'call' 'p_0_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 733 [6/7] (4.34ns)   --->   "%p_0_21 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 733 'call' 'p_0_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 734 [6/7] (4.34ns)   --->   "%p_0_22 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 734 'call' 'p_0_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 735 [6/7] (4.34ns)   --->   "%p_0_23 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 735 'call' 'p_0_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 736 [6/7] (4.34ns)   --->   "%p_0_24 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 736 'call' 'p_0_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 737 [6/7] (4.34ns)   --->   "%p_0_25 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 737 'call' 'p_0_25' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 738 [6/7] (4.34ns)   --->   "%p_0_26 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 738 'call' 'p_0_26' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 739 [6/7] (4.34ns)   --->   "%p_0_27 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 739 'call' 'p_0_27' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 740 [6/7] (4.34ns)   --->   "%p_0_28 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 740 'call' 'p_0_28' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 741 [6/7] (4.34ns)   --->   "%p_0_29 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 741 'call' 'p_0_29' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 742 [6/7] (4.34ns)   --->   "%p_0_30 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 742 'call' 'p_0_30' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 743 [4/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 743 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 744 [4/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 744 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 745 [4/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 745 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 746 [4/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 746 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 747 [4/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 747 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 748 [4/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 748 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 749 [4/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 749 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 750 [4/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 750 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 751 [4/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 751 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 752 [4/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 752 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 753 [4/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 753 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 754 [4/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 754 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 755 [4/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 755 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 756 [4/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 756 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 757 [4/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 757 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 758 [4/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 758 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 759 [5/7] (4.34ns)   --->   "%p_0_15 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 759 'call' 'p_0_15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 760 [5/7] (4.34ns)   --->   "%p_0_16 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 760 'call' 'p_0_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 761 [5/7] (4.34ns)   --->   "%p_0_17 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 761 'call' 'p_0_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 762 [5/7] (4.34ns)   --->   "%p_0_18 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 762 'call' 'p_0_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 763 [5/7] (4.34ns)   --->   "%p_0_19 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 763 'call' 'p_0_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 764 [5/7] (4.34ns)   --->   "%p_0_20 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 764 'call' 'p_0_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 765 [5/7] (4.34ns)   --->   "%p_0_21 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 765 'call' 'p_0_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 766 [5/7] (4.34ns)   --->   "%p_0_22 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 766 'call' 'p_0_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 767 [5/7] (4.34ns)   --->   "%p_0_23 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 767 'call' 'p_0_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 768 [5/7] (4.34ns)   --->   "%p_0_24 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 768 'call' 'p_0_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 769 [5/7] (4.34ns)   --->   "%p_0_25 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 769 'call' 'p_0_25' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 770 [5/7] (4.34ns)   --->   "%p_0_26 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 770 'call' 'p_0_26' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 771 [5/7] (4.34ns)   --->   "%p_0_27 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 771 'call' 'p_0_27' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 772 [5/7] (4.34ns)   --->   "%p_0_28 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 772 'call' 'p_0_28' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 773 [5/7] (4.34ns)   --->   "%p_0_29 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 773 'call' 'p_0_29' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 774 [5/7] (4.34ns)   --->   "%p_0_30 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 774 'call' 'p_0_30' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.34>
ST_12 : Operation 775 [3/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 775 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 776 [3/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 776 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 777 [3/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 777 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 778 [3/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 778 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 779 [3/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 779 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 780 [3/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 780 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 781 [3/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 781 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 782 [3/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 782 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 783 [3/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 783 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 784 [3/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 784 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 785 [3/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 785 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 786 [3/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 786 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 787 [3/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 787 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 788 [3/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 788 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 789 [3/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 789 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 790 [3/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 790 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 791 [4/7] (4.34ns)   --->   "%p_0_15 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 791 'call' 'p_0_15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 792 [4/7] (4.34ns)   --->   "%p_0_16 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 792 'call' 'p_0_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 793 [4/7] (4.34ns)   --->   "%p_0_17 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 793 'call' 'p_0_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 794 [4/7] (4.34ns)   --->   "%p_0_18 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 794 'call' 'p_0_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 795 [4/7] (4.34ns)   --->   "%p_0_19 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 795 'call' 'p_0_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 796 [4/7] (4.34ns)   --->   "%p_0_20 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 796 'call' 'p_0_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 797 [4/7] (4.34ns)   --->   "%p_0_21 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 797 'call' 'p_0_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 798 [4/7] (4.34ns)   --->   "%p_0_22 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 798 'call' 'p_0_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 799 [4/7] (4.34ns)   --->   "%p_0_23 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 799 'call' 'p_0_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 800 [4/7] (4.34ns)   --->   "%p_0_24 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 800 'call' 'p_0_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 801 [4/7] (4.34ns)   --->   "%p_0_25 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 801 'call' 'p_0_25' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 802 [4/7] (4.34ns)   --->   "%p_0_26 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 802 'call' 'p_0_26' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 803 [4/7] (4.34ns)   --->   "%p_0_27 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 803 'call' 'p_0_27' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 804 [4/7] (4.34ns)   --->   "%p_0_28 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 804 'call' 'p_0_28' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 805 [4/7] (4.34ns)   --->   "%p_0_29 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 805 'call' 'p_0_29' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 806 [4/7] (4.34ns)   --->   "%p_0_30 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 806 'call' 'p_0_30' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 807 [2/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 807 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 808 [2/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 808 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 809 [2/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 809 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 810 [2/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 810 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 811 [2/7] (4.34ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 811 'call' 'p_0_4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 812 [2/7] (4.34ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 812 'call' 'p_0_5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 813 [2/7] (4.34ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 813 'call' 'p_0_6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 814 [2/7] (4.34ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 814 'call' 'p_0_7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 815 [2/7] (4.34ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 815 'call' 'p_0_8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 816 [2/7] (4.34ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 816 'call' 'p_0_9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 817 [2/7] (4.34ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 817 'call' 'p_0_s' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 818 [2/7] (4.34ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 818 'call' 'p_0_10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 819 [2/7] (4.34ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 819 'call' 'p_0_11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 820 [2/7] (4.34ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 820 'call' 'p_0_12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 821 [2/7] (4.34ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 821 'call' 'p_0_13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 822 [2/7] (4.34ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 822 'call' 'p_0_14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 823 [3/7] (4.34ns)   --->   "%p_0_15 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 823 'call' 'p_0_15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 824 [3/7] (4.34ns)   --->   "%p_0_16 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 824 'call' 'p_0_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 825 [3/7] (4.34ns)   --->   "%p_0_17 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 825 'call' 'p_0_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 826 [3/7] (4.34ns)   --->   "%p_0_18 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 826 'call' 'p_0_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 827 [3/7] (4.34ns)   --->   "%p_0_19 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 827 'call' 'p_0_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 828 [3/7] (4.34ns)   --->   "%p_0_20 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 828 'call' 'p_0_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 829 [3/7] (4.34ns)   --->   "%p_0_21 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 829 'call' 'p_0_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 830 [3/7] (4.34ns)   --->   "%p_0_22 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 830 'call' 'p_0_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 831 [3/7] (4.34ns)   --->   "%p_0_23 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 831 'call' 'p_0_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 832 [3/7] (4.34ns)   --->   "%p_0_24 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 832 'call' 'p_0_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 833 [3/7] (4.34ns)   --->   "%p_0_25 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 833 'call' 'p_0_25' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 834 [3/7] (4.34ns)   --->   "%p_0_26 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 834 'call' 'p_0_26' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 835 [3/7] (4.34ns)   --->   "%p_0_27 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 835 'call' 'p_0_27' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 836 [3/7] (4.34ns)   --->   "%p_0_28 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 836 'call' 'p_0_28' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 837 [3/7] (4.34ns)   --->   "%p_0_29 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 837 'call' 'p_0_29' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 838 [3/7] (4.34ns)   --->   "%p_0_30 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 838 'call' 'p_0_30' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.34>
ST_14 : Operation 839 [1/7] (3.65ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 839 'call' 'p_0' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 840 [1/7] (3.65ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 840 'call' 'p_0_1' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 841 [1/7] (3.65ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 841 'call' 'p_0_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 842 [1/7] (3.65ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 842 'call' 'p_0_3' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 843 [1/7] (3.65ns)   --->   "%p_0_4 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 843 'call' 'p_0_4' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 844 [1/7] (3.65ns)   --->   "%p_0_5 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 844 'call' 'p_0_5' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 845 [1/7] (3.65ns)   --->   "%p_0_6 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 845 'call' 'p_0_6' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 846 [1/7] (3.65ns)   --->   "%p_0_7 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 846 'call' 'p_0_7' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 847 [1/7] (3.65ns)   --->   "%p_0_8 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 847 'call' 'p_0_8' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 848 [1/7] (3.65ns)   --->   "%p_0_9 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_9)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 848 'call' 'p_0_9' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 849 [1/7] (3.65ns)   --->   "%p_0_s = call fastcc i7 @NaivePopCount(i32 %masked_V_0_s)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 849 'call' 'p_0_s' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 850 [1/7] (3.65ns)   --->   "%p_0_10 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_10)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 850 'call' 'p_0_10' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 851 [1/7] (3.65ns)   --->   "%p_0_11 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_11)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 851 'call' 'p_0_11' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 852 [1/7] (3.65ns)   --->   "%p_0_12 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 852 'call' 'p_0_12' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 853 [1/7] (3.65ns)   --->   "%p_0_13 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 853 'call' 'p_0_13' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 854 [1/7] (3.65ns)   --->   "%p_0_14 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 854 'call' 'p_0_14' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 855 [2/7] (4.34ns)   --->   "%p_0_15 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 855 'call' 'p_0_15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 856 [2/7] (4.34ns)   --->   "%p_0_16 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 856 'call' 'p_0_16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 857 [2/7] (4.34ns)   --->   "%p_0_17 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 857 'call' 'p_0_17' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 858 [2/7] (4.34ns)   --->   "%p_0_18 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 858 'call' 'p_0_18' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 859 [2/7] (4.34ns)   --->   "%p_0_19 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 859 'call' 'p_0_19' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 860 [2/7] (4.34ns)   --->   "%p_0_20 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 860 'call' 'p_0_20' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 861 [2/7] (4.34ns)   --->   "%p_0_21 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 861 'call' 'p_0_21' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 862 [2/7] (4.34ns)   --->   "%p_0_22 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 862 'call' 'p_0_22' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 863 [2/7] (4.34ns)   --->   "%p_0_23 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 863 'call' 'p_0_23' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 864 [2/7] (4.34ns)   --->   "%p_0_24 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 864 'call' 'p_0_24' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 865 [2/7] (4.34ns)   --->   "%p_0_25 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 865 'call' 'p_0_25' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 866 [2/7] (4.34ns)   --->   "%p_0_26 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 866 'call' 'p_0_26' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 867 [2/7] (4.34ns)   --->   "%p_0_27 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 867 'call' 'p_0_27' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 868 [2/7] (4.34ns)   --->   "%p_0_28 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 868 'call' 'p_0_28' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 869 [2/7] (4.34ns)   --->   "%p_0_29 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 869 'call' 'p_0_29' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 870 [2/7] (4.34ns)   --->   "%p_0_30 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 870 'call' 'p_0_30' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 871 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_3_1159 = load i16* %accPopCount_0_0_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 871 'load' 'accPopCount_0_0_V_3_1159' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 872 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_3_1160 = load i16* %accPopCount_0_1_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 872 'load' 'accPopCount_0_1_V_3_1160' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 873 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_3_1161 = load i16* %accPopCount_0_2_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 873 'load' 'accPopCount_0_2_V_3_1161' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 874 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_3_1162 = load i16* %accPopCount_0_3_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 874 'load' 'accPopCount_0_3_V_3_1162' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 875 [1/1] (0.00ns)   --->   "%accPopCount_0_4_V_3_1163 = load i16* %accPopCount_0_4_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 875 'load' 'accPopCount_0_4_V_3_1163' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 876 [1/1] (0.00ns)   --->   "%accPopCount_0_5_V_3_1164 = load i16* %accPopCount_0_5_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 876 'load' 'accPopCount_0_5_V_3_1164' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 877 [1/1] (0.00ns)   --->   "%accPopCount_0_6_V_3_1165 = load i16* %accPopCount_0_6_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 877 'load' 'accPopCount_0_6_V_3_1165' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 878 [1/1] (0.00ns)   --->   "%accPopCount_0_7_V_3_1166 = load i16* %accPopCount_0_7_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 878 'load' 'accPopCount_0_7_V_3_1166' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 879 [1/1] (0.00ns)   --->   "%accPopCount_0_8_V_3_1167 = load i16* %accPopCount_0_8_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 879 'load' 'accPopCount_0_8_V_3_1167' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 880 [1/1] (0.00ns)   --->   "%accPopCount_0_9_V_3_1168 = load i16* %accPopCount_0_9_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 880 'load' 'accPopCount_0_9_V_3_1168' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 881 [1/1] (0.00ns)   --->   "%accPopCount_0_10_V_7 = load i16* %accPopCount_0_10_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 881 'load' 'accPopCount_0_10_V_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 882 [1/1] (0.00ns)   --->   "%accPopCount_0_11_V_7 = load i16* %accPopCount_0_11_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 882 'load' 'accPopCount_0_11_V_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 883 [1/1] (0.00ns)   --->   "%accPopCount_0_12_V_7 = load i16* %accPopCount_0_12_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 883 'load' 'accPopCount_0_12_V_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 884 [1/1] (0.00ns)   --->   "%accPopCount_0_13_V_7 = load i16* %accPopCount_0_13_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 884 'load' 'accPopCount_0_13_V_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 885 [1/1] (0.00ns)   --->   "%accPopCount_0_14_V_7 = load i16* %accPopCount_0_14_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 885 'load' 'accPopCount_0_14_V_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 886 [1/1] (0.00ns)   --->   "%accPopCount_0_15_V_7 = load i16* %accPopCount_0_15_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 886 'load' 'accPopCount_0_15_V_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 887 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_s = sext i7 %p_0 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 887 'sext' 'accPopCount_0_0_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 888 [1/1] (2.07ns)   --->   "%accPopCount_0_0_V = add i16 %accPopCount_0_0_V_3_1159, %accPopCount_0_0_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 888 'add' 'accPopCount_0_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 889 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_s = sext i7 %p_0_1 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 889 'sext' 'accPopCount_0_1_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 890 [1/1] (2.07ns)   --->   "%accPopCount_0_1_V = add i16 %accPopCount_0_1_V_3_1160, %accPopCount_0_1_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 890 'add' 'accPopCount_0_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 891 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_s = sext i7 %p_0_2 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 891 'sext' 'accPopCount_0_2_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 892 [1/1] (2.07ns)   --->   "%accPopCount_0_2_V = add i16 %accPopCount_0_2_V_3_1161, %accPopCount_0_2_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 892 'add' 'accPopCount_0_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 893 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_s = sext i7 %p_0_3 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 893 'sext' 'accPopCount_0_3_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 894 [1/1] (2.07ns)   --->   "%accPopCount_0_3_V = add i16 %accPopCount_0_3_V_3_1162, %accPopCount_0_3_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 894 'add' 'accPopCount_0_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 895 [1/1] (0.00ns)   --->   "%accPopCount_0_4_V_s = sext i7 %p_0_4 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 895 'sext' 'accPopCount_0_4_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 896 [1/1] (2.07ns)   --->   "%accPopCount_0_4_V = add i16 %accPopCount_0_4_V_3_1163, %accPopCount_0_4_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 896 'add' 'accPopCount_0_4_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 897 [1/1] (0.00ns)   --->   "%accPopCount_0_5_V_s = sext i7 %p_0_5 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 897 'sext' 'accPopCount_0_5_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 898 [1/1] (2.07ns)   --->   "%accPopCount_0_5_V = add i16 %accPopCount_0_5_V_3_1164, %accPopCount_0_5_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 898 'add' 'accPopCount_0_5_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 899 [1/1] (0.00ns)   --->   "%accPopCount_0_6_V_s = sext i7 %p_0_6 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 899 'sext' 'accPopCount_0_6_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 900 [1/1] (2.07ns)   --->   "%accPopCount_0_6_V = add i16 %accPopCount_0_6_V_3_1165, %accPopCount_0_6_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 900 'add' 'accPopCount_0_6_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 901 [1/1] (0.00ns)   --->   "%accPopCount_0_7_V_s = sext i7 %p_0_7 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 901 'sext' 'accPopCount_0_7_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 902 [1/1] (2.07ns)   --->   "%accPopCount_0_7_V = add i16 %accPopCount_0_7_V_3_1166, %accPopCount_0_7_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 902 'add' 'accPopCount_0_7_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 903 [1/1] (0.00ns)   --->   "%accPopCount_0_8_V_s = sext i7 %p_0_8 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 903 'sext' 'accPopCount_0_8_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 904 [1/1] (2.07ns)   --->   "%accPopCount_0_8_V = add i16 %accPopCount_0_8_V_3_1167, %accPopCount_0_8_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 904 'add' 'accPopCount_0_8_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 905 [1/1] (0.00ns)   --->   "%accPopCount_0_9_V_s = sext i7 %p_0_9 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 905 'sext' 'accPopCount_0_9_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 906 [1/1] (2.07ns)   --->   "%accPopCount_0_9_V = add i16 %accPopCount_0_9_V_3_1168, %accPopCount_0_9_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 906 'add' 'accPopCount_0_9_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 907 [1/1] (0.00ns)   --->   "%accPopCount_0_10_V_3 = sext i7 %p_0_s to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 907 'sext' 'accPopCount_0_10_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 908 [1/1] (2.07ns)   --->   "%accPopCount_0_10_V = add i16 %accPopCount_0_10_V_7, %accPopCount_0_10_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 908 'add' 'accPopCount_0_10_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 909 [1/1] (0.00ns)   --->   "%accPopCount_0_11_V_3 = sext i7 %p_0_10 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 909 'sext' 'accPopCount_0_11_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 910 [1/1] (2.07ns)   --->   "%accPopCount_0_11_V = add i16 %accPopCount_0_11_V_7, %accPopCount_0_11_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 910 'add' 'accPopCount_0_11_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 911 [1/1] (0.00ns)   --->   "%accPopCount_0_12_V_3 = sext i7 %p_0_11 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 911 'sext' 'accPopCount_0_12_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 912 [1/1] (2.07ns)   --->   "%accPopCount_0_12_V = add i16 %accPopCount_0_12_V_7, %accPopCount_0_12_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 912 'add' 'accPopCount_0_12_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 913 [1/1] (0.00ns)   --->   "%accPopCount_0_13_V_3 = sext i7 %p_0_12 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 913 'sext' 'accPopCount_0_13_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 914 [1/1] (2.07ns)   --->   "%accPopCount_0_13_V = add i16 %accPopCount_0_13_V_7, %accPopCount_0_13_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 914 'add' 'accPopCount_0_13_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 915 [1/1] (0.00ns)   --->   "%accPopCount_0_14_V_3 = sext i7 %p_0_13 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 915 'sext' 'accPopCount_0_14_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 916 [1/1] (2.07ns)   --->   "%accPopCount_0_14_V = add i16 %accPopCount_0_14_V_7, %accPopCount_0_14_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 916 'add' 'accPopCount_0_14_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 917 [1/1] (0.00ns)   --->   "%accPopCount_0_15_V_3 = sext i7 %p_0_14 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 917 'sext' 'accPopCount_0_15_V_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 918 [1/1] (2.07ns)   --->   "%accPopCount_0_15_V = add i16 %accPopCount_0_15_V_7, %accPopCount_0_15_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 918 'add' 'accPopCount_0_15_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 919 [1/7] (3.65ns)   --->   "%p_0_15 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 919 'call' 'p_0_15' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 920 [1/7] (3.65ns)   --->   "%p_0_16 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_16)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 920 'call' 'p_0_16' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 921 [1/7] (3.65ns)   --->   "%p_0_17 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_17)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 921 'call' 'p_0_17' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 922 [1/7] (3.65ns)   --->   "%p_0_18 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 922 'call' 'p_0_18' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 923 [1/7] (3.65ns)   --->   "%p_0_19 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 923 'call' 'p_0_19' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 924 [1/7] (3.65ns)   --->   "%p_0_20 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_20)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 924 'call' 'p_0_20' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 925 [1/7] (3.65ns)   --->   "%p_0_21 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_21)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 925 'call' 'p_0_21' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 926 [1/7] (3.65ns)   --->   "%p_0_22 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_22)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 926 'call' 'p_0_22' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 927 [1/7] (3.65ns)   --->   "%p_0_23 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 927 'call' 'p_0_23' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 928 [1/7] (3.65ns)   --->   "%p_0_24 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 928 'call' 'p_0_24' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 929 [1/7] (3.65ns)   --->   "%p_0_25 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_25)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 929 'call' 'p_0_25' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 930 [1/7] (3.65ns)   --->   "%p_0_26 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_26)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 930 'call' 'p_0_26' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 931 [1/7] (3.65ns)   --->   "%p_0_27 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_27)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 931 'call' 'p_0_27' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 932 [1/7] (3.65ns)   --->   "%p_0_28 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_28)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 932 'call' 'p_0_28' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 933 [1/7] (3.65ns)   --->   "%p_0_29 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_29)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 933 'call' 'p_0_29' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 934 [1/7] (3.65ns)   --->   "%p_0_30 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 934 'call' 'p_0_30' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 935 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_15_V, i16* %accPopCount_0_15_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 935 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 936 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_14_V, i16* %accPopCount_0_14_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 936 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 937 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_13_V, i16* %accPopCount_0_13_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 937 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 938 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_12_V, i16* %accPopCount_0_12_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 938 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 939 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_11_V, i16* %accPopCount_0_11_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 939 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 940 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_10_V, i16* %accPopCount_0_10_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 940 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 941 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_9_V, i16* %accPopCount_0_9_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 941 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 942 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_8_V, i16* %accPopCount_0_8_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 942 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 943 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_7_V, i16* %accPopCount_0_7_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 943 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 944 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_6_V, i16* %accPopCount_0_6_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 944 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 945 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_5_V, i16* %accPopCount_0_5_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 945 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 946 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_4_V, i16* %accPopCount_0_4_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 946 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 947 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_3_V, i16* %accPopCount_0_3_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 947 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 948 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_2_V, i16* %accPopCount_0_2_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 948 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 949 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_1_V, i16* %accPopCount_0_1_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 949 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 950 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_0_V, i16* %accPopCount_0_0_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 950 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_15 : Operation 951 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_15_V_6"   --->   Operation 951 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 952 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_14_V_6"   --->   Operation 952 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 953 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_13_V_6"   --->   Operation 953 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 954 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_12_V_6"   --->   Operation 954 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 955 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_11_V_6"   --->   Operation 955 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 956 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_10_V_6"   --->   Operation 956 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 957 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_9_V_3"   --->   Operation 957 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 958 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_8_V_3"   --->   Operation 958 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 959 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_7_V_3"   --->   Operation 959 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 960 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_6_V_3"   --->   Operation 960 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 961 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_5_V_3"   --->   Operation 961 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 962 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_4_V_3"   --->   Operation 962 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 963 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_3_V_3"   --->   Operation 963 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 964 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_2_V_3"   --->   Operation 964 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 965 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_1_V_3"   --->   Operation 965 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_15 : Operation 966 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_0_V_3"   --->   Operation 966 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 967 [1/1] (0.00ns)   --->   "%accPopCount_0_16_V_3 = load i16* %accPopCount_0_16_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 967 'load' 'accPopCount_0_16_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 968 [1/1] (0.00ns)   --->   "%accPopCount_0_17_V_3 = load i16* %accPopCount_0_17_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 968 'load' 'accPopCount_0_17_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 969 [1/1] (0.00ns)   --->   "%accPopCount_0_18_V_3 = load i16* %accPopCount_0_18_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 969 'load' 'accPopCount_0_18_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 970 [1/1] (0.00ns)   --->   "%accPopCount_0_19_V_3 = load i16* %accPopCount_0_19_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 970 'load' 'accPopCount_0_19_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 971 [1/1] (0.00ns)   --->   "%accPopCount_0_20_V_3 = load i16* %accPopCount_0_20_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 971 'load' 'accPopCount_0_20_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 972 [1/1] (0.00ns)   --->   "%accPopCount_0_21_V_3 = load i16* %accPopCount_0_21_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 972 'load' 'accPopCount_0_21_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 973 [1/1] (0.00ns)   --->   "%accPopCount_0_22_V_3 = load i16* %accPopCount_0_22_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 973 'load' 'accPopCount_0_22_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 974 [1/1] (0.00ns)   --->   "%accPopCount_0_23_V_3 = load i16* %accPopCount_0_23_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 974 'load' 'accPopCount_0_23_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 975 [1/1] (0.00ns)   --->   "%accPopCount_0_24_V_3 = load i16* %accPopCount_0_24_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 975 'load' 'accPopCount_0_24_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 976 [1/1] (0.00ns)   --->   "%accPopCount_0_25_V_3 = load i16* %accPopCount_0_25_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 976 'load' 'accPopCount_0_25_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 977 [1/1] (0.00ns)   --->   "%accPopCount_0_26_V_3 = load i16* %accPopCount_0_26_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 977 'load' 'accPopCount_0_26_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 978 [1/1] (0.00ns)   --->   "%accPopCount_0_27_V_3 = load i16* %accPopCount_0_27_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 978 'load' 'accPopCount_0_27_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 979 [1/1] (0.00ns)   --->   "%accPopCount_0_28_V_3 = load i16* %accPopCount_0_28_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 979 'load' 'accPopCount_0_28_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 980 [1/1] (0.00ns)   --->   "%accPopCount_0_29_V_3 = load i16* %accPopCount_0_29_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 980 'load' 'accPopCount_0_29_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 981 [1/1] (0.00ns)   --->   "%accPopCount_0_30_V_3 = load i16* %accPopCount_0_30_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 981 'load' 'accPopCount_0_30_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 982 [1/1] (0.00ns)   --->   "%accPopCount_0_31_V_3 = load i16* %accPopCount_0_31_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 982 'load' 'accPopCount_0_31_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 983 [1/1] (0.00ns)   --->   "%accPopCount_0_16_V_1 = sext i7 %p_0_15 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 983 'sext' 'accPopCount_0_16_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 984 [1/1] (2.07ns)   --->   "%accPopCount_0_16_V = add i16 %accPopCount_0_16_V_3, %accPopCount_0_16_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 984 'add' 'accPopCount_0_16_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 985 [1/1] (0.00ns)   --->   "%accPopCount_0_17_V_1 = sext i7 %p_0_16 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 985 'sext' 'accPopCount_0_17_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 986 [1/1] (2.07ns)   --->   "%accPopCount_0_17_V = add i16 %accPopCount_0_17_V_3, %accPopCount_0_17_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 986 'add' 'accPopCount_0_17_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 987 [1/1] (0.00ns)   --->   "%accPopCount_0_18_V_1 = sext i7 %p_0_17 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 987 'sext' 'accPopCount_0_18_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 988 [1/1] (2.07ns)   --->   "%accPopCount_0_18_V = add i16 %accPopCount_0_18_V_3, %accPopCount_0_18_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 988 'add' 'accPopCount_0_18_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 989 [1/1] (0.00ns)   --->   "%accPopCount_0_19_V_1 = sext i7 %p_0_18 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 989 'sext' 'accPopCount_0_19_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 990 [1/1] (2.07ns)   --->   "%accPopCount_0_19_V = add i16 %accPopCount_0_19_V_3, %accPopCount_0_19_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 990 'add' 'accPopCount_0_19_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 991 [1/1] (0.00ns)   --->   "%accPopCount_0_20_V_1 = sext i7 %p_0_19 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 991 'sext' 'accPopCount_0_20_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 992 [1/1] (2.07ns)   --->   "%accPopCount_0_20_V = add i16 %accPopCount_0_20_V_3, %accPopCount_0_20_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 992 'add' 'accPopCount_0_20_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 993 [1/1] (0.00ns)   --->   "%accPopCount_0_21_V_1 = sext i7 %p_0_20 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 993 'sext' 'accPopCount_0_21_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 994 [1/1] (2.07ns)   --->   "%accPopCount_0_21_V = add i16 %accPopCount_0_21_V_3, %accPopCount_0_21_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 994 'add' 'accPopCount_0_21_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 995 [1/1] (0.00ns)   --->   "%accPopCount_0_22_V_1 = sext i7 %p_0_21 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 995 'sext' 'accPopCount_0_22_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 996 [1/1] (2.07ns)   --->   "%accPopCount_0_22_V = add i16 %accPopCount_0_22_V_3, %accPopCount_0_22_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 996 'add' 'accPopCount_0_22_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 997 [1/1] (0.00ns)   --->   "%accPopCount_0_23_V_1 = sext i7 %p_0_22 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 997 'sext' 'accPopCount_0_23_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 998 [1/1] (2.07ns)   --->   "%accPopCount_0_23_V = add i16 %accPopCount_0_23_V_3, %accPopCount_0_23_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 998 'add' 'accPopCount_0_23_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 999 [1/1] (0.00ns)   --->   "%accPopCount_0_24_V_1 = sext i7 %p_0_23 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 999 'sext' 'accPopCount_0_24_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1000 [1/1] (2.07ns)   --->   "%accPopCount_0_24_V = add i16 %accPopCount_0_24_V_3, %accPopCount_0_24_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1000 'add' 'accPopCount_0_24_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1001 [1/1] (0.00ns)   --->   "%accPopCount_0_25_V_1 = sext i7 %p_0_24 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1001 'sext' 'accPopCount_0_25_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1002 [1/1] (2.07ns)   --->   "%accPopCount_0_25_V = add i16 %accPopCount_0_25_V_3, %accPopCount_0_25_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1002 'add' 'accPopCount_0_25_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1003 [1/1] (0.00ns)   --->   "%accPopCount_0_26_V_1 = sext i7 %p_0_25 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1003 'sext' 'accPopCount_0_26_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1004 [1/1] (2.07ns)   --->   "%accPopCount_0_26_V = add i16 %accPopCount_0_26_V_3, %accPopCount_0_26_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1004 'add' 'accPopCount_0_26_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1005 [1/1] (0.00ns)   --->   "%accPopCount_0_27_V_1 = sext i7 %p_0_26 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1005 'sext' 'accPopCount_0_27_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1006 [1/1] (2.07ns)   --->   "%accPopCount_0_27_V = add i16 %accPopCount_0_27_V_3, %accPopCount_0_27_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1006 'add' 'accPopCount_0_27_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1007 [1/1] (0.00ns)   --->   "%accPopCount_0_28_V_1 = sext i7 %p_0_27 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1007 'sext' 'accPopCount_0_28_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1008 [1/1] (2.07ns)   --->   "%accPopCount_0_28_V = add i16 %accPopCount_0_28_V_3, %accPopCount_0_28_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1008 'add' 'accPopCount_0_28_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1009 [1/1] (0.00ns)   --->   "%accPopCount_0_29_V_1 = sext i7 %p_0_28 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1009 'sext' 'accPopCount_0_29_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1010 [1/1] (2.07ns)   --->   "%accPopCount_0_29_V = add i16 %accPopCount_0_29_V_3, %accPopCount_0_29_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1010 'add' 'accPopCount_0_29_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1011 [1/1] (0.00ns)   --->   "%accPopCount_0_30_V_1 = sext i7 %p_0_29 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1011 'sext' 'accPopCount_0_30_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1012 [1/1] (2.07ns)   --->   "%accPopCount_0_30_V = add i16 %accPopCount_0_30_V_3, %accPopCount_0_30_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1012 'add' 'accPopCount_0_30_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1013 [1/1] (0.00ns)   --->   "%accPopCount_0_31_V_1 = sext i7 %p_0_30 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1013 'sext' 'accPopCount_0_31_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1014 [1/1] (2.07ns)   --->   "%accPopCount_0_31_V = add i16 %accPopCount_0_31_V_3, %accPopCount_0_31_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1014 'add' 'accPopCount_0_31_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1015 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_31_V, i16* %accPopCount_0_31_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1015 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1016 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_30_V, i16* %accPopCount_0_30_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1016 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1017 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_29_V, i16* %accPopCount_0_29_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1017 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1018 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_28_V, i16* %accPopCount_0_28_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1018 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1019 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_27_V, i16* %accPopCount_0_27_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1019 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1020 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_26_V, i16* %accPopCount_0_26_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1020 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1021 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_25_V, i16* %accPopCount_0_25_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1021 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1022 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_24_V, i16* %accPopCount_0_24_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1022 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1023 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_23_V, i16* %accPopCount_0_23_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1023 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1024 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_22_V, i16* %accPopCount_0_22_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1024 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1025 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_21_V, i16* %accPopCount_0_21_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1025 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1026 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_20_V, i16* %accPopCount_0_20_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1026 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1027 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_19_V, i16* %accPopCount_0_19_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1027 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1028 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_18_V, i16* %accPopCount_0_18_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1028 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1029 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_17_V, i16* %accPopCount_0_17_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1029 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1030 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_16_V, i16* %accPopCount_0_16_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 1030 'store' <Predicate = (!exitcond & !tmp_57)> <Delay = 1.81>
ST_16 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_58 = sext i16 %accPopCount_0_0_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1031 'sext' 'tmp_58' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1032 [1/1] (0.00ns)   --->   "%means_in1_V_0_load = load i24* @means_in1_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1032 'load' 'means_in1_V_0_load' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1033 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_59 = mul i24 %tmp_58, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1033 'mul' 'tmp_59' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_206_0_1 = sext i16 %accPopCount_0_1_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1034 'sext' 'tmp_206_0_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1035 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_1 = mul i24 %tmp_206_0_1, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1035 'mul' 'tmp_207_0_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1036 [1/1] (0.00ns)   --->   "%tmp_206_0_2 = sext i16 %accPopCount_0_2_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1036 'sext' 'tmp_206_0_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1037 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_2 = mul i24 %tmp_206_0_2, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1037 'mul' 'tmp_207_0_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_206_0_3 = sext i16 %accPopCount_0_3_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1038 'sext' 'tmp_206_0_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1039 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_3 = mul i24 %tmp_206_0_3, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1039 'mul' 'tmp_207_0_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_206_0_4 = sext i16 %accPopCount_0_4_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1040 'sext' 'tmp_206_0_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1041 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_4 = mul i24 %tmp_206_0_4, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1041 'mul' 'tmp_207_0_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_206_0_5 = sext i16 %accPopCount_0_5_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1042 'sext' 'tmp_206_0_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1043 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_5 = mul i24 %tmp_206_0_5, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1043 'mul' 'tmp_207_0_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1044 [1/1] (0.00ns)   --->   "%tmp_206_0_6 = sext i16 %accPopCount_0_6_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1044 'sext' 'tmp_206_0_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1045 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_6 = mul i24 %tmp_206_0_6, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1045 'mul' 'tmp_207_0_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1046 [1/1] (0.00ns)   --->   "%tmp_206_0_7 = sext i16 %accPopCount_0_7_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1046 'sext' 'tmp_206_0_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1047 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_7 = mul i24 %tmp_206_0_7, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1047 'mul' 'tmp_207_0_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_206_0_8 = sext i16 %accPopCount_0_8_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1048 'sext' 'tmp_206_0_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1049 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_8 = mul i24 %tmp_206_0_8, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1049 'mul' 'tmp_207_0_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_206_0_9 = sext i16 %accPopCount_0_9_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1050 'sext' 'tmp_206_0_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1051 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_9 = mul i24 %tmp_206_0_9, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1051 'mul' 'tmp_207_0_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_206_0_s = sext i16 %accPopCount_0_10_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1052 'sext' 'tmp_206_0_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1053 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_s = mul i24 %tmp_206_0_s, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1053 'mul' 'tmp_207_0_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_206_0_10 = sext i16 %accPopCount_0_11_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1054 'sext' 'tmp_206_0_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1055 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_10 = mul i24 %tmp_206_0_10, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1055 'mul' 'tmp_207_0_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_206_0_11 = sext i16 %accPopCount_0_12_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1056 'sext' 'tmp_206_0_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1057 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_11 = mul i24 %tmp_206_0_11, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1057 'mul' 'tmp_207_0_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1058 [1/1] (0.00ns)   --->   "%tmp_206_0_12 = sext i16 %accPopCount_0_13_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1058 'sext' 'tmp_206_0_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1059 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_12 = mul i24 %tmp_206_0_12, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1059 'mul' 'tmp_207_0_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1060 [1/1] (0.00ns)   --->   "%tmp_206_0_13 = sext i16 %accPopCount_0_14_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1060 'sext' 'tmp_206_0_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1061 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_13 = mul i24 %tmp_206_0_13, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1061 'mul' 'tmp_207_0_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_206_0_14 = sext i16 %accPopCount_0_15_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1062 'sext' 'tmp_206_0_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_16 : Operation 1063 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_14 = mul i24 %tmp_206_0_14, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1063 'mul' 'tmp_207_0_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1064 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_31_V_2"   --->   Operation 1064 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1065 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_30_V_2"   --->   Operation 1065 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1066 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_29_V_2"   --->   Operation 1066 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1067 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_28_V_2"   --->   Operation 1067 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1068 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_27_V_2"   --->   Operation 1068 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1069 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_26_V_2"   --->   Operation 1069 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1070 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_25_V_2"   --->   Operation 1070 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1071 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_24_V_2"   --->   Operation 1071 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1072 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_23_V_2"   --->   Operation 1072 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1073 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_22_V_2"   --->   Operation 1073 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1074 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_21_V_2"   --->   Operation 1074 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1075 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_20_V_2"   --->   Operation 1075 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1076 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_19_V_2"   --->   Operation 1076 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1077 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_18_V_2"   --->   Operation 1077 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1078 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_17_V_2"   --->   Operation 1078 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>
ST_16 : Operation 1079 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_16_V_2"   --->   Operation 1079 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.81>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 1080 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1080 'load' 'accPopCount_V_1_0_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1081 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2_s = load i16* %accPopCount_V_1_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1081 'load' 'accPopCount_V_1_1_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1082 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2_s = load i16* %accPopCount_V_1_2_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1082 'load' 'accPopCount_V_1_2_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1083 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2_s = load i16* %accPopCount_V_1_3_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1083 'load' 'accPopCount_V_1_3_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1084 [1/1] (0.00ns)   --->   "%accPopCount_V_1_4_2_s = load i16* %accPopCount_V_1_4_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1084 'load' 'accPopCount_V_1_4_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1085 [1/1] (0.00ns)   --->   "%accPopCount_V_1_5_2_s = load i16* %accPopCount_V_1_5_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1085 'load' 'accPopCount_V_1_5_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1086 [1/1] (0.00ns)   --->   "%accPopCount_V_1_6_2_s = load i16* %accPopCount_V_1_6_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1086 'load' 'accPopCount_V_1_6_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1087 [1/1] (0.00ns)   --->   "%accPopCount_V_1_7_2_s = load i16* %accPopCount_V_1_7_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1087 'load' 'accPopCount_V_1_7_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1088 [1/1] (0.00ns)   --->   "%accPopCount_V_1_8_2_s = load i16* %accPopCount_V_1_8_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1088 'load' 'accPopCount_V_1_8_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1089 [1/1] (0.00ns)   --->   "%accPopCount_V_1_9_2_s = load i16* %accPopCount_V_1_9_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1089 'load' 'accPopCount_V_1_9_2_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1090 [1/1] (0.00ns)   --->   "%accPopCount_V_1_10_2_3 = load i16* %accPopCount_V_1_10_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1090 'load' 'accPopCount_V_1_10_2_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1091 [1/1] (0.00ns)   --->   "%accPopCount_V_1_11_2_3 = load i16* %accPopCount_V_1_11_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1091 'load' 'accPopCount_V_1_11_2_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1092 [1/1] (0.00ns)   --->   "%accPopCount_V_1_12_2_3 = load i16* %accPopCount_V_1_12_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1092 'load' 'accPopCount_V_1_12_2_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1093 [1/1] (0.00ns)   --->   "%accPopCount_V_1_13_2_3 = load i16* %accPopCount_V_1_13_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1093 'load' 'accPopCount_V_1_13_2_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1094 [1/1] (0.00ns)   --->   "%accPopCount_V_1_14_2_3 = load i16* %accPopCount_V_1_14_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1094 'load' 'accPopCount_V_1_14_2_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1095 [1/1] (0.00ns)   --->   "%accPopCount_V_1_15_2_3 = load i16* %accPopCount_V_1_15_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1095 'load' 'accPopCount_V_1_15_2_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1096 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_59 = mul i24 %tmp_58, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1096 'mul' 'tmp_59' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1097 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_1 = mul i24 %tmp_206_0_1, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1097 'mul' 'tmp_207_0_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1098 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_2 = mul i24 %tmp_206_0_2, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1098 'mul' 'tmp_207_0_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1099 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_3 = mul i24 %tmp_206_0_3, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1099 'mul' 'tmp_207_0_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1100 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_4 = mul i24 %tmp_206_0_4, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1100 'mul' 'tmp_207_0_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1101 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_5 = mul i24 %tmp_206_0_5, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1101 'mul' 'tmp_207_0_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1102 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_6 = mul i24 %tmp_206_0_6, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1102 'mul' 'tmp_207_0_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1103 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_7 = mul i24 %tmp_206_0_7, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1103 'mul' 'tmp_207_0_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1104 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_8 = mul i24 %tmp_206_0_8, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1104 'mul' 'tmp_207_0_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1105 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_9 = mul i24 %tmp_206_0_9, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1105 'mul' 'tmp_207_0_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1106 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_s = mul i24 %tmp_206_0_s, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1106 'mul' 'tmp_207_0_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1107 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_10 = mul i24 %tmp_206_0_10, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1107 'mul' 'tmp_207_0_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1108 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_11 = mul i24 %tmp_206_0_11, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1108 'mul' 'tmp_207_0_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1109 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_12 = mul i24 %tmp_206_0_12, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1109 'mul' 'tmp_207_0_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1110 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_13 = mul i24 %tmp_206_0_13, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1110 'mul' 'tmp_207_0_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1111 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_14 = mul i24 %tmp_206_0_14, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1111 'mul' 'tmp_207_0_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1112 [1/1] (0.00ns)   --->   "%tmp_206_0_15 = sext i16 %accPopCount_0_16_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1112 'sext' 'tmp_206_0_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1113 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_15 = mul i24 %tmp_206_0_15, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1113 'mul' 'tmp_207_0_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_206_0_16 = sext i16 %accPopCount_0_17_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1114 'sext' 'tmp_206_0_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1115 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_16 = mul i24 %tmp_206_0_16, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1115 'mul' 'tmp_207_0_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_206_0_17 = sext i16 %accPopCount_0_18_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1116 'sext' 'tmp_206_0_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1117 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_17 = mul i24 %tmp_206_0_17, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1117 'mul' 'tmp_207_0_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_206_0_18 = sext i16 %accPopCount_0_19_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1118 'sext' 'tmp_206_0_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1119 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_18 = mul i24 %tmp_206_0_18, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1119 'mul' 'tmp_207_0_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_206_0_19 = sext i16 %accPopCount_0_20_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1120 'sext' 'tmp_206_0_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1121 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_19 = mul i24 %tmp_206_0_19, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1121 'mul' 'tmp_207_0_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_206_0_20 = sext i16 %accPopCount_0_21_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1122 'sext' 'tmp_206_0_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1123 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_20 = mul i24 %tmp_206_0_20, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1123 'mul' 'tmp_207_0_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_206_0_21 = sext i16 %accPopCount_0_22_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1124 'sext' 'tmp_206_0_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1125 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_21 = mul i24 %tmp_206_0_21, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1125 'mul' 'tmp_207_0_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1126 [1/1] (0.00ns)   --->   "%tmp_206_0_22 = sext i16 %accPopCount_0_23_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1126 'sext' 'tmp_206_0_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1127 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_22 = mul i24 %tmp_206_0_22, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1127 'mul' 'tmp_207_0_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1128 [1/1] (0.00ns)   --->   "%tmp_206_0_23 = sext i16 %accPopCount_0_24_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1128 'sext' 'tmp_206_0_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1129 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_23 = mul i24 %tmp_206_0_23, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1129 'mul' 'tmp_207_0_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_206_0_24 = sext i16 %accPopCount_0_25_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1130 'sext' 'tmp_206_0_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1131 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_24 = mul i24 %tmp_206_0_24, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1131 'mul' 'tmp_207_0_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1132 [1/1] (0.00ns)   --->   "%tmp_206_0_25 = sext i16 %accPopCount_0_26_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1132 'sext' 'tmp_206_0_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1133 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_25 = mul i24 %tmp_206_0_25, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1133 'mul' 'tmp_207_0_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_206_0_26 = sext i16 %accPopCount_0_27_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1134 'sext' 'tmp_206_0_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1135 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_26 = mul i24 %tmp_206_0_26, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1135 'mul' 'tmp_207_0_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1136 [1/1] (0.00ns)   --->   "%tmp_206_0_27 = sext i16 %accPopCount_0_28_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1136 'sext' 'tmp_206_0_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1137 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_27 = mul i24 %tmp_206_0_27, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1137 'mul' 'tmp_207_0_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1138 [1/1] (0.00ns)   --->   "%tmp_206_0_28 = sext i16 %accPopCount_0_29_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1138 'sext' 'tmp_206_0_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1139 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_28 = mul i24 %tmp_206_0_28, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1139 'mul' 'tmp_207_0_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_206_0_29 = sext i16 %accPopCount_0_30_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1140 'sext' 'tmp_206_0_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1141 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_29 = mul i24 %tmp_206_0_29, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1141 'mul' 'tmp_207_0_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_206_0_30 = sext i16 %accPopCount_0_31_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1142 'sext' 'tmp_206_0_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1143 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_30 = mul i24 %tmp_206_0_30, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1143 'mul' 'tmp_207_0_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1144 [1/1] (0.00ns)   --->   "%tmp_206_1 = sext i16 %accPopCount_V_1_0_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1144 'sext' 'tmp_206_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1145 [1/1] (0.00ns)   --->   "%means_in1_V_1_load = load i24* @means_in1_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1145 'load' 'means_in1_V_1_load' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1146 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1)   --->   "%tmp_207_1 = mul i24 %tmp_206_1, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1146 'mul' 'tmp_207_1' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1147 [1/1] (0.00ns)   --->   "%tmp_206_1_1 = sext i16 %accPopCount_V_1_1_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1147 'sext' 'tmp_206_1_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1148 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_1)   --->   "%tmp_207_1_1 = mul i24 %tmp_206_1_1, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1148 'mul' 'tmp_207_1_1' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_206_1_2 = sext i16 %accPopCount_V_1_2_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1149 'sext' 'tmp_206_1_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1150 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_2)   --->   "%tmp_207_1_2 = mul i24 %tmp_206_1_2, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1150 'mul' 'tmp_207_1_2' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_206_1_3 = sext i16 %accPopCount_V_1_3_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1151 'sext' 'tmp_206_1_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1152 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_3)   --->   "%tmp_207_1_3 = mul i24 %tmp_206_1_3, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1152 'mul' 'tmp_207_1_3' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_206_1_4 = sext i16 %accPopCount_V_1_4_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1153 'sext' 'tmp_206_1_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1154 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_4)   --->   "%tmp_207_1_4 = mul i24 %tmp_206_1_4, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1154 'mul' 'tmp_207_1_4' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1155 [1/1] (0.00ns)   --->   "%tmp_206_1_5 = sext i16 %accPopCount_V_1_5_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1155 'sext' 'tmp_206_1_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1156 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_5)   --->   "%tmp_207_1_5 = mul i24 %tmp_206_1_5, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1156 'mul' 'tmp_207_1_5' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1157 [1/1] (0.00ns)   --->   "%tmp_206_1_6 = sext i16 %accPopCount_V_1_6_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1157 'sext' 'tmp_206_1_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1158 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_6)   --->   "%tmp_207_1_6 = mul i24 %tmp_206_1_6, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1158 'mul' 'tmp_207_1_6' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1159 [1/1] (0.00ns)   --->   "%tmp_206_1_7 = sext i16 %accPopCount_V_1_7_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1159 'sext' 'tmp_206_1_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1160 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_7)   --->   "%tmp_207_1_7 = mul i24 %tmp_206_1_7, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1160 'mul' 'tmp_207_1_7' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_206_1_8 = sext i16 %accPopCount_V_1_8_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1161 'sext' 'tmp_206_1_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1162 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_8)   --->   "%tmp_207_1_8 = mul i24 %tmp_206_1_8, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1162 'mul' 'tmp_207_1_8' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_206_1_9 = sext i16 %accPopCount_V_1_9_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1163 'sext' 'tmp_206_1_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1164 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_9)   --->   "%tmp_207_1_9 = mul i24 %tmp_206_1_9, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1164 'mul' 'tmp_207_1_9' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1165 [1/1] (0.00ns)   --->   "%tmp_206_1_s = sext i16 %accPopCount_V_1_10_2_3 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1165 'sext' 'tmp_206_1_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1166 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_s)   --->   "%tmp_207_1_s = mul i24 %tmp_206_1_s, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1166 'mul' 'tmp_207_1_s' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_206_1_10 = sext i16 %accPopCount_V_1_11_2_3 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1167 'sext' 'tmp_206_1_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1168 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_10)   --->   "%tmp_207_1_10 = mul i24 %tmp_206_1_10, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1168 'mul' 'tmp_207_1_10' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_206_1_11 = sext i16 %accPopCount_V_1_12_2_3 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1169 'sext' 'tmp_206_1_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1170 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_11)   --->   "%tmp_207_1_11 = mul i24 %tmp_206_1_11, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1170 'mul' 'tmp_207_1_11' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_206_1_12 = sext i16 %accPopCount_V_1_13_2_3 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1171 'sext' 'tmp_206_1_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1172 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_12)   --->   "%tmp_207_1_12 = mul i24 %tmp_206_1_12, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1172 'mul' 'tmp_207_1_12' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_206_1_13 = sext i16 %accPopCount_V_1_14_2_3 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1173 'sext' 'tmp_206_1_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1174 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_13)   --->   "%tmp_207_1_13 = mul i24 %tmp_206_1_13, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1174 'mul' 'tmp_207_1_13' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_206_1_14 = sext i16 %accPopCount_V_1_15_2_3 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1175 'sext' 'tmp_206_1_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_17 : Operation 1176 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_14)   --->   "%tmp_207_1_14 = mul i24 %tmp_206_1_14, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1176 'mul' 'tmp_207_1_14' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1177 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_15_2"   --->   Operation 1177 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1178 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_14_2"   --->   Operation 1178 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1179 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_13_2"   --->   Operation 1179 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1180 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_12_2"   --->   Operation 1180 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1181 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_11_2"   --->   Operation 1181 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1182 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_10_2"   --->   Operation 1182 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1183 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_9_2"   --->   Operation 1183 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1184 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_8_2"   --->   Operation 1184 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1185 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_7_2"   --->   Operation 1185 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1186 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_6_2"   --->   Operation 1186 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1187 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_5_2"   --->   Operation 1187 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1188 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_4_2"   --->   Operation 1188 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1189 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_3_2"   --->   Operation 1189 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1190 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_2_2"   --->   Operation 1190 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1191 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_1_2"   --->   Operation 1191 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_17 : Operation 1192 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_0_2"   --->   Operation 1192 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 1193 [1/1] (0.00ns)   --->   "%accPopCount_V_1_16_2_1 = load i16* %accPopCount_V_1_16_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1193 'load' 'accPopCount_V_1_16_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1194 [1/1] (0.00ns)   --->   "%accPopCount_V_1_17_2_1 = load i16* %accPopCount_V_1_17_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1194 'load' 'accPopCount_V_1_17_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1195 [1/1] (0.00ns)   --->   "%accPopCount_V_1_18_2_1 = load i16* %accPopCount_V_1_18_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1195 'load' 'accPopCount_V_1_18_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1196 [1/1] (0.00ns)   --->   "%accPopCount_V_1_19_2_1 = load i16* %accPopCount_V_1_19_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1196 'load' 'accPopCount_V_1_19_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1197 [1/1] (0.00ns)   --->   "%accPopCount_V_1_20_2_1 = load i16* %accPopCount_V_1_20_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1197 'load' 'accPopCount_V_1_20_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1198 [1/1] (0.00ns)   --->   "%accPopCount_V_1_21_2_1 = load i16* %accPopCount_V_1_21_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1198 'load' 'accPopCount_V_1_21_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1199 [1/1] (0.00ns)   --->   "%accPopCount_V_1_22_2_1 = load i16* %accPopCount_V_1_22_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1199 'load' 'accPopCount_V_1_22_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1200 [1/1] (0.00ns)   --->   "%accPopCount_V_1_23_2_1 = load i16* %accPopCount_V_1_23_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1200 'load' 'accPopCount_V_1_23_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1201 [1/1] (0.00ns)   --->   "%accPopCount_V_1_24_2_1 = load i16* %accPopCount_V_1_24_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1201 'load' 'accPopCount_V_1_24_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1202 [1/1] (0.00ns)   --->   "%accPopCount_V_1_25_2_1 = load i16* %accPopCount_V_1_25_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1202 'load' 'accPopCount_V_1_25_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1203 [1/1] (0.00ns)   --->   "%accPopCount_V_1_26_2_1 = load i16* %accPopCount_V_1_26_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1203 'load' 'accPopCount_V_1_26_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1204 [1/1] (0.00ns)   --->   "%accPopCount_V_1_27_2_1 = load i16* %accPopCount_V_1_27_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1204 'load' 'accPopCount_V_1_27_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1205 [1/1] (0.00ns)   --->   "%accPopCount_V_1_28_2_1 = load i16* %accPopCount_V_1_28_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1205 'load' 'accPopCount_V_1_28_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1206 [1/1] (0.00ns)   --->   "%accPopCount_V_1_29_2_1 = load i16* %accPopCount_V_1_29_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1206 'load' 'accPopCount_V_1_29_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1207 [1/1] (0.00ns)   --->   "%accPopCount_V_1_30_2_1 = load i16* %accPopCount_V_1_30_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1207 'load' 'accPopCount_V_1_30_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1208 [1/1] (0.00ns)   --->   "%accPopCount_V_1_31_2_1 = load i16* %accPopCount_V_1_31_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1208 'load' 'accPopCount_V_1_31_2_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1209 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_59 = mul i24 %tmp_58, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1209 'mul' 'tmp_59' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1210 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_1 = mul i24 %tmp_206_0_1, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1210 'mul' 'tmp_207_0_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1211 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_2 = mul i24 %tmp_206_0_2, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1211 'mul' 'tmp_207_0_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1212 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_3 = mul i24 %tmp_206_0_3, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1212 'mul' 'tmp_207_0_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1213 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_4 = mul i24 %tmp_206_0_4, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1213 'mul' 'tmp_207_0_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1214 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_5 = mul i24 %tmp_206_0_5, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1214 'mul' 'tmp_207_0_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1215 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_6 = mul i24 %tmp_206_0_6, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1215 'mul' 'tmp_207_0_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1216 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_7 = mul i24 %tmp_206_0_7, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1216 'mul' 'tmp_207_0_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1217 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_8 = mul i24 %tmp_206_0_8, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1217 'mul' 'tmp_207_0_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1218 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_9 = mul i24 %tmp_206_0_9, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1218 'mul' 'tmp_207_0_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1219 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_s = mul i24 %tmp_206_0_s, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1219 'mul' 'tmp_207_0_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1220 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_10 = mul i24 %tmp_206_0_10, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1220 'mul' 'tmp_207_0_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1221 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_11 = mul i24 %tmp_206_0_11, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1221 'mul' 'tmp_207_0_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1222 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_12 = mul i24 %tmp_206_0_12, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1222 'mul' 'tmp_207_0_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1223 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_13 = mul i24 %tmp_206_0_13, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1223 'mul' 'tmp_207_0_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1224 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_14 = mul i24 %tmp_206_0_14, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1224 'mul' 'tmp_207_0_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1225 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_15 = mul i24 %tmp_206_0_15, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1225 'mul' 'tmp_207_0_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1226 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_16 = mul i24 %tmp_206_0_16, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1226 'mul' 'tmp_207_0_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1227 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_17 = mul i24 %tmp_206_0_17, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1227 'mul' 'tmp_207_0_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1228 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_18 = mul i24 %tmp_206_0_18, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1228 'mul' 'tmp_207_0_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1229 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_19 = mul i24 %tmp_206_0_19, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1229 'mul' 'tmp_207_0_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1230 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_20 = mul i24 %tmp_206_0_20, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1230 'mul' 'tmp_207_0_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1231 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_21 = mul i24 %tmp_206_0_21, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1231 'mul' 'tmp_207_0_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1232 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_22 = mul i24 %tmp_206_0_22, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1232 'mul' 'tmp_207_0_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1233 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_23 = mul i24 %tmp_206_0_23, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1233 'mul' 'tmp_207_0_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1234 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_24 = mul i24 %tmp_206_0_24, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1234 'mul' 'tmp_207_0_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1235 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_25 = mul i24 %tmp_206_0_25, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1235 'mul' 'tmp_207_0_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1236 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_26 = mul i24 %tmp_206_0_26, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1236 'mul' 'tmp_207_0_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1237 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_27 = mul i24 %tmp_206_0_27, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1237 'mul' 'tmp_207_0_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1238 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_28 = mul i24 %tmp_206_0_28, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1238 'mul' 'tmp_207_0_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1239 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_29 = mul i24 %tmp_206_0_29, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1239 'mul' 'tmp_207_0_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1240 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_207_0_30 = mul i24 %tmp_206_0_30, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1240 'mul' 'tmp_207_0_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1241 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1)   --->   "%tmp_207_1 = mul i24 %tmp_206_1, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1241 'mul' 'tmp_207_1' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1242 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_1)   --->   "%tmp_207_1_1 = mul i24 %tmp_206_1_1, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1242 'mul' 'tmp_207_1_1' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1243 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_2)   --->   "%tmp_207_1_2 = mul i24 %tmp_206_1_2, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1243 'mul' 'tmp_207_1_2' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1244 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_3)   --->   "%tmp_207_1_3 = mul i24 %tmp_206_1_3, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1244 'mul' 'tmp_207_1_3' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1245 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_4)   --->   "%tmp_207_1_4 = mul i24 %tmp_206_1_4, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1245 'mul' 'tmp_207_1_4' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1246 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_5)   --->   "%tmp_207_1_5 = mul i24 %tmp_206_1_5, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1246 'mul' 'tmp_207_1_5' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1247 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_6)   --->   "%tmp_207_1_6 = mul i24 %tmp_206_1_6, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1247 'mul' 'tmp_207_1_6' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1248 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_7)   --->   "%tmp_207_1_7 = mul i24 %tmp_206_1_7, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1248 'mul' 'tmp_207_1_7' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1249 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_8)   --->   "%tmp_207_1_8 = mul i24 %tmp_206_1_8, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1249 'mul' 'tmp_207_1_8' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1250 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_9)   --->   "%tmp_207_1_9 = mul i24 %tmp_206_1_9, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1250 'mul' 'tmp_207_1_9' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1251 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_s)   --->   "%tmp_207_1_s = mul i24 %tmp_206_1_s, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1251 'mul' 'tmp_207_1_s' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1252 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_10)   --->   "%tmp_207_1_10 = mul i24 %tmp_206_1_10, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1252 'mul' 'tmp_207_1_10' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1253 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_11)   --->   "%tmp_207_1_11 = mul i24 %tmp_206_1_11, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1253 'mul' 'tmp_207_1_11' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1254 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_12)   --->   "%tmp_207_1_12 = mul i24 %tmp_206_1_12, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1254 'mul' 'tmp_207_1_12' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1255 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_13)   --->   "%tmp_207_1_13 = mul i24 %tmp_206_1_13, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1255 'mul' 'tmp_207_1_13' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1256 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_14)   --->   "%tmp_207_1_14 = mul i24 %tmp_206_1_14, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1256 'mul' 'tmp_207_1_14' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_206_1_15 = sext i16 %accPopCount_V_1_16_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1257 'sext' 'tmp_206_1_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1258 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_15)   --->   "%tmp_207_1_15 = mul i24 %tmp_206_1_15, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1258 'mul' 'tmp_207_1_15' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_206_1_16 = sext i16 %accPopCount_V_1_17_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1259 'sext' 'tmp_206_1_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1260 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_16)   --->   "%tmp_207_1_16 = mul i24 %tmp_206_1_16, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1260 'mul' 'tmp_207_1_16' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_206_1_17 = sext i16 %accPopCount_V_1_18_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1261 'sext' 'tmp_206_1_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1262 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_17)   --->   "%tmp_207_1_17 = mul i24 %tmp_206_1_17, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1262 'mul' 'tmp_207_1_17' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_206_1_18 = sext i16 %accPopCount_V_1_19_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1263 'sext' 'tmp_206_1_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1264 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_18)   --->   "%tmp_207_1_18 = mul i24 %tmp_206_1_18, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1264 'mul' 'tmp_207_1_18' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1265 [1/1] (0.00ns)   --->   "%tmp_206_1_19 = sext i16 %accPopCount_V_1_20_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1265 'sext' 'tmp_206_1_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1266 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_19)   --->   "%tmp_207_1_19 = mul i24 %tmp_206_1_19, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1266 'mul' 'tmp_207_1_19' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1267 [1/1] (0.00ns)   --->   "%tmp_206_1_20 = sext i16 %accPopCount_V_1_21_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1267 'sext' 'tmp_206_1_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1268 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_20)   --->   "%tmp_207_1_20 = mul i24 %tmp_206_1_20, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1268 'mul' 'tmp_207_1_20' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_206_1_21 = sext i16 %accPopCount_V_1_22_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1269 'sext' 'tmp_206_1_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1270 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_21)   --->   "%tmp_207_1_21 = mul i24 %tmp_206_1_21, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1270 'mul' 'tmp_207_1_21' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_206_1_22 = sext i16 %accPopCount_V_1_23_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1271 'sext' 'tmp_206_1_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1272 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_22)   --->   "%tmp_207_1_22 = mul i24 %tmp_206_1_22, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1272 'mul' 'tmp_207_1_22' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1273 [1/1] (0.00ns)   --->   "%tmp_206_1_23 = sext i16 %accPopCount_V_1_24_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1273 'sext' 'tmp_206_1_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1274 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_23)   --->   "%tmp_207_1_23 = mul i24 %tmp_206_1_23, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1274 'mul' 'tmp_207_1_23' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1275 [1/1] (0.00ns)   --->   "%tmp_206_1_24 = sext i16 %accPopCount_V_1_25_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1275 'sext' 'tmp_206_1_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1276 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_24)   --->   "%tmp_207_1_24 = mul i24 %tmp_206_1_24, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1276 'mul' 'tmp_207_1_24' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_206_1_25 = sext i16 %accPopCount_V_1_26_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1277 'sext' 'tmp_206_1_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1278 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_25)   --->   "%tmp_207_1_25 = mul i24 %tmp_206_1_25, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1278 'mul' 'tmp_207_1_25' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_206_1_26 = sext i16 %accPopCount_V_1_27_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1279 'sext' 'tmp_206_1_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1280 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_26)   --->   "%tmp_207_1_26 = mul i24 %tmp_206_1_26, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1280 'mul' 'tmp_207_1_26' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_206_1_27 = sext i16 %accPopCount_V_1_28_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1281 'sext' 'tmp_206_1_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1282 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_27)   --->   "%tmp_207_1_27 = mul i24 %tmp_206_1_27, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1282 'mul' 'tmp_207_1_27' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1283 [1/1] (0.00ns)   --->   "%tmp_206_1_28 = sext i16 %accPopCount_V_1_29_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1283 'sext' 'tmp_206_1_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1284 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_28)   --->   "%tmp_207_1_28 = mul i24 %tmp_206_1_28, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1284 'mul' 'tmp_207_1_28' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1285 [1/1] (0.00ns)   --->   "%tmp_206_1_29 = sext i16 %accPopCount_V_1_30_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1285 'sext' 'tmp_206_1_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1286 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_29)   --->   "%tmp_207_1_29 = mul i24 %tmp_206_1_29, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1286 'mul' 'tmp_207_1_29' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_206_1_30 = sext i16 %accPopCount_V_1_31_2_1 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1287 'sext' 'tmp_206_1_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1288 [3/3] (1.05ns) (grouped into DSP with root node tmp_208_1_30)   --->   "%tmp_207_1_30 = mul i24 %tmp_206_1_30, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1288 'mul' 'tmp_207_1_30' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1289 [1/1] (0.00ns)   --->   "%alphaMem_0_V_addr = getelementptr [2 x i24]* %alphaMem_0_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1289 'getelementptr' 'alphaMem_0_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1290 [2/2] (2.32ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1290 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1291 [1/1] (0.00ns)   --->   "%alphaMem_1_V_addr = getelementptr [2 x i24]* %alphaMem_1_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1291 'getelementptr' 'alphaMem_1_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1292 [2/2] (2.32ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1292 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1293 [1/1] (0.00ns)   --->   "%alphaMem_2_V_addr = getelementptr [2 x i24]* %alphaMem_2_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1293 'getelementptr' 'alphaMem_2_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1294 [2/2] (2.32ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1294 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1295 [1/1] (0.00ns)   --->   "%alphaMem_3_V_addr = getelementptr [2 x i24]* %alphaMem_3_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1295 'getelementptr' 'alphaMem_3_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1296 [2/2] (2.32ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1296 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1297 [1/1] (0.00ns)   --->   "%alphaMem_4_V_addr = getelementptr [2 x i24]* %alphaMem_4_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1297 'getelementptr' 'alphaMem_4_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1298 [2/2] (2.32ns)   --->   "%alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1298 'load' 'alphaMem_4_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1299 [1/1] (0.00ns)   --->   "%alphaMem_5_V_addr = getelementptr [2 x i24]* %alphaMem_5_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1299 'getelementptr' 'alphaMem_5_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1300 [2/2] (2.32ns)   --->   "%alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1300 'load' 'alphaMem_5_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1301 [1/1] (0.00ns)   --->   "%alphaMem_6_V_addr = getelementptr [2 x i24]* %alphaMem_6_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1301 'getelementptr' 'alphaMem_6_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1302 [2/2] (2.32ns)   --->   "%alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1302 'load' 'alphaMem_6_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1303 [1/1] (0.00ns)   --->   "%alphaMem_7_V_addr = getelementptr [2 x i24]* %alphaMem_7_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1303 'getelementptr' 'alphaMem_7_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1304 [2/2] (2.32ns)   --->   "%alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1304 'load' 'alphaMem_7_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1305 [1/1] (0.00ns)   --->   "%alphaMem_8_V_addr = getelementptr [2 x i24]* %alphaMem_8_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1305 'getelementptr' 'alphaMem_8_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1306 [2/2] (2.32ns)   --->   "%alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1306 'load' 'alphaMem_8_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1307 [1/1] (0.00ns)   --->   "%alphaMem_9_V_addr = getelementptr [2 x i24]* %alphaMem_9_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1307 'getelementptr' 'alphaMem_9_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1308 [2/2] (2.32ns)   --->   "%alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1308 'load' 'alphaMem_9_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1309 [1/1] (0.00ns)   --->   "%alphaMem_10_V_addr = getelementptr [2 x i24]* %alphaMem_10_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1309 'getelementptr' 'alphaMem_10_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1310 [2/2] (2.32ns)   --->   "%alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1310 'load' 'alphaMem_10_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1311 [1/1] (0.00ns)   --->   "%alphaMem_11_V_addr = getelementptr [2 x i24]* %alphaMem_11_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1311 'getelementptr' 'alphaMem_11_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1312 [2/2] (2.32ns)   --->   "%alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1312 'load' 'alphaMem_11_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1313 [1/1] (0.00ns)   --->   "%alphaMem_12_V_addr = getelementptr [2 x i24]* %alphaMem_12_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1313 'getelementptr' 'alphaMem_12_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1314 [2/2] (2.32ns)   --->   "%alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1314 'load' 'alphaMem_12_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1315 [1/1] (0.00ns)   --->   "%alphaMem_13_V_addr = getelementptr [2 x i24]* %alphaMem_13_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1315 'getelementptr' 'alphaMem_13_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1316 [2/2] (2.32ns)   --->   "%alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1316 'load' 'alphaMem_13_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1317 [1/1] (0.00ns)   --->   "%alphaMem_14_V_addr = getelementptr [2 x i24]* %alphaMem_14_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1317 'getelementptr' 'alphaMem_14_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1318 [2/2] (2.32ns)   --->   "%alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1318 'load' 'alphaMem_14_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1319 [1/1] (0.00ns)   --->   "%alphaMem_15_V_addr = getelementptr [2 x i24]* %alphaMem_15_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1319 'getelementptr' 'alphaMem_15_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1320 [2/2] (2.32ns)   --->   "%alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1320 'load' 'alphaMem_15_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1321 [1/1] (0.00ns)   --->   "%alphaMem_16_V_addr = getelementptr [2 x i24]* %alphaMem_16_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1321 'getelementptr' 'alphaMem_16_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1322 [2/2] (2.32ns)   --->   "%alphaMem_16_V_load = load i24* %alphaMem_16_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1322 'load' 'alphaMem_16_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1323 [1/1] (0.00ns)   --->   "%alphaMem_17_V_addr = getelementptr [2 x i24]* %alphaMem_17_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1323 'getelementptr' 'alphaMem_17_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1324 [2/2] (2.32ns)   --->   "%alphaMem_17_V_load = load i24* %alphaMem_17_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1324 'load' 'alphaMem_17_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1325 [1/1] (0.00ns)   --->   "%alphaMem_18_V_addr = getelementptr [2 x i24]* %alphaMem_18_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1325 'getelementptr' 'alphaMem_18_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1326 [2/2] (2.32ns)   --->   "%alphaMem_18_V_load = load i24* %alphaMem_18_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1326 'load' 'alphaMem_18_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1327 [1/1] (0.00ns)   --->   "%alphaMem_19_V_addr = getelementptr [2 x i24]* %alphaMem_19_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1327 'getelementptr' 'alphaMem_19_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1328 [2/2] (2.32ns)   --->   "%alphaMem_19_V_load = load i24* %alphaMem_19_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1328 'load' 'alphaMem_19_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1329 [1/1] (0.00ns)   --->   "%alphaMem_20_V_addr = getelementptr [2 x i24]* %alphaMem_20_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1329 'getelementptr' 'alphaMem_20_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1330 [2/2] (2.32ns)   --->   "%alphaMem_20_V_load = load i24* %alphaMem_20_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1330 'load' 'alphaMem_20_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1331 [1/1] (0.00ns)   --->   "%alphaMem_21_V_addr = getelementptr [2 x i24]* %alphaMem_21_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1331 'getelementptr' 'alphaMem_21_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1332 [2/2] (2.32ns)   --->   "%alphaMem_21_V_load = load i24* %alphaMem_21_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1332 'load' 'alphaMem_21_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1333 [1/1] (0.00ns)   --->   "%alphaMem_22_V_addr = getelementptr [2 x i24]* %alphaMem_22_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1333 'getelementptr' 'alphaMem_22_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1334 [2/2] (2.32ns)   --->   "%alphaMem_22_V_load = load i24* %alphaMem_22_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1334 'load' 'alphaMem_22_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1335 [1/1] (0.00ns)   --->   "%alphaMem_23_V_addr = getelementptr [2 x i24]* %alphaMem_23_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1335 'getelementptr' 'alphaMem_23_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1336 [2/2] (2.32ns)   --->   "%alphaMem_23_V_load = load i24* %alphaMem_23_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1336 'load' 'alphaMem_23_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1337 [1/1] (0.00ns)   --->   "%alphaMem_24_V_addr = getelementptr [2 x i24]* %alphaMem_24_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1337 'getelementptr' 'alphaMem_24_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1338 [2/2] (2.32ns)   --->   "%alphaMem_24_V_load = load i24* %alphaMem_24_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1338 'load' 'alphaMem_24_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1339 [1/1] (0.00ns)   --->   "%alphaMem_25_V_addr = getelementptr [2 x i24]* %alphaMem_25_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1339 'getelementptr' 'alphaMem_25_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1340 [2/2] (2.32ns)   --->   "%alphaMem_25_V_load = load i24* %alphaMem_25_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1340 'load' 'alphaMem_25_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1341 [1/1] (0.00ns)   --->   "%alphaMem_26_V_addr = getelementptr [2 x i24]* %alphaMem_26_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1341 'getelementptr' 'alphaMem_26_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1342 [2/2] (2.32ns)   --->   "%alphaMem_26_V_load = load i24* %alphaMem_26_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1342 'load' 'alphaMem_26_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1343 [1/1] (0.00ns)   --->   "%alphaMem_27_V_addr = getelementptr [2 x i24]* %alphaMem_27_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1343 'getelementptr' 'alphaMem_27_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1344 [2/2] (2.32ns)   --->   "%alphaMem_27_V_load = load i24* %alphaMem_27_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1344 'load' 'alphaMem_27_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1345 [1/1] (0.00ns)   --->   "%alphaMem_28_V_addr = getelementptr [2 x i24]* %alphaMem_28_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1345 'getelementptr' 'alphaMem_28_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1346 [2/2] (2.32ns)   --->   "%alphaMem_28_V_load = load i24* %alphaMem_28_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1346 'load' 'alphaMem_28_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1347 [1/1] (0.00ns)   --->   "%alphaMem_29_V_addr = getelementptr [2 x i24]* %alphaMem_29_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1347 'getelementptr' 'alphaMem_29_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1348 [2/2] (2.32ns)   --->   "%alphaMem_29_V_load = load i24* %alphaMem_29_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1348 'load' 'alphaMem_29_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1349 [1/1] (0.00ns)   --->   "%alphaMem_30_V_addr = getelementptr [2 x i24]* %alphaMem_30_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1349 'getelementptr' 'alphaMem_30_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1350 [2/2] (2.32ns)   --->   "%alphaMem_30_V_load = load i24* %alphaMem_30_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1350 'load' 'alphaMem_30_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1351 [1/1] (0.00ns)   --->   "%alphaMem_31_V_addr = getelementptr [2 x i24]* %alphaMem_31_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1351 'getelementptr' 'alphaMem_31_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_18 : Operation 1352 [2/2] (2.32ns)   --->   "%alphaMem_31_V_load = load i24* %alphaMem_31_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1352 'load' 'alphaMem_31_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_18 : Operation 1353 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_31_2"   --->   Operation 1353 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1354 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_30_2"   --->   Operation 1354 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1355 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_29_2"   --->   Operation 1355 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1356 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_28_2"   --->   Operation 1356 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1357 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_27_2"   --->   Operation 1357 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1358 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_26_2"   --->   Operation 1358 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1359 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_25_2"   --->   Operation 1359 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1360 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_24_2"   --->   Operation 1360 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1361 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_23_2"   --->   Operation 1361 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1362 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_22_2"   --->   Operation 1362 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1363 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_21_2"   --->   Operation 1363 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1364 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_20_2"   --->   Operation 1364 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1365 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_19_2"   --->   Operation 1365 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1366 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_18_2"   --->   Operation 1366 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1367 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_17_2"   --->   Operation 1367 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>
ST_18 : Operation 1368 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_16_2"   --->   Operation 1368 'store' <Predicate = (!exitcond & tmp_57)> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.02>
ST_19 : Operation 1369 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_15 = mul i24 %tmp_206_0_15, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1369 'mul' 'tmp_207_0_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1370 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_16 = mul i24 %tmp_206_0_16, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1370 'mul' 'tmp_207_0_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1371 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_17 = mul i24 %tmp_206_0_17, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1371 'mul' 'tmp_207_0_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1372 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_18 = mul i24 %tmp_206_0_18, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1372 'mul' 'tmp_207_0_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1373 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_19 = mul i24 %tmp_206_0_19, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1373 'mul' 'tmp_207_0_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1374 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_20 = mul i24 %tmp_206_0_20, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1374 'mul' 'tmp_207_0_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1375 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_21 = mul i24 %tmp_206_0_21, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1375 'mul' 'tmp_207_0_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1376 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_22 = mul i24 %tmp_206_0_22, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1376 'mul' 'tmp_207_0_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1377 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_23 = mul i24 %tmp_206_0_23, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1377 'mul' 'tmp_207_0_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1378 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_24 = mul i24 %tmp_206_0_24, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1378 'mul' 'tmp_207_0_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1379 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_25 = mul i24 %tmp_206_0_25, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1379 'mul' 'tmp_207_0_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1380 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_26 = mul i24 %tmp_206_0_26, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1380 'mul' 'tmp_207_0_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1381 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_27 = mul i24 %tmp_206_0_27, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1381 'mul' 'tmp_207_0_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1382 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_28 = mul i24 %tmp_206_0_28, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1382 'mul' 'tmp_207_0_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1383 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_29 = mul i24 %tmp_206_0_29, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1383 'mul' 'tmp_207_0_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1384 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_207_0_30 = mul i24 %tmp_206_0_30, %means_in1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1384 'mul' 'tmp_207_0_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1385 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1)   --->   "%tmp_207_1 = mul i24 %tmp_206_1, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1385 'mul' 'tmp_207_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1386 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1 = add i24 %tmp_59, %tmp_207_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1386 'add' 'tmp_208_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1387 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_1)   --->   "%tmp_207_1_1 = mul i24 %tmp_206_1_1, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1387 'mul' 'tmp_207_1_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1388 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_1 = add i24 %tmp_207_0_1, %tmp_207_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1388 'add' 'tmp_208_1_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1389 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_2)   --->   "%tmp_207_1_2 = mul i24 %tmp_206_1_2, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1389 'mul' 'tmp_207_1_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1390 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_2 = add i24 %tmp_207_0_2, %tmp_207_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1390 'add' 'tmp_208_1_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1391 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_3)   --->   "%tmp_207_1_3 = mul i24 %tmp_206_1_3, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1391 'mul' 'tmp_207_1_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1392 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_3 = add i24 %tmp_207_0_3, %tmp_207_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1392 'add' 'tmp_208_1_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1393 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_4)   --->   "%tmp_207_1_4 = mul i24 %tmp_206_1_4, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1393 'mul' 'tmp_207_1_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1394 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_4 = add i24 %tmp_207_0_4, %tmp_207_1_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1394 'add' 'tmp_208_1_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1395 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_5)   --->   "%tmp_207_1_5 = mul i24 %tmp_206_1_5, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1395 'mul' 'tmp_207_1_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1396 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_5 = add i24 %tmp_207_0_5, %tmp_207_1_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1396 'add' 'tmp_208_1_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1397 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_6)   --->   "%tmp_207_1_6 = mul i24 %tmp_206_1_6, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1397 'mul' 'tmp_207_1_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1398 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_6 = add i24 %tmp_207_0_6, %tmp_207_1_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1398 'add' 'tmp_208_1_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1399 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_7)   --->   "%tmp_207_1_7 = mul i24 %tmp_206_1_7, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1399 'mul' 'tmp_207_1_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1400 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_7 = add i24 %tmp_207_0_7, %tmp_207_1_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1400 'add' 'tmp_208_1_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1401 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_8)   --->   "%tmp_207_1_8 = mul i24 %tmp_206_1_8, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1401 'mul' 'tmp_207_1_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1402 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_8 = add i24 %tmp_207_0_8, %tmp_207_1_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1402 'add' 'tmp_208_1_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1403 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_9)   --->   "%tmp_207_1_9 = mul i24 %tmp_206_1_9, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1403 'mul' 'tmp_207_1_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1404 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_9 = add i24 %tmp_207_0_9, %tmp_207_1_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1404 'add' 'tmp_208_1_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1405 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_s)   --->   "%tmp_207_1_s = mul i24 %tmp_206_1_s, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1405 'mul' 'tmp_207_1_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1406 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_s = add i24 %tmp_207_0_s, %tmp_207_1_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1406 'add' 'tmp_208_1_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1407 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_10)   --->   "%tmp_207_1_10 = mul i24 %tmp_206_1_10, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1407 'mul' 'tmp_207_1_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1408 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_10 = add i24 %tmp_207_0_10, %tmp_207_1_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1408 'add' 'tmp_208_1_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1409 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_11)   --->   "%tmp_207_1_11 = mul i24 %tmp_206_1_11, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1409 'mul' 'tmp_207_1_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1410 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_11 = add i24 %tmp_207_0_11, %tmp_207_1_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1410 'add' 'tmp_208_1_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1411 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_12)   --->   "%tmp_207_1_12 = mul i24 %tmp_206_1_12, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1411 'mul' 'tmp_207_1_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1412 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_12 = add i24 %tmp_207_0_12, %tmp_207_1_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1412 'add' 'tmp_208_1_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1413 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_13)   --->   "%tmp_207_1_13 = mul i24 %tmp_206_1_13, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1413 'mul' 'tmp_207_1_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1414 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_13 = add i24 %tmp_207_0_13, %tmp_207_1_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1414 'add' 'tmp_208_1_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1415 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_14)   --->   "%tmp_207_1_14 = mul i24 %tmp_206_1_14, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1415 'mul' 'tmp_207_1_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1416 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_14 = add i24 %tmp_207_0_14, %tmp_207_1_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1416 'add' 'tmp_208_1_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1417 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_15)   --->   "%tmp_207_1_15 = mul i24 %tmp_206_1_15, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1417 'mul' 'tmp_207_1_15' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1418 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_16)   --->   "%tmp_207_1_16 = mul i24 %tmp_206_1_16, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1418 'mul' 'tmp_207_1_16' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1419 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_17)   --->   "%tmp_207_1_17 = mul i24 %tmp_206_1_17, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1419 'mul' 'tmp_207_1_17' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1420 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_18)   --->   "%tmp_207_1_18 = mul i24 %tmp_206_1_18, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1420 'mul' 'tmp_207_1_18' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1421 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_19)   --->   "%tmp_207_1_19 = mul i24 %tmp_206_1_19, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1421 'mul' 'tmp_207_1_19' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1422 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_20)   --->   "%tmp_207_1_20 = mul i24 %tmp_206_1_20, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1422 'mul' 'tmp_207_1_20' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1423 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_21)   --->   "%tmp_207_1_21 = mul i24 %tmp_206_1_21, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1423 'mul' 'tmp_207_1_21' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1424 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_22)   --->   "%tmp_207_1_22 = mul i24 %tmp_206_1_22, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1424 'mul' 'tmp_207_1_22' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1425 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_23)   --->   "%tmp_207_1_23 = mul i24 %tmp_206_1_23, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1425 'mul' 'tmp_207_1_23' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1426 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_24)   --->   "%tmp_207_1_24 = mul i24 %tmp_206_1_24, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1426 'mul' 'tmp_207_1_24' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1427 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_25)   --->   "%tmp_207_1_25 = mul i24 %tmp_206_1_25, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1427 'mul' 'tmp_207_1_25' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1428 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_26)   --->   "%tmp_207_1_26 = mul i24 %tmp_206_1_26, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1428 'mul' 'tmp_207_1_26' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1429 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_27)   --->   "%tmp_207_1_27 = mul i24 %tmp_206_1_27, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1429 'mul' 'tmp_207_1_27' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1430 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_28)   --->   "%tmp_207_1_28 = mul i24 %tmp_206_1_28, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1430 'mul' 'tmp_207_1_28' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1431 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_29)   --->   "%tmp_207_1_29 = mul i24 %tmp_206_1_29, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1431 'mul' 'tmp_207_1_29' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1432 [2/3] (1.05ns) (grouped into DSP with root node tmp_208_1_30)   --->   "%tmp_207_1_30 = mul i24 %tmp_206_1_30, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1432 'mul' 'tmp_207_1_30' <Predicate = (!exitcond & tmp_57)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1433 [1/2] (2.32ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1433 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1434 [1/2] (2.32ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1434 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1435 [1/2] (2.32ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1435 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1436 [1/2] (2.32ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1436 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1437 [1/2] (2.32ns)   --->   "%alphaMem_4_V_load = load i24* %alphaMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1437 'load' 'alphaMem_4_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1438 [1/2] (2.32ns)   --->   "%alphaMem_5_V_load = load i24* %alphaMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1438 'load' 'alphaMem_5_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1439 [1/2] (2.32ns)   --->   "%alphaMem_6_V_load = load i24* %alphaMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1439 'load' 'alphaMem_6_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1440 [1/2] (2.32ns)   --->   "%alphaMem_7_V_load = load i24* %alphaMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1440 'load' 'alphaMem_7_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1441 [1/2] (2.32ns)   --->   "%alphaMem_8_V_load = load i24* %alphaMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1441 'load' 'alphaMem_8_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1442 [1/2] (2.32ns)   --->   "%alphaMem_9_V_load = load i24* %alphaMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1442 'load' 'alphaMem_9_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1443 [1/2] (2.32ns)   --->   "%alphaMem_10_V_load = load i24* %alphaMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1443 'load' 'alphaMem_10_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1444 [1/2] (2.32ns)   --->   "%alphaMem_11_V_load = load i24* %alphaMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1444 'load' 'alphaMem_11_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1445 [1/2] (2.32ns)   --->   "%alphaMem_12_V_load = load i24* %alphaMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1445 'load' 'alphaMem_12_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1446 [1/2] (2.32ns)   --->   "%alphaMem_13_V_load = load i24* %alphaMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1446 'load' 'alphaMem_13_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1447 [1/2] (2.32ns)   --->   "%alphaMem_14_V_load = load i24* %alphaMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1447 'load' 'alphaMem_14_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1448 [1/2] (2.32ns)   --->   "%alphaMem_15_V_load = load i24* %alphaMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1448 'load' 'alphaMem_15_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1449 [1/2] (2.32ns)   --->   "%alphaMem_16_V_load = load i24* %alphaMem_16_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1449 'load' 'alphaMem_16_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1450 [1/2] (2.32ns)   --->   "%alphaMem_17_V_load = load i24* %alphaMem_17_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1450 'load' 'alphaMem_17_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1451 [1/2] (2.32ns)   --->   "%alphaMem_18_V_load = load i24* %alphaMem_18_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1451 'load' 'alphaMem_18_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1452 [1/2] (2.32ns)   --->   "%alphaMem_19_V_load = load i24* %alphaMem_19_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1452 'load' 'alphaMem_19_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1453 [1/2] (2.32ns)   --->   "%alphaMem_20_V_load = load i24* %alphaMem_20_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1453 'load' 'alphaMem_20_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1454 [1/2] (2.32ns)   --->   "%alphaMem_21_V_load = load i24* %alphaMem_21_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1454 'load' 'alphaMem_21_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1455 [1/2] (2.32ns)   --->   "%alphaMem_22_V_load = load i24* %alphaMem_22_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1455 'load' 'alphaMem_22_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1456 [1/2] (2.32ns)   --->   "%alphaMem_23_V_load = load i24* %alphaMem_23_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1456 'load' 'alphaMem_23_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1457 [1/2] (2.32ns)   --->   "%alphaMem_24_V_load = load i24* %alphaMem_24_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1457 'load' 'alphaMem_24_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1458 [1/2] (2.32ns)   --->   "%alphaMem_25_V_load = load i24* %alphaMem_25_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1458 'load' 'alphaMem_25_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1459 [1/2] (2.32ns)   --->   "%alphaMem_26_V_load = load i24* %alphaMem_26_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1459 'load' 'alphaMem_26_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1460 [1/2] (2.32ns)   --->   "%alphaMem_27_V_load = load i24* %alphaMem_27_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1460 'load' 'alphaMem_27_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1461 [1/2] (2.32ns)   --->   "%alphaMem_28_V_load = load i24* %alphaMem_28_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1461 'load' 'alphaMem_28_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1462 [1/2] (2.32ns)   --->   "%alphaMem_29_V_load = load i24* %alphaMem_29_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1462 'load' 'alphaMem_29_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1463 [1/2] (2.32ns)   --->   "%alphaMem_30_V_load = load i24* %alphaMem_30_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1463 'load' 'alphaMem_30_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_19 : Operation 1464 [1/2] (2.32ns)   --->   "%alphaMem_31_V_load = load i24* %alphaMem_31_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1464 'load' 'alphaMem_31_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 1465 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_15)   --->   "%tmp_207_1_15 = mul i24 %tmp_206_1_15, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1465 'mul' 'tmp_207_1_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1466 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_15 = add i24 %tmp_207_0_15, %tmp_207_1_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1466 'add' 'tmp_208_1_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1467 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_16)   --->   "%tmp_207_1_16 = mul i24 %tmp_206_1_16, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1467 'mul' 'tmp_207_1_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1468 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_16 = add i24 %tmp_207_0_16, %tmp_207_1_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1468 'add' 'tmp_208_1_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1469 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_17)   --->   "%tmp_207_1_17 = mul i24 %tmp_206_1_17, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1469 'mul' 'tmp_207_1_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1470 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_17 = add i24 %tmp_207_0_17, %tmp_207_1_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1470 'add' 'tmp_208_1_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1471 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_18)   --->   "%tmp_207_1_18 = mul i24 %tmp_206_1_18, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1471 'mul' 'tmp_207_1_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1472 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_18 = add i24 %tmp_207_0_18, %tmp_207_1_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1472 'add' 'tmp_208_1_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1473 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_19)   --->   "%tmp_207_1_19 = mul i24 %tmp_206_1_19, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1473 'mul' 'tmp_207_1_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1474 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_19 = add i24 %tmp_207_0_19, %tmp_207_1_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1474 'add' 'tmp_208_1_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1475 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_20)   --->   "%tmp_207_1_20 = mul i24 %tmp_206_1_20, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1475 'mul' 'tmp_207_1_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1476 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_20 = add i24 %tmp_207_0_20, %tmp_207_1_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1476 'add' 'tmp_208_1_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1477 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_21)   --->   "%tmp_207_1_21 = mul i24 %tmp_206_1_21, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1477 'mul' 'tmp_207_1_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1478 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_21 = add i24 %tmp_207_0_21, %tmp_207_1_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1478 'add' 'tmp_208_1_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1479 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_22)   --->   "%tmp_207_1_22 = mul i24 %tmp_206_1_22, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1479 'mul' 'tmp_207_1_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1480 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_22 = add i24 %tmp_207_0_22, %tmp_207_1_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1480 'add' 'tmp_208_1_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1481 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_23)   --->   "%tmp_207_1_23 = mul i24 %tmp_206_1_23, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1481 'mul' 'tmp_207_1_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1482 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_23 = add i24 %tmp_207_0_23, %tmp_207_1_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1482 'add' 'tmp_208_1_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1483 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_24)   --->   "%tmp_207_1_24 = mul i24 %tmp_206_1_24, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1483 'mul' 'tmp_207_1_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1484 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_24 = add i24 %tmp_207_0_24, %tmp_207_1_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1484 'add' 'tmp_208_1_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1485 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_25)   --->   "%tmp_207_1_25 = mul i24 %tmp_206_1_25, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1485 'mul' 'tmp_207_1_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1486 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_25 = add i24 %tmp_207_0_25, %tmp_207_1_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1486 'add' 'tmp_208_1_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1487 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_26)   --->   "%tmp_207_1_26 = mul i24 %tmp_206_1_26, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1487 'mul' 'tmp_207_1_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1488 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_26 = add i24 %tmp_207_0_26, %tmp_207_1_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1488 'add' 'tmp_208_1_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1489 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_27)   --->   "%tmp_207_1_27 = mul i24 %tmp_206_1_27, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1489 'mul' 'tmp_207_1_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1490 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_27 = add i24 %tmp_207_0_27, %tmp_207_1_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1490 'add' 'tmp_208_1_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1491 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_28)   --->   "%tmp_207_1_28 = mul i24 %tmp_206_1_28, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1491 'mul' 'tmp_207_1_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1492 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_28 = add i24 %tmp_207_0_28, %tmp_207_1_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1492 'add' 'tmp_208_1_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1493 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_29)   --->   "%tmp_207_1_29 = mul i24 %tmp_206_1_29, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1493 'mul' 'tmp_207_1_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1494 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_29 = add i24 %tmp_207_0_29, %tmp_207_1_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1494 'add' 'tmp_208_1_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1495 [1/3] (0.00ns) (grouped into DSP with root node tmp_208_1_30)   --->   "%tmp_207_1_30 = mul i24 %tmp_206_1_30, %means_in1_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1495 'mul' 'tmp_207_1_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1496 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_208_1_30 = add i24 %tmp_207_0_30, %tmp_207_1_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 1496 'add' 'tmp_208_1_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1497 [1/1] (0.00ns)   --->   "%r_V = sext i24 %alphaMem_0_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1497 'sext' 'r_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1498 [1/1] (0.00ns)   --->   "%tmp_61 = sext i24 %tmp_208_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1498 'sext' 'tmp_61' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1499 [4/4] (3.95ns)   --->   "%r_V_7 = mul nsw i48 %tmp_61, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1499 'mul' 'r_V_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1500 [1/1] (0.00ns)   --->   "%r_V_1 = sext i24 %alphaMem_1_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1500 'sext' 'r_V_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1501 [1/1] (0.00ns)   --->   "%tmp_201_1 = sext i24 %tmp_208_1_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1501 'sext' 'tmp_201_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1502 [4/4] (3.95ns)   --->   "%r_V_7_1 = mul nsw i48 %tmp_201_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1502 'mul' 'r_V_7_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1503 [1/1] (0.00ns)   --->   "%r_V_2 = sext i24 %alphaMem_2_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1503 'sext' 'r_V_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_201_2 = sext i24 %tmp_208_1_2 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1504 'sext' 'tmp_201_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1505 [4/4] (3.95ns)   --->   "%r_V_7_2 = mul nsw i48 %tmp_201_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1505 'mul' 'r_V_7_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1506 [1/1] (0.00ns)   --->   "%r_V_3 = sext i24 %alphaMem_3_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1506 'sext' 'r_V_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_201_3 = sext i24 %tmp_208_1_3 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1507 'sext' 'tmp_201_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1508 [4/4] (3.95ns)   --->   "%r_V_7_3 = mul nsw i48 %tmp_201_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1508 'mul' 'r_V_7_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1509 [1/1] (0.00ns)   --->   "%r_V_4 = sext i24 %alphaMem_4_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1509 'sext' 'r_V_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1510 [1/1] (0.00ns)   --->   "%tmp_201_4 = sext i24 %tmp_208_1_4 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1510 'sext' 'tmp_201_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1511 [4/4] (3.95ns)   --->   "%r_V_7_4 = mul nsw i48 %tmp_201_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1511 'mul' 'r_V_7_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1512 [1/1] (0.00ns)   --->   "%r_V_5 = sext i24 %alphaMem_5_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1512 'sext' 'r_V_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_201_5 = sext i24 %tmp_208_1_5 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1513 'sext' 'tmp_201_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1514 [4/4] (3.95ns)   --->   "%r_V_7_5 = mul nsw i48 %tmp_201_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1514 'mul' 'r_V_7_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1515 [1/1] (0.00ns)   --->   "%r_V_6 = sext i24 %alphaMem_6_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1515 'sext' 'r_V_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1516 [1/1] (0.00ns)   --->   "%tmp_201_6 = sext i24 %tmp_208_1_6 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1516 'sext' 'tmp_201_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1517 [4/4] (3.95ns)   --->   "%r_V_7_6 = mul nsw i48 %tmp_201_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1517 'mul' 'r_V_7_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1518 [1/1] (0.00ns)   --->   "%r_V_s = sext i24 %alphaMem_7_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1518 'sext' 'r_V_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1519 [1/1] (0.00ns)   --->   "%tmp_201_7 = sext i24 %tmp_208_1_7 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1519 'sext' 'tmp_201_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1520 [4/4] (3.95ns)   --->   "%r_V_7_7 = mul nsw i48 %tmp_201_7, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1520 'mul' 'r_V_7_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1521 [1/1] (0.00ns)   --->   "%r_V_8 = sext i24 %alphaMem_8_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1521 'sext' 'r_V_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1522 [1/1] (0.00ns)   --->   "%tmp_201_8 = sext i24 %tmp_208_1_8 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1522 'sext' 'tmp_201_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1523 [4/4] (3.95ns)   --->   "%r_V_7_8 = mul nsw i48 %tmp_201_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1523 'mul' 'r_V_7_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1524 [1/1] (0.00ns)   --->   "%r_V_9 = sext i24 %alphaMem_9_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1524 'sext' 'r_V_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1525 [1/1] (0.00ns)   --->   "%tmp_201_9 = sext i24 %tmp_208_1_9 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1525 'sext' 'tmp_201_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1526 [4/4] (3.95ns)   --->   "%r_V_7_9 = mul nsw i48 %tmp_201_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1526 'mul' 'r_V_7_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1527 [1/1] (0.00ns)   --->   "%r_V_10 = sext i24 %alphaMem_10_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1527 'sext' 'r_V_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1528 [1/1] (0.00ns)   --->   "%tmp_201_s = sext i24 %tmp_208_1_s to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1528 'sext' 'tmp_201_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1529 [4/4] (3.95ns)   --->   "%r_V_7_s = mul nsw i48 %tmp_201_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1529 'mul' 'r_V_7_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1530 [1/1] (0.00ns)   --->   "%r_V_11 = sext i24 %alphaMem_11_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1530 'sext' 'r_V_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_201_10 = sext i24 %tmp_208_1_10 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1531 'sext' 'tmp_201_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1532 [4/4] (3.95ns)   --->   "%r_V_7_10 = mul nsw i48 %tmp_201_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1532 'mul' 'r_V_7_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1533 [1/1] (0.00ns)   --->   "%r_V_12 = sext i24 %alphaMem_12_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1533 'sext' 'r_V_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp_201_11 = sext i24 %tmp_208_1_11 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1534 'sext' 'tmp_201_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1535 [4/4] (3.95ns)   --->   "%r_V_7_11 = mul nsw i48 %tmp_201_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1535 'mul' 'r_V_7_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1536 [1/1] (0.00ns)   --->   "%r_V_13 = sext i24 %alphaMem_13_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1536 'sext' 'r_V_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_201_12 = sext i24 %tmp_208_1_12 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1537 'sext' 'tmp_201_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1538 [4/4] (3.95ns)   --->   "%r_V_7_12 = mul nsw i48 %tmp_201_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1538 'mul' 'r_V_7_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1539 [1/1] (0.00ns)   --->   "%r_V_14 = sext i24 %alphaMem_14_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1539 'sext' 'r_V_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_201_13 = sext i24 %tmp_208_1_13 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1540 'sext' 'tmp_201_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1541 [4/4] (3.95ns)   --->   "%r_V_7_13 = mul nsw i48 %tmp_201_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1541 'mul' 'r_V_7_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1542 [1/1] (0.00ns)   --->   "%r_V_15 = sext i24 %alphaMem_15_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1542 'sext' 'r_V_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1543 [1/1] (0.00ns)   --->   "%tmp_201_14 = sext i24 %tmp_208_1_14 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1543 'sext' 'tmp_201_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_20 : Operation 1544 [4/4] (3.95ns)   --->   "%r_V_7_14 = mul nsw i48 %tmp_201_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1544 'mul' 'r_V_7_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 1545 [3/4] (3.95ns)   --->   "%r_V_7 = mul nsw i48 %tmp_61, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1545 'mul' 'r_V_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1546 [3/4] (3.95ns)   --->   "%r_V_7_1 = mul nsw i48 %tmp_201_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1546 'mul' 'r_V_7_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1547 [3/4] (3.95ns)   --->   "%r_V_7_2 = mul nsw i48 %tmp_201_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1547 'mul' 'r_V_7_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1548 [3/4] (3.95ns)   --->   "%r_V_7_3 = mul nsw i48 %tmp_201_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1548 'mul' 'r_V_7_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1549 [3/4] (3.95ns)   --->   "%r_V_7_4 = mul nsw i48 %tmp_201_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1549 'mul' 'r_V_7_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1550 [3/4] (3.95ns)   --->   "%r_V_7_5 = mul nsw i48 %tmp_201_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1550 'mul' 'r_V_7_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1551 [3/4] (3.95ns)   --->   "%r_V_7_6 = mul nsw i48 %tmp_201_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1551 'mul' 'r_V_7_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1552 [3/4] (3.95ns)   --->   "%r_V_7_7 = mul nsw i48 %tmp_201_7, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1552 'mul' 'r_V_7_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1553 [3/4] (3.95ns)   --->   "%r_V_7_8 = mul nsw i48 %tmp_201_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1553 'mul' 'r_V_7_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1554 [3/4] (3.95ns)   --->   "%r_V_7_9 = mul nsw i48 %tmp_201_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1554 'mul' 'r_V_7_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1555 [3/4] (3.95ns)   --->   "%r_V_7_s = mul nsw i48 %tmp_201_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1555 'mul' 'r_V_7_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1556 [3/4] (3.95ns)   --->   "%r_V_7_10 = mul nsw i48 %tmp_201_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1556 'mul' 'r_V_7_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1557 [3/4] (3.95ns)   --->   "%r_V_7_11 = mul nsw i48 %tmp_201_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1557 'mul' 'r_V_7_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1558 [3/4] (3.95ns)   --->   "%r_V_7_12 = mul nsw i48 %tmp_201_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1558 'mul' 'r_V_7_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1559 [3/4] (3.95ns)   --->   "%r_V_7_13 = mul nsw i48 %tmp_201_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1559 'mul' 'r_V_7_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1560 [3/4] (3.95ns)   --->   "%r_V_7_14 = mul nsw i48 %tmp_201_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1560 'mul' 'r_V_7_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1561 [1/1] (0.00ns)   --->   "%r_V_16 = sext i24 %alphaMem_16_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1561 'sext' 'r_V_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1562 [1/1] (0.00ns)   --->   "%tmp_201_15 = sext i24 %tmp_208_1_15 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1562 'sext' 'tmp_201_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1563 [4/4] (3.95ns)   --->   "%r_V_7_15 = mul nsw i48 %tmp_201_15, %r_V_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1563 'mul' 'r_V_7_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1564 [1/1] (0.00ns)   --->   "%r_V_17 = sext i24 %alphaMem_17_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1564 'sext' 'r_V_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_201_16 = sext i24 %tmp_208_1_16 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1565 'sext' 'tmp_201_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1566 [4/4] (3.95ns)   --->   "%r_V_7_16 = mul nsw i48 %tmp_201_16, %r_V_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1566 'mul' 'r_V_7_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1567 [1/1] (0.00ns)   --->   "%r_V_18 = sext i24 %alphaMem_18_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1567 'sext' 'r_V_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1568 [1/1] (0.00ns)   --->   "%tmp_201_17 = sext i24 %tmp_208_1_17 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1568 'sext' 'tmp_201_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1569 [4/4] (3.95ns)   --->   "%r_V_7_17 = mul nsw i48 %tmp_201_17, %r_V_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1569 'mul' 'r_V_7_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1570 [1/1] (0.00ns)   --->   "%r_V_19 = sext i24 %alphaMem_19_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1570 'sext' 'r_V_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_201_18 = sext i24 %tmp_208_1_18 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1571 'sext' 'tmp_201_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1572 [4/4] (3.95ns)   --->   "%r_V_7_18 = mul nsw i48 %tmp_201_18, %r_V_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1572 'mul' 'r_V_7_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1573 [1/1] (0.00ns)   --->   "%r_V_20 = sext i24 %alphaMem_20_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1573 'sext' 'r_V_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_201_19 = sext i24 %tmp_208_1_19 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1574 'sext' 'tmp_201_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1575 [4/4] (3.95ns)   --->   "%r_V_7_19 = mul nsw i48 %tmp_201_19, %r_V_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1575 'mul' 'r_V_7_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1576 [1/1] (0.00ns)   --->   "%r_V_21 = sext i24 %alphaMem_21_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1576 'sext' 'r_V_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_201_20 = sext i24 %tmp_208_1_20 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1577 'sext' 'tmp_201_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1578 [4/4] (3.95ns)   --->   "%r_V_7_20 = mul nsw i48 %tmp_201_20, %r_V_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1578 'mul' 'r_V_7_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1579 [1/1] (0.00ns)   --->   "%r_V_22 = sext i24 %alphaMem_22_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1579 'sext' 'r_V_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1580 [1/1] (0.00ns)   --->   "%tmp_201_21 = sext i24 %tmp_208_1_21 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1580 'sext' 'tmp_201_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1581 [4/4] (3.95ns)   --->   "%r_V_7_21 = mul nsw i48 %tmp_201_21, %r_V_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1581 'mul' 'r_V_7_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1582 [1/1] (0.00ns)   --->   "%r_V_23 = sext i24 %alphaMem_23_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1582 'sext' 'r_V_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1583 [1/1] (0.00ns)   --->   "%tmp_201_22 = sext i24 %tmp_208_1_22 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1583 'sext' 'tmp_201_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1584 [4/4] (3.95ns)   --->   "%r_V_7_22 = mul nsw i48 %tmp_201_22, %r_V_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1584 'mul' 'r_V_7_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1585 [1/1] (0.00ns)   --->   "%r_V_24 = sext i24 %alphaMem_24_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1585 'sext' 'r_V_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_201_23 = sext i24 %tmp_208_1_23 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1586 'sext' 'tmp_201_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1587 [4/4] (3.95ns)   --->   "%r_V_7_23 = mul nsw i48 %tmp_201_23, %r_V_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1587 'mul' 'r_V_7_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1588 [1/1] (0.00ns)   --->   "%r_V_25 = sext i24 %alphaMem_25_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1588 'sext' 'r_V_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_201_24 = sext i24 %tmp_208_1_24 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1589 'sext' 'tmp_201_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1590 [4/4] (3.95ns)   --->   "%r_V_7_24 = mul nsw i48 %tmp_201_24, %r_V_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1590 'mul' 'r_V_7_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1591 [1/1] (0.00ns)   --->   "%r_V_26 = sext i24 %alphaMem_26_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1591 'sext' 'r_V_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1592 [1/1] (0.00ns)   --->   "%tmp_201_25 = sext i24 %tmp_208_1_25 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1592 'sext' 'tmp_201_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1593 [4/4] (3.95ns)   --->   "%r_V_7_25 = mul nsw i48 %tmp_201_25, %r_V_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1593 'mul' 'r_V_7_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1594 [1/1] (0.00ns)   --->   "%r_V_27 = sext i24 %alphaMem_27_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1594 'sext' 'r_V_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_201_26 = sext i24 %tmp_208_1_26 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1595 'sext' 'tmp_201_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1596 [4/4] (3.95ns)   --->   "%r_V_7_26 = mul nsw i48 %tmp_201_26, %r_V_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1596 'mul' 'r_V_7_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1597 [1/1] (0.00ns)   --->   "%r_V_28 = sext i24 %alphaMem_28_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1597 'sext' 'r_V_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1598 [1/1] (0.00ns)   --->   "%tmp_201_27 = sext i24 %tmp_208_1_27 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1598 'sext' 'tmp_201_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1599 [4/4] (3.95ns)   --->   "%r_V_7_27 = mul nsw i48 %tmp_201_27, %r_V_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1599 'mul' 'r_V_7_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1600 [1/1] (0.00ns)   --->   "%r_V_29 = sext i24 %alphaMem_29_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1600 'sext' 'r_V_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1601 [1/1] (0.00ns)   --->   "%tmp_201_28 = sext i24 %tmp_208_1_28 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1601 'sext' 'tmp_201_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1602 [4/4] (3.95ns)   --->   "%r_V_7_28 = mul nsw i48 %tmp_201_28, %r_V_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1602 'mul' 'r_V_7_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1603 [1/1] (0.00ns)   --->   "%r_V_30 = sext i24 %alphaMem_30_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1603 'sext' 'r_V_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1604 [1/1] (0.00ns)   --->   "%tmp_201_29 = sext i24 %tmp_208_1_29 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1604 'sext' 'tmp_201_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1605 [4/4] (3.95ns)   --->   "%r_V_7_29 = mul nsw i48 %tmp_201_29, %r_V_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1605 'mul' 'r_V_7_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1606 [1/1] (0.00ns)   --->   "%r_V_31 = sext i24 %alphaMem_31_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1606 'sext' 'r_V_31' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1607 [1/1] (0.00ns)   --->   "%tmp_201_30 = sext i24 %tmp_208_1_30 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1607 'sext' 'tmp_201_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_21 : Operation 1608 [4/4] (3.95ns)   --->   "%r_V_7_30 = mul nsw i48 %tmp_201_30, %r_V_31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1608 'mul' 'r_V_7_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 1609 [2/4] (3.95ns)   --->   "%r_V_7 = mul nsw i48 %tmp_61, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1609 'mul' 'r_V_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1610 [1/1] (0.00ns)   --->   "%thresMem_0_V_addr = getelementptr [2 x i24]* %thresMem_0_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1610 'getelementptr' 'thresMem_0_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1611 [2/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1611 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1612 [2/4] (3.95ns)   --->   "%r_V_7_1 = mul nsw i48 %tmp_201_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1612 'mul' 'r_V_7_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1613 [1/1] (0.00ns)   --->   "%thresMem_1_V_addr = getelementptr [2 x i24]* %thresMem_1_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1613 'getelementptr' 'thresMem_1_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1614 [2/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1614 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1615 [2/4] (3.95ns)   --->   "%r_V_7_2 = mul nsw i48 %tmp_201_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1615 'mul' 'r_V_7_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1616 [1/1] (0.00ns)   --->   "%thresMem_2_V_addr = getelementptr [2 x i24]* %thresMem_2_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1616 'getelementptr' 'thresMem_2_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1617 [2/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1617 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1618 [2/4] (3.95ns)   --->   "%r_V_7_3 = mul nsw i48 %tmp_201_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1618 'mul' 'r_V_7_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1619 [1/1] (0.00ns)   --->   "%thresMem_3_V_addr = getelementptr [2 x i24]* %thresMem_3_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1619 'getelementptr' 'thresMem_3_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1620 [2/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1620 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1621 [2/4] (3.95ns)   --->   "%r_V_7_4 = mul nsw i48 %tmp_201_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1621 'mul' 'r_V_7_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1622 [1/1] (0.00ns)   --->   "%thresMem_4_V_addr = getelementptr [2 x i24]* %thresMem_4_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1622 'getelementptr' 'thresMem_4_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1623 [2/2] (2.32ns)   --->   "%thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1623 'load' 'thresMem_4_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1624 [2/4] (3.95ns)   --->   "%r_V_7_5 = mul nsw i48 %tmp_201_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1624 'mul' 'r_V_7_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1625 [1/1] (0.00ns)   --->   "%thresMem_5_V_addr = getelementptr [2 x i24]* %thresMem_5_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1625 'getelementptr' 'thresMem_5_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1626 [2/2] (2.32ns)   --->   "%thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1626 'load' 'thresMem_5_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1627 [2/4] (3.95ns)   --->   "%r_V_7_6 = mul nsw i48 %tmp_201_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1627 'mul' 'r_V_7_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1628 [1/1] (0.00ns)   --->   "%thresMem_6_V_addr = getelementptr [2 x i24]* %thresMem_6_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1628 'getelementptr' 'thresMem_6_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1629 [2/2] (2.32ns)   --->   "%thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1629 'load' 'thresMem_6_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1630 [2/4] (3.95ns)   --->   "%r_V_7_7 = mul nsw i48 %tmp_201_7, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1630 'mul' 'r_V_7_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1631 [1/1] (0.00ns)   --->   "%thresMem_7_V_addr = getelementptr [2 x i24]* %thresMem_7_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1631 'getelementptr' 'thresMem_7_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1632 [2/2] (2.32ns)   --->   "%thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1632 'load' 'thresMem_7_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1633 [2/4] (3.95ns)   --->   "%r_V_7_8 = mul nsw i48 %tmp_201_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1633 'mul' 'r_V_7_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1634 [1/1] (0.00ns)   --->   "%thresMem_8_V_addr = getelementptr [2 x i24]* %thresMem_8_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1634 'getelementptr' 'thresMem_8_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1635 [2/2] (2.32ns)   --->   "%thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1635 'load' 'thresMem_8_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1636 [2/4] (3.95ns)   --->   "%r_V_7_9 = mul nsw i48 %tmp_201_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1636 'mul' 'r_V_7_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1637 [1/1] (0.00ns)   --->   "%thresMem_9_V_addr = getelementptr [2 x i24]* %thresMem_9_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1637 'getelementptr' 'thresMem_9_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1638 [2/2] (2.32ns)   --->   "%thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1638 'load' 'thresMem_9_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1639 [2/4] (3.95ns)   --->   "%r_V_7_s = mul nsw i48 %tmp_201_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1639 'mul' 'r_V_7_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1640 [1/1] (0.00ns)   --->   "%thresMem_10_V_addr = getelementptr [2 x i24]* %thresMem_10_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1640 'getelementptr' 'thresMem_10_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1641 [2/2] (2.32ns)   --->   "%thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1641 'load' 'thresMem_10_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1642 [2/4] (3.95ns)   --->   "%r_V_7_10 = mul nsw i48 %tmp_201_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1642 'mul' 'r_V_7_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1643 [1/1] (0.00ns)   --->   "%thresMem_11_V_addr = getelementptr [2 x i24]* %thresMem_11_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1643 'getelementptr' 'thresMem_11_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1644 [2/2] (2.32ns)   --->   "%thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1644 'load' 'thresMem_11_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1645 [2/4] (3.95ns)   --->   "%r_V_7_11 = mul nsw i48 %tmp_201_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1645 'mul' 'r_V_7_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1646 [1/1] (0.00ns)   --->   "%thresMem_12_V_addr = getelementptr [2 x i24]* %thresMem_12_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1646 'getelementptr' 'thresMem_12_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1647 [2/2] (2.32ns)   --->   "%thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1647 'load' 'thresMem_12_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1648 [2/4] (3.95ns)   --->   "%r_V_7_12 = mul nsw i48 %tmp_201_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1648 'mul' 'r_V_7_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1649 [1/1] (0.00ns)   --->   "%thresMem_13_V_addr = getelementptr [2 x i24]* %thresMem_13_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1649 'getelementptr' 'thresMem_13_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1650 [2/2] (2.32ns)   --->   "%thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1650 'load' 'thresMem_13_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1651 [2/4] (3.95ns)   --->   "%r_V_7_13 = mul nsw i48 %tmp_201_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1651 'mul' 'r_V_7_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1652 [1/1] (0.00ns)   --->   "%thresMem_14_V_addr = getelementptr [2 x i24]* %thresMem_14_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1652 'getelementptr' 'thresMem_14_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1653 [2/2] (2.32ns)   --->   "%thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1653 'load' 'thresMem_14_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1654 [2/4] (3.95ns)   --->   "%r_V_7_14 = mul nsw i48 %tmp_201_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1654 'mul' 'r_V_7_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1655 [1/1] (0.00ns)   --->   "%thresMem_15_V_addr = getelementptr [2 x i24]* %thresMem_15_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1655 'getelementptr' 'thresMem_15_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1656 [2/2] (2.32ns)   --->   "%thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1656 'load' 'thresMem_15_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1657 [3/4] (3.95ns)   --->   "%r_V_7_15 = mul nsw i48 %tmp_201_15, %r_V_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1657 'mul' 'r_V_7_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1658 [1/1] (0.00ns)   --->   "%thresMem_16_V_addr = getelementptr [2 x i24]* %thresMem_16_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1658 'getelementptr' 'thresMem_16_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1659 [2/2] (2.32ns)   --->   "%thresMem_16_V_load = load i24* %thresMem_16_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1659 'load' 'thresMem_16_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1660 [3/4] (3.95ns)   --->   "%r_V_7_16 = mul nsw i48 %tmp_201_16, %r_V_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1660 'mul' 'r_V_7_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1661 [1/1] (0.00ns)   --->   "%thresMem_17_V_addr = getelementptr [2 x i24]* %thresMem_17_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1661 'getelementptr' 'thresMem_17_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1662 [2/2] (2.32ns)   --->   "%thresMem_17_V_load = load i24* %thresMem_17_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1662 'load' 'thresMem_17_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1663 [3/4] (3.95ns)   --->   "%r_V_7_17 = mul nsw i48 %tmp_201_17, %r_V_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1663 'mul' 'r_V_7_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1664 [1/1] (0.00ns)   --->   "%thresMem_18_V_addr = getelementptr [2 x i24]* %thresMem_18_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1664 'getelementptr' 'thresMem_18_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1665 [2/2] (2.32ns)   --->   "%thresMem_18_V_load = load i24* %thresMem_18_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1665 'load' 'thresMem_18_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1666 [3/4] (3.95ns)   --->   "%r_V_7_18 = mul nsw i48 %tmp_201_18, %r_V_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1666 'mul' 'r_V_7_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1667 [1/1] (0.00ns)   --->   "%thresMem_19_V_addr = getelementptr [2 x i24]* %thresMem_19_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1667 'getelementptr' 'thresMem_19_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1668 [2/2] (2.32ns)   --->   "%thresMem_19_V_load = load i24* %thresMem_19_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1668 'load' 'thresMem_19_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1669 [3/4] (3.95ns)   --->   "%r_V_7_19 = mul nsw i48 %tmp_201_19, %r_V_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1669 'mul' 'r_V_7_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1670 [1/1] (0.00ns)   --->   "%thresMem_20_V_addr = getelementptr [2 x i24]* %thresMem_20_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1670 'getelementptr' 'thresMem_20_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1671 [2/2] (2.32ns)   --->   "%thresMem_20_V_load = load i24* %thresMem_20_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1671 'load' 'thresMem_20_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1672 [3/4] (3.95ns)   --->   "%r_V_7_20 = mul nsw i48 %tmp_201_20, %r_V_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1672 'mul' 'r_V_7_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1673 [1/1] (0.00ns)   --->   "%thresMem_21_V_addr = getelementptr [2 x i24]* %thresMem_21_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1673 'getelementptr' 'thresMem_21_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1674 [2/2] (2.32ns)   --->   "%thresMem_21_V_load = load i24* %thresMem_21_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1674 'load' 'thresMem_21_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1675 [3/4] (3.95ns)   --->   "%r_V_7_21 = mul nsw i48 %tmp_201_21, %r_V_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1675 'mul' 'r_V_7_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1676 [1/1] (0.00ns)   --->   "%thresMem_22_V_addr = getelementptr [2 x i24]* %thresMem_22_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1676 'getelementptr' 'thresMem_22_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1677 [2/2] (2.32ns)   --->   "%thresMem_22_V_load = load i24* %thresMem_22_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1677 'load' 'thresMem_22_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1678 [3/4] (3.95ns)   --->   "%r_V_7_22 = mul nsw i48 %tmp_201_22, %r_V_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1678 'mul' 'r_V_7_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1679 [1/1] (0.00ns)   --->   "%thresMem_23_V_addr = getelementptr [2 x i24]* %thresMem_23_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1679 'getelementptr' 'thresMem_23_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1680 [2/2] (2.32ns)   --->   "%thresMem_23_V_load = load i24* %thresMem_23_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1680 'load' 'thresMem_23_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1681 [3/4] (3.95ns)   --->   "%r_V_7_23 = mul nsw i48 %tmp_201_23, %r_V_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1681 'mul' 'r_V_7_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1682 [1/1] (0.00ns)   --->   "%thresMem_24_V_addr = getelementptr [2 x i24]* %thresMem_24_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1682 'getelementptr' 'thresMem_24_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1683 [2/2] (2.32ns)   --->   "%thresMem_24_V_load = load i24* %thresMem_24_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1683 'load' 'thresMem_24_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1684 [3/4] (3.95ns)   --->   "%r_V_7_24 = mul nsw i48 %tmp_201_24, %r_V_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1684 'mul' 'r_V_7_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1685 [1/1] (0.00ns)   --->   "%thresMem_25_V_addr = getelementptr [2 x i24]* %thresMem_25_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1685 'getelementptr' 'thresMem_25_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1686 [2/2] (2.32ns)   --->   "%thresMem_25_V_load = load i24* %thresMem_25_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1686 'load' 'thresMem_25_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1687 [3/4] (3.95ns)   --->   "%r_V_7_25 = mul nsw i48 %tmp_201_25, %r_V_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1687 'mul' 'r_V_7_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1688 [1/1] (0.00ns)   --->   "%thresMem_26_V_addr = getelementptr [2 x i24]* %thresMem_26_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1688 'getelementptr' 'thresMem_26_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1689 [2/2] (2.32ns)   --->   "%thresMem_26_V_load = load i24* %thresMem_26_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1689 'load' 'thresMem_26_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1690 [3/4] (3.95ns)   --->   "%r_V_7_26 = mul nsw i48 %tmp_201_26, %r_V_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1690 'mul' 'r_V_7_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1691 [1/1] (0.00ns)   --->   "%thresMem_27_V_addr = getelementptr [2 x i24]* %thresMem_27_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1691 'getelementptr' 'thresMem_27_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1692 [2/2] (2.32ns)   --->   "%thresMem_27_V_load = load i24* %thresMem_27_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1692 'load' 'thresMem_27_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1693 [3/4] (3.95ns)   --->   "%r_V_7_27 = mul nsw i48 %tmp_201_27, %r_V_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1693 'mul' 'r_V_7_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1694 [1/1] (0.00ns)   --->   "%thresMem_28_V_addr = getelementptr [2 x i24]* %thresMem_28_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1694 'getelementptr' 'thresMem_28_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1695 [2/2] (2.32ns)   --->   "%thresMem_28_V_load = load i24* %thresMem_28_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1695 'load' 'thresMem_28_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1696 [3/4] (3.95ns)   --->   "%r_V_7_28 = mul nsw i48 %tmp_201_28, %r_V_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1696 'mul' 'r_V_7_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1697 [1/1] (0.00ns)   --->   "%thresMem_29_V_addr = getelementptr [2 x i24]* %thresMem_29_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1697 'getelementptr' 'thresMem_29_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1698 [2/2] (2.32ns)   --->   "%thresMem_29_V_load = load i24* %thresMem_29_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1698 'load' 'thresMem_29_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1699 [3/4] (3.95ns)   --->   "%r_V_7_29 = mul nsw i48 %tmp_201_29, %r_V_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1699 'mul' 'r_V_7_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1700 [1/1] (0.00ns)   --->   "%thresMem_30_V_addr = getelementptr [2 x i24]* %thresMem_30_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1700 'getelementptr' 'thresMem_30_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1701 [2/2] (2.32ns)   --->   "%thresMem_30_V_load = load i24* %thresMem_30_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1701 'load' 'thresMem_30_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_22 : Operation 1702 [3/4] (3.95ns)   --->   "%r_V_7_30 = mul nsw i48 %tmp_201_30, %r_V_31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1702 'mul' 'r_V_7_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1703 [1/1] (0.00ns)   --->   "%thresMem_31_V_addr = getelementptr [2 x i24]* %thresMem_31_V, i64 0, i64 %tmp_60" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1703 'getelementptr' 'thresMem_31_V_addr' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_22 : Operation 1704 [2/2] (2.32ns)   --->   "%thresMem_31_V_load = load i24* %thresMem_31_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1704 'load' 'thresMem_31_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 23 <SV = 22> <Delay = 3.95>
ST_23 : Operation 1705 [1/4] (3.95ns)   --->   "%r_V_7 = mul nsw i48 %tmp_61, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1705 'mul' 'r_V_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1706 [1/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1706 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1707 [1/4] (3.95ns)   --->   "%r_V_7_1 = mul nsw i48 %tmp_201_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1707 'mul' 'r_V_7_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1708 [1/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1708 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1709 [1/4] (3.95ns)   --->   "%r_V_7_2 = mul nsw i48 %tmp_201_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1709 'mul' 'r_V_7_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1710 [1/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1710 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1711 [1/4] (3.95ns)   --->   "%r_V_7_3 = mul nsw i48 %tmp_201_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1711 'mul' 'r_V_7_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1712 [1/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1712 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1713 [1/4] (3.95ns)   --->   "%r_V_7_4 = mul nsw i48 %tmp_201_4, %r_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1713 'mul' 'r_V_7_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1714 [1/2] (2.32ns)   --->   "%thresMem_4_V_load = load i24* %thresMem_4_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1714 'load' 'thresMem_4_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1715 [1/4] (3.95ns)   --->   "%r_V_7_5 = mul nsw i48 %tmp_201_5, %r_V_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1715 'mul' 'r_V_7_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1716 [1/2] (2.32ns)   --->   "%thresMem_5_V_load = load i24* %thresMem_5_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1716 'load' 'thresMem_5_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1717 [1/4] (3.95ns)   --->   "%r_V_7_6 = mul nsw i48 %tmp_201_6, %r_V_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1717 'mul' 'r_V_7_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1718 [1/2] (2.32ns)   --->   "%thresMem_6_V_load = load i24* %thresMem_6_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1718 'load' 'thresMem_6_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1719 [1/4] (3.95ns)   --->   "%r_V_7_7 = mul nsw i48 %tmp_201_7, %r_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1719 'mul' 'r_V_7_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1720 [1/2] (2.32ns)   --->   "%thresMem_7_V_load = load i24* %thresMem_7_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1720 'load' 'thresMem_7_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1721 [1/4] (3.95ns)   --->   "%r_V_7_8 = mul nsw i48 %tmp_201_8, %r_V_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1721 'mul' 'r_V_7_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1722 [1/2] (2.32ns)   --->   "%thresMem_8_V_load = load i24* %thresMem_8_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1722 'load' 'thresMem_8_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1723 [1/4] (3.95ns)   --->   "%r_V_7_9 = mul nsw i48 %tmp_201_9, %r_V_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1723 'mul' 'r_V_7_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1724 [1/2] (2.32ns)   --->   "%thresMem_9_V_load = load i24* %thresMem_9_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1724 'load' 'thresMem_9_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1725 [1/4] (3.95ns)   --->   "%r_V_7_s = mul nsw i48 %tmp_201_s, %r_V_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1725 'mul' 'r_V_7_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1726 [1/2] (2.32ns)   --->   "%thresMem_10_V_load = load i24* %thresMem_10_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1726 'load' 'thresMem_10_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1727 [1/4] (3.95ns)   --->   "%r_V_7_10 = mul nsw i48 %tmp_201_10, %r_V_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1727 'mul' 'r_V_7_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1728 [1/2] (2.32ns)   --->   "%thresMem_11_V_load = load i24* %thresMem_11_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1728 'load' 'thresMem_11_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1729 [1/4] (3.95ns)   --->   "%r_V_7_11 = mul nsw i48 %tmp_201_11, %r_V_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1729 'mul' 'r_V_7_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1730 [1/2] (2.32ns)   --->   "%thresMem_12_V_load = load i24* %thresMem_12_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1730 'load' 'thresMem_12_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1731 [1/4] (3.95ns)   --->   "%r_V_7_12 = mul nsw i48 %tmp_201_12, %r_V_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1731 'mul' 'r_V_7_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1732 [1/2] (2.32ns)   --->   "%thresMem_13_V_load = load i24* %thresMem_13_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1732 'load' 'thresMem_13_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1733 [1/4] (3.95ns)   --->   "%r_V_7_13 = mul nsw i48 %tmp_201_13, %r_V_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1733 'mul' 'r_V_7_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1734 [1/2] (2.32ns)   --->   "%thresMem_14_V_load = load i24* %thresMem_14_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1734 'load' 'thresMem_14_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1735 [1/4] (3.95ns)   --->   "%r_V_7_14 = mul nsw i48 %tmp_201_14, %r_V_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1735 'mul' 'r_V_7_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1736 [1/2] (2.32ns)   --->   "%thresMem_15_V_load = load i24* %thresMem_15_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1736 'load' 'thresMem_15_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1737 [2/4] (3.95ns)   --->   "%r_V_7_15 = mul nsw i48 %tmp_201_15, %r_V_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1737 'mul' 'r_V_7_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1738 [1/2] (2.32ns)   --->   "%thresMem_16_V_load = load i24* %thresMem_16_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1738 'load' 'thresMem_16_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1739 [2/4] (3.95ns)   --->   "%r_V_7_16 = mul nsw i48 %tmp_201_16, %r_V_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1739 'mul' 'r_V_7_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1740 [1/2] (2.32ns)   --->   "%thresMem_17_V_load = load i24* %thresMem_17_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1740 'load' 'thresMem_17_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1741 [2/4] (3.95ns)   --->   "%r_V_7_17 = mul nsw i48 %tmp_201_17, %r_V_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1741 'mul' 'r_V_7_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1742 [1/2] (2.32ns)   --->   "%thresMem_18_V_load = load i24* %thresMem_18_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1742 'load' 'thresMem_18_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1743 [2/4] (3.95ns)   --->   "%r_V_7_18 = mul nsw i48 %tmp_201_18, %r_V_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1743 'mul' 'r_V_7_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1744 [1/2] (2.32ns)   --->   "%thresMem_19_V_load = load i24* %thresMem_19_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1744 'load' 'thresMem_19_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1745 [2/4] (3.95ns)   --->   "%r_V_7_19 = mul nsw i48 %tmp_201_19, %r_V_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1745 'mul' 'r_V_7_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1746 [1/2] (2.32ns)   --->   "%thresMem_20_V_load = load i24* %thresMem_20_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1746 'load' 'thresMem_20_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1747 [2/4] (3.95ns)   --->   "%r_V_7_20 = mul nsw i48 %tmp_201_20, %r_V_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1747 'mul' 'r_V_7_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1748 [1/2] (2.32ns)   --->   "%thresMem_21_V_load = load i24* %thresMem_21_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1748 'load' 'thresMem_21_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1749 [2/4] (3.95ns)   --->   "%r_V_7_21 = mul nsw i48 %tmp_201_21, %r_V_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1749 'mul' 'r_V_7_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1750 [1/2] (2.32ns)   --->   "%thresMem_22_V_load = load i24* %thresMem_22_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1750 'load' 'thresMem_22_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1751 [2/4] (3.95ns)   --->   "%r_V_7_22 = mul nsw i48 %tmp_201_22, %r_V_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1751 'mul' 'r_V_7_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1752 [1/2] (2.32ns)   --->   "%thresMem_23_V_load = load i24* %thresMem_23_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1752 'load' 'thresMem_23_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1753 [2/4] (3.95ns)   --->   "%r_V_7_23 = mul nsw i48 %tmp_201_23, %r_V_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1753 'mul' 'r_V_7_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1754 [1/2] (2.32ns)   --->   "%thresMem_24_V_load = load i24* %thresMem_24_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1754 'load' 'thresMem_24_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1755 [2/4] (3.95ns)   --->   "%r_V_7_24 = mul nsw i48 %tmp_201_24, %r_V_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1755 'mul' 'r_V_7_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1756 [1/2] (2.32ns)   --->   "%thresMem_25_V_load = load i24* %thresMem_25_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1756 'load' 'thresMem_25_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1757 [2/4] (3.95ns)   --->   "%r_V_7_25 = mul nsw i48 %tmp_201_25, %r_V_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1757 'mul' 'r_V_7_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1758 [1/2] (2.32ns)   --->   "%thresMem_26_V_load = load i24* %thresMem_26_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1758 'load' 'thresMem_26_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1759 [2/4] (3.95ns)   --->   "%r_V_7_26 = mul nsw i48 %tmp_201_26, %r_V_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1759 'mul' 'r_V_7_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1760 [1/2] (2.32ns)   --->   "%thresMem_27_V_load = load i24* %thresMem_27_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1760 'load' 'thresMem_27_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1761 [2/4] (3.95ns)   --->   "%r_V_7_27 = mul nsw i48 %tmp_201_27, %r_V_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1761 'mul' 'r_V_7_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1762 [1/2] (2.32ns)   --->   "%thresMem_28_V_load = load i24* %thresMem_28_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1762 'load' 'thresMem_28_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1763 [2/4] (3.95ns)   --->   "%r_V_7_28 = mul nsw i48 %tmp_201_28, %r_V_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1763 'mul' 'r_V_7_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1764 [1/2] (2.32ns)   --->   "%thresMem_29_V_load = load i24* %thresMem_29_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1764 'load' 'thresMem_29_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1765 [2/4] (3.95ns)   --->   "%r_V_7_29 = mul nsw i48 %tmp_201_29, %r_V_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1765 'mul' 'r_V_7_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1766 [1/2] (2.32ns)   --->   "%thresMem_30_V_load = load i24* %thresMem_30_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1766 'load' 'thresMem_30_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>
ST_23 : Operation 1767 [2/4] (3.95ns)   --->   "%r_V_7_30 = mul nsw i48 %tmp_201_30, %r_V_31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1767 'mul' 'r_V_7_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1768 [1/2] (2.32ns)   --->   "%thresMem_31_V_load = load i24* %thresMem_31_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1768 'load' 'thresMem_31_V_load' <Predicate = (!exitcond & tmp_57)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2> <RAM>

State 24 <SV = 23> <Delay = 3.95>
ST_24 : Operation 1769 [1/1] (0.00ns)   --->   "%tmp_62 = zext i48 %r_V_7 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1769 'zext' 'tmp_62' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1770 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_0_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1770 'bitconcatenate' 'rhs_V_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1771 [1/1] (0.00ns)   --->   "%rhs_V_3_cast3 = zext i32 %rhs_V_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1771 'zext' 'rhs_V_3_cast3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1772 [1/1] (3.10ns)   --->   "%ret_V = add nsw i49 %rhs_V_3_cast3, %tmp_62" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1772 'add' 'ret_V' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1773 [1/1] (0.00ns)   --->   "%tmp_63 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1773 'partselect' 'tmp_63' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1774 [1/1] (0.00ns)   --->   "%tmp_202_1 = zext i48 %r_V_7_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1774 'zext' 'tmp_202_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1775 [1/1] (0.00ns)   --->   "%rhs_V_3_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_1_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1775 'bitconcatenate' 'rhs_V_3_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1776 [1/1] (0.00ns)   --->   "%rhs_V_3_1_cast5 = zext i32 %rhs_V_3_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1776 'zext' 'rhs_V_3_1_cast5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1777 [1/1] (3.10ns)   --->   "%ret_V_1 = add nsw i49 %rhs_V_3_1_cast5, %tmp_202_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1777 'add' 'ret_V_1' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1778 [1/1] (0.00ns)   --->   "%tmp_204_1 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_1, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1778 'partselect' 'tmp_204_1' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1779 [1/1] (0.00ns)   --->   "%tmp_202_2 = zext i48 %r_V_7_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1779 'zext' 'tmp_202_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1780 [1/1] (0.00ns)   --->   "%rhs_V_3_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_2_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1780 'bitconcatenate' 'rhs_V_3_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1781 [1/1] (0.00ns)   --->   "%rhs_V_3_2_cast7 = zext i32 %rhs_V_3_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1781 'zext' 'rhs_V_3_2_cast7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1782 [1/1] (3.10ns)   --->   "%ret_V_2 = add nsw i49 %rhs_V_3_2_cast7, %tmp_202_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1782 'add' 'ret_V_2' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1783 [1/1] (0.00ns)   --->   "%tmp_204_2 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_2, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1783 'partselect' 'tmp_204_2' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1784 [1/1] (0.00ns)   --->   "%tmp_202_3 = zext i48 %r_V_7_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1784 'zext' 'tmp_202_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1785 [1/1] (0.00ns)   --->   "%rhs_V_3_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_3_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1785 'bitconcatenate' 'rhs_V_3_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1786 [1/1] (0.00ns)   --->   "%rhs_V_3_3_cast9 = zext i32 %rhs_V_3_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1786 'zext' 'rhs_V_3_3_cast9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1787 [1/1] (3.10ns)   --->   "%ret_V_3 = add nsw i49 %rhs_V_3_3_cast9, %tmp_202_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1787 'add' 'ret_V_3' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_204_3 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_3, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1788 'partselect' 'tmp_204_3' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1789 [1/1] (0.00ns)   --->   "%tmp_202_4 = zext i48 %r_V_7_4 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1789 'zext' 'tmp_202_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1790 [1/1] (0.00ns)   --->   "%rhs_V_3_4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_4_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1790 'bitconcatenate' 'rhs_V_3_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1791 [1/1] (0.00ns)   --->   "%rhs_V_3_4_cast = zext i32 %rhs_V_3_4 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1791 'zext' 'rhs_V_3_4_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1792 [1/1] (3.10ns)   --->   "%ret_V_4 = add nsw i49 %rhs_V_3_4_cast, %tmp_202_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1792 'add' 'ret_V_4' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_204_4 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_4, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1793 'partselect' 'tmp_204_4' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_202_5 = zext i48 %r_V_7_5 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1794 'zext' 'tmp_202_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1795 [1/1] (0.00ns)   --->   "%rhs_V_3_5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_5_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1795 'bitconcatenate' 'rhs_V_3_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1796 [1/1] (0.00ns)   --->   "%rhs_V_3_5_cast = zext i32 %rhs_V_3_5 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1796 'zext' 'rhs_V_3_5_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1797 [1/1] (3.10ns)   --->   "%ret_V_5 = add nsw i49 %rhs_V_3_5_cast, %tmp_202_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1797 'add' 'ret_V_5' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1798 [1/1] (0.00ns)   --->   "%tmp_204_5 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_5, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1798 'partselect' 'tmp_204_5' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1799 [1/1] (0.00ns)   --->   "%tmp_202_6 = zext i48 %r_V_7_6 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1799 'zext' 'tmp_202_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1800 [1/1] (0.00ns)   --->   "%rhs_V_3_6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_6_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1800 'bitconcatenate' 'rhs_V_3_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1801 [1/1] (0.00ns)   --->   "%rhs_V_3_6_cast = zext i32 %rhs_V_3_6 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1801 'zext' 'rhs_V_3_6_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1802 [1/1] (3.10ns)   --->   "%ret_V_6 = add nsw i49 %rhs_V_3_6_cast, %tmp_202_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1802 'add' 'ret_V_6' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_204_6 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_6, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1803 'partselect' 'tmp_204_6' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1804 [1/1] (0.00ns)   --->   "%tmp_202_7 = zext i48 %r_V_7_7 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1804 'zext' 'tmp_202_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1805 [1/1] (0.00ns)   --->   "%rhs_V_3_7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_7_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1805 'bitconcatenate' 'rhs_V_3_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1806 [1/1] (0.00ns)   --->   "%rhs_V_3_7_cast = zext i32 %rhs_V_3_7 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1806 'zext' 'rhs_V_3_7_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1807 [1/1] (3.10ns)   --->   "%ret_V_7 = add nsw i49 %rhs_V_3_7_cast, %tmp_202_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1807 'add' 'ret_V_7' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1808 [1/1] (0.00ns)   --->   "%tmp_204_7 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_7, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1808 'partselect' 'tmp_204_7' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_202_8 = zext i48 %r_V_7_8 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1809 'zext' 'tmp_202_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1810 [1/1] (0.00ns)   --->   "%rhs_V_3_8 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_8_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1810 'bitconcatenate' 'rhs_V_3_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1811 [1/1] (0.00ns)   --->   "%rhs_V_3_8_cast = zext i32 %rhs_V_3_8 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1811 'zext' 'rhs_V_3_8_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1812 [1/1] (3.10ns)   --->   "%ret_V_8 = add nsw i49 %rhs_V_3_8_cast, %tmp_202_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1812 'add' 'ret_V_8' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_204_8 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_8, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1813 'partselect' 'tmp_204_8' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_202_9 = zext i48 %r_V_7_9 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1814 'zext' 'tmp_202_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1815 [1/1] (0.00ns)   --->   "%rhs_V_3_9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_9_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1815 'bitconcatenate' 'rhs_V_3_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1816 [1/1] (0.00ns)   --->   "%rhs_V_3_9_cast = zext i32 %rhs_V_3_9 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1816 'zext' 'rhs_V_3_9_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1817 [1/1] (3.10ns)   --->   "%ret_V_9 = add nsw i49 %rhs_V_3_9_cast, %tmp_202_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1817 'add' 'ret_V_9' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_204_9 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_9, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1818 'partselect' 'tmp_204_9' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1819 [1/1] (0.00ns)   --->   "%tmp_202_s = zext i48 %r_V_7_s to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1819 'zext' 'tmp_202_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1820 [1/1] (0.00ns)   --->   "%rhs_V_3_s = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_10_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1820 'bitconcatenate' 'rhs_V_3_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1821 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = zext i32 %rhs_V_3_s to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1821 'zext' 'rhs_V_3_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1822 [1/1] (3.10ns)   --->   "%ret_V_s = add nsw i49 %rhs_V_3_cast, %tmp_202_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1822 'add' 'ret_V_s' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1823 [1/1] (0.00ns)   --->   "%tmp_204_s = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_s, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1823 'partselect' 'tmp_204_s' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1824 [1/1] (0.00ns)   --->   "%tmp_202_10 = zext i48 %r_V_7_10 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1824 'zext' 'tmp_202_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1825 [1/1] (0.00ns)   --->   "%rhs_V_3_10 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_11_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1825 'bitconcatenate' 'rhs_V_3_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1826 [1/1] (0.00ns)   --->   "%rhs_V_3_10_cast = zext i32 %rhs_V_3_10 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1826 'zext' 'rhs_V_3_10_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1827 [1/1] (3.10ns)   --->   "%ret_V_10 = add nsw i49 %rhs_V_3_10_cast, %tmp_202_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1827 'add' 'ret_V_10' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_204_10 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_10, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1828 'partselect' 'tmp_204_10' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1829 [1/1] (0.00ns)   --->   "%tmp_202_11 = zext i48 %r_V_7_11 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1829 'zext' 'tmp_202_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1830 [1/1] (0.00ns)   --->   "%rhs_V_3_11 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_12_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1830 'bitconcatenate' 'rhs_V_3_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1831 [1/1] (0.00ns)   --->   "%rhs_V_3_11_cast = zext i32 %rhs_V_3_11 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1831 'zext' 'rhs_V_3_11_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1832 [1/1] (3.10ns)   --->   "%ret_V_11 = add nsw i49 %rhs_V_3_11_cast, %tmp_202_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1832 'add' 'ret_V_11' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1833 [1/1] (0.00ns)   --->   "%tmp_204_11 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_11, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1833 'partselect' 'tmp_204_11' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1834 [1/1] (0.00ns)   --->   "%tmp_202_12 = zext i48 %r_V_7_12 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1834 'zext' 'tmp_202_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1835 [1/1] (0.00ns)   --->   "%rhs_V_3_12 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_13_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1835 'bitconcatenate' 'rhs_V_3_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1836 [1/1] (0.00ns)   --->   "%rhs_V_3_12_cast = zext i32 %rhs_V_3_12 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1836 'zext' 'rhs_V_3_12_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1837 [1/1] (3.10ns)   --->   "%ret_V_12 = add nsw i49 %rhs_V_3_12_cast, %tmp_202_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1837 'add' 'ret_V_12' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1838 [1/1] (0.00ns)   --->   "%tmp_204_12 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_12, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1838 'partselect' 'tmp_204_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1839 [1/1] (0.00ns)   --->   "%tmp_202_13 = zext i48 %r_V_7_13 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1839 'zext' 'tmp_202_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1840 [1/1] (0.00ns)   --->   "%rhs_V_3_13 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_14_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1840 'bitconcatenate' 'rhs_V_3_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1841 [1/1] (0.00ns)   --->   "%rhs_V_3_13_cast = zext i32 %rhs_V_3_13 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1841 'zext' 'rhs_V_3_13_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1842 [1/1] (3.10ns)   --->   "%ret_V_13 = add nsw i49 %rhs_V_3_13_cast, %tmp_202_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1842 'add' 'ret_V_13' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1843 [1/1] (0.00ns)   --->   "%tmp_204_13 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_13, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1843 'partselect' 'tmp_204_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1844 [1/1] (0.00ns)   --->   "%tmp_202_14 = zext i48 %r_V_7_14 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1844 'zext' 'tmp_202_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1845 [1/1] (0.00ns)   --->   "%rhs_V_3_14 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_15_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1845 'bitconcatenate' 'rhs_V_3_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1846 [1/1] (0.00ns)   --->   "%rhs_V_3_14_cast = zext i32 %rhs_V_3_14 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1846 'zext' 'rhs_V_3_14_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1847 [1/1] (3.10ns)   --->   "%ret_V_14 = add nsw i49 %rhs_V_3_14_cast, %tmp_202_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1847 'add' 'ret_V_14' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1848 [1/1] (0.00ns)   --->   "%tmp_204_14 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_14, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1848 'partselect' 'tmp_204_14' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_24 : Operation 1849 [1/4] (3.95ns)   --->   "%r_V_7_15 = mul nsw i48 %tmp_201_15, %r_V_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1849 'mul' 'r_V_7_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1850 [1/4] (3.95ns)   --->   "%r_V_7_16 = mul nsw i48 %tmp_201_16, %r_V_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1850 'mul' 'r_V_7_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1851 [1/4] (3.95ns)   --->   "%r_V_7_17 = mul nsw i48 %tmp_201_17, %r_V_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1851 'mul' 'r_V_7_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1852 [1/4] (3.95ns)   --->   "%r_V_7_18 = mul nsw i48 %tmp_201_18, %r_V_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1852 'mul' 'r_V_7_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1853 [1/4] (3.95ns)   --->   "%r_V_7_19 = mul nsw i48 %tmp_201_19, %r_V_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1853 'mul' 'r_V_7_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1854 [1/4] (3.95ns)   --->   "%r_V_7_20 = mul nsw i48 %tmp_201_20, %r_V_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1854 'mul' 'r_V_7_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1855 [1/4] (3.95ns)   --->   "%r_V_7_21 = mul nsw i48 %tmp_201_21, %r_V_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1855 'mul' 'r_V_7_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1856 [1/4] (3.95ns)   --->   "%r_V_7_22 = mul nsw i48 %tmp_201_22, %r_V_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1856 'mul' 'r_V_7_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1857 [1/4] (3.95ns)   --->   "%r_V_7_23 = mul nsw i48 %tmp_201_23, %r_V_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1857 'mul' 'r_V_7_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1858 [1/4] (3.95ns)   --->   "%r_V_7_24 = mul nsw i48 %tmp_201_24, %r_V_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1858 'mul' 'r_V_7_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1859 [1/4] (3.95ns)   --->   "%r_V_7_25 = mul nsw i48 %tmp_201_25, %r_V_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1859 'mul' 'r_V_7_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1860 [1/4] (3.95ns)   --->   "%r_V_7_26 = mul nsw i48 %tmp_201_26, %r_V_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1860 'mul' 'r_V_7_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1861 [1/4] (3.95ns)   --->   "%r_V_7_27 = mul nsw i48 %tmp_201_27, %r_V_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1861 'mul' 'r_V_7_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1862 [1/4] (3.95ns)   --->   "%r_V_7_28 = mul nsw i48 %tmp_201_28, %r_V_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1862 'mul' 'r_V_7_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1863 [1/4] (3.95ns)   --->   "%r_V_7_29 = mul nsw i48 %tmp_201_29, %r_V_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1863 'mul' 'r_V_7_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1864 [1/4] (3.95ns)   --->   "%r_V_7_30 = mul nsw i48 %tmp_201_30, %r_V_31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1864 'mul' 'r_V_7_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.10>
ST_25 : Operation 1865 [1/1] (0.00ns)   --->   "%tmp_202_15 = zext i48 %r_V_7_15 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1865 'zext' 'tmp_202_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1866 [1/1] (0.00ns)   --->   "%rhs_V_3_15 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_16_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1866 'bitconcatenate' 'rhs_V_3_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1867 [1/1] (0.00ns)   --->   "%rhs_V_3_15_cast = zext i32 %rhs_V_3_15 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1867 'zext' 'rhs_V_3_15_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1868 [1/1] (3.10ns)   --->   "%ret_V_15 = add nsw i49 %rhs_V_3_15_cast, %tmp_202_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1868 'add' 'ret_V_15' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1869 [1/1] (0.00ns)   --->   "%tmp_204_15 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_15, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1869 'partselect' 'tmp_204_15' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1870 [1/1] (0.00ns)   --->   "%tmp_202_16 = zext i48 %r_V_7_16 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1870 'zext' 'tmp_202_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1871 [1/1] (0.00ns)   --->   "%rhs_V_3_16 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_17_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1871 'bitconcatenate' 'rhs_V_3_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1872 [1/1] (0.00ns)   --->   "%rhs_V_3_16_cast = zext i32 %rhs_V_3_16 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1872 'zext' 'rhs_V_3_16_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1873 [1/1] (3.10ns)   --->   "%ret_V_16 = add nsw i49 %rhs_V_3_16_cast, %tmp_202_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1873 'add' 'ret_V_16' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1874 [1/1] (0.00ns)   --->   "%tmp_204_16 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_16, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1874 'partselect' 'tmp_204_16' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_202_17 = zext i48 %r_V_7_17 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1875 'zext' 'tmp_202_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1876 [1/1] (0.00ns)   --->   "%rhs_V_3_17 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_18_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1876 'bitconcatenate' 'rhs_V_3_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1877 [1/1] (0.00ns)   --->   "%rhs_V_3_17_cast = zext i32 %rhs_V_3_17 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1877 'zext' 'rhs_V_3_17_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1878 [1/1] (3.10ns)   --->   "%ret_V_17 = add nsw i49 %rhs_V_3_17_cast, %tmp_202_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1878 'add' 'ret_V_17' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1879 [1/1] (0.00ns)   --->   "%tmp_204_17 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_17, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1879 'partselect' 'tmp_204_17' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1880 [1/1] (0.00ns)   --->   "%tmp_202_18 = zext i48 %r_V_7_18 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1880 'zext' 'tmp_202_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1881 [1/1] (0.00ns)   --->   "%rhs_V_3_18 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_19_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1881 'bitconcatenate' 'rhs_V_3_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1882 [1/1] (0.00ns)   --->   "%rhs_V_3_18_cast = zext i32 %rhs_V_3_18 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1882 'zext' 'rhs_V_3_18_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1883 [1/1] (3.10ns)   --->   "%ret_V_18 = add nsw i49 %rhs_V_3_18_cast, %tmp_202_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1883 'add' 'ret_V_18' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1884 [1/1] (0.00ns)   --->   "%tmp_204_18 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_18, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1884 'partselect' 'tmp_204_18' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1885 [1/1] (0.00ns)   --->   "%tmp_202_19 = zext i48 %r_V_7_19 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1885 'zext' 'tmp_202_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1886 [1/1] (0.00ns)   --->   "%rhs_V_3_19 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_20_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1886 'bitconcatenate' 'rhs_V_3_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1887 [1/1] (0.00ns)   --->   "%rhs_V_3_19_cast = zext i32 %rhs_V_3_19 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1887 'zext' 'rhs_V_3_19_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1888 [1/1] (3.10ns)   --->   "%ret_V_19 = add nsw i49 %rhs_V_3_19_cast, %tmp_202_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1888 'add' 'ret_V_19' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1889 [1/1] (0.00ns)   --->   "%tmp_204_19 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_19, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1889 'partselect' 'tmp_204_19' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_202_20 = zext i48 %r_V_7_20 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1890 'zext' 'tmp_202_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1891 [1/1] (0.00ns)   --->   "%rhs_V_3_20 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_21_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1891 'bitconcatenate' 'rhs_V_3_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1892 [1/1] (0.00ns)   --->   "%rhs_V_3_20_cast = zext i32 %rhs_V_3_20 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1892 'zext' 'rhs_V_3_20_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1893 [1/1] (3.10ns)   --->   "%ret_V_20 = add nsw i49 %rhs_V_3_20_cast, %tmp_202_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1893 'add' 'ret_V_20' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1894 [1/1] (0.00ns)   --->   "%tmp_204_20 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_20, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1894 'partselect' 'tmp_204_20' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1895 [1/1] (0.00ns)   --->   "%tmp_202_21 = zext i48 %r_V_7_21 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1895 'zext' 'tmp_202_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1896 [1/1] (0.00ns)   --->   "%rhs_V_3_21 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_22_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1896 'bitconcatenate' 'rhs_V_3_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1897 [1/1] (0.00ns)   --->   "%rhs_V_3_21_cast = zext i32 %rhs_V_3_21 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1897 'zext' 'rhs_V_3_21_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1898 [1/1] (3.10ns)   --->   "%ret_V_21 = add nsw i49 %rhs_V_3_21_cast, %tmp_202_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1898 'add' 'ret_V_21' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1899 [1/1] (0.00ns)   --->   "%tmp_204_21 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_21, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1899 'partselect' 'tmp_204_21' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1900 [1/1] (0.00ns)   --->   "%tmp_202_22 = zext i48 %r_V_7_22 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1900 'zext' 'tmp_202_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1901 [1/1] (0.00ns)   --->   "%rhs_V_3_22 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_23_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1901 'bitconcatenate' 'rhs_V_3_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1902 [1/1] (0.00ns)   --->   "%rhs_V_3_22_cast = zext i32 %rhs_V_3_22 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1902 'zext' 'rhs_V_3_22_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1903 [1/1] (3.10ns)   --->   "%ret_V_22 = add nsw i49 %rhs_V_3_22_cast, %tmp_202_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1903 'add' 'ret_V_22' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1904 [1/1] (0.00ns)   --->   "%tmp_204_22 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_22, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1904 'partselect' 'tmp_204_22' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1905 [1/1] (0.00ns)   --->   "%tmp_202_23 = zext i48 %r_V_7_23 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1905 'zext' 'tmp_202_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1906 [1/1] (0.00ns)   --->   "%rhs_V_3_23 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_24_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1906 'bitconcatenate' 'rhs_V_3_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1907 [1/1] (0.00ns)   --->   "%rhs_V_3_23_cast = zext i32 %rhs_V_3_23 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1907 'zext' 'rhs_V_3_23_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1908 [1/1] (3.10ns)   --->   "%ret_V_23 = add nsw i49 %rhs_V_3_23_cast, %tmp_202_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1908 'add' 'ret_V_23' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1909 [1/1] (0.00ns)   --->   "%tmp_204_23 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_23, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1909 'partselect' 'tmp_204_23' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1910 [1/1] (0.00ns)   --->   "%tmp_202_24 = zext i48 %r_V_7_24 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1910 'zext' 'tmp_202_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1911 [1/1] (0.00ns)   --->   "%rhs_V_3_24 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_25_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1911 'bitconcatenate' 'rhs_V_3_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1912 [1/1] (0.00ns)   --->   "%rhs_V_3_24_cast = zext i32 %rhs_V_3_24 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1912 'zext' 'rhs_V_3_24_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1913 [1/1] (3.10ns)   --->   "%ret_V_24 = add nsw i49 %rhs_V_3_24_cast, %tmp_202_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1913 'add' 'ret_V_24' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_204_24 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_24, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1914 'partselect' 'tmp_204_24' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1915 [1/1] (0.00ns)   --->   "%tmp_202_25 = zext i48 %r_V_7_25 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1915 'zext' 'tmp_202_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1916 [1/1] (0.00ns)   --->   "%rhs_V_3_25 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_26_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1916 'bitconcatenate' 'rhs_V_3_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1917 [1/1] (0.00ns)   --->   "%rhs_V_3_25_cast = zext i32 %rhs_V_3_25 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1917 'zext' 'rhs_V_3_25_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1918 [1/1] (3.10ns)   --->   "%ret_V_25 = add nsw i49 %rhs_V_3_25_cast, %tmp_202_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1918 'add' 'ret_V_25' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1919 [1/1] (0.00ns)   --->   "%tmp_204_25 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_25, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1919 'partselect' 'tmp_204_25' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1920 [1/1] (0.00ns)   --->   "%tmp_202_26 = zext i48 %r_V_7_26 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1920 'zext' 'tmp_202_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1921 [1/1] (0.00ns)   --->   "%rhs_V_3_26 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_27_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1921 'bitconcatenate' 'rhs_V_3_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1922 [1/1] (0.00ns)   --->   "%rhs_V_3_26_cast = zext i32 %rhs_V_3_26 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1922 'zext' 'rhs_V_3_26_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1923 [1/1] (3.10ns)   --->   "%ret_V_26 = add nsw i49 %rhs_V_3_26_cast, %tmp_202_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1923 'add' 'ret_V_26' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1924 [1/1] (0.00ns)   --->   "%tmp_204_26 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_26, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1924 'partselect' 'tmp_204_26' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1925 [1/1] (0.00ns)   --->   "%tmp_202_27 = zext i48 %r_V_7_27 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1925 'zext' 'tmp_202_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1926 [1/1] (0.00ns)   --->   "%rhs_V_3_27 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_28_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1926 'bitconcatenate' 'rhs_V_3_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1927 [1/1] (0.00ns)   --->   "%rhs_V_3_27_cast = zext i32 %rhs_V_3_27 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1927 'zext' 'rhs_V_3_27_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1928 [1/1] (3.10ns)   --->   "%ret_V_27 = add nsw i49 %rhs_V_3_27_cast, %tmp_202_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1928 'add' 'ret_V_27' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1929 [1/1] (0.00ns)   --->   "%tmp_204_27 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_27, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1929 'partselect' 'tmp_204_27' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_202_28 = zext i48 %r_V_7_28 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1930 'zext' 'tmp_202_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1931 [1/1] (0.00ns)   --->   "%rhs_V_3_28 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_29_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1931 'bitconcatenate' 'rhs_V_3_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1932 [1/1] (0.00ns)   --->   "%rhs_V_3_28_cast = zext i32 %rhs_V_3_28 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1932 'zext' 'rhs_V_3_28_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1933 [1/1] (3.10ns)   --->   "%ret_V_28 = add nsw i49 %rhs_V_3_28_cast, %tmp_202_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1933 'add' 'ret_V_28' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1934 [1/1] (0.00ns)   --->   "%tmp_204_28 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_28, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1934 'partselect' 'tmp_204_28' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1935 [1/1] (0.00ns)   --->   "%tmp_202_29 = zext i48 %r_V_7_29 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1935 'zext' 'tmp_202_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1936 [1/1] (0.00ns)   --->   "%rhs_V_3_29 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_30_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1936 'bitconcatenate' 'rhs_V_3_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1937 [1/1] (0.00ns)   --->   "%rhs_V_3_29_cast = zext i32 %rhs_V_3_29 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1937 'zext' 'rhs_V_3_29_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1938 [1/1] (3.10ns)   --->   "%ret_V_29 = add nsw i49 %rhs_V_3_29_cast, %tmp_202_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1938 'add' 'ret_V_29' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1939 [1/1] (0.00ns)   --->   "%tmp_204_29 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_29, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1939 'partselect' 'tmp_204_29' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1940 [1/1] (0.00ns)   --->   "%tmp_202_30 = zext i48 %r_V_7_30 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1940 'zext' 'tmp_202_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1941 [1/1] (0.00ns)   --->   "%rhs_V_3_30 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_31_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1941 'bitconcatenate' 'rhs_V_3_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1942 [1/1] (0.00ns)   --->   "%rhs_V_3_30_cast = zext i32 %rhs_V_3_30 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1942 'zext' 'rhs_V_3_30_cast' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1943 [1/1] (3.10ns)   --->   "%ret_V_30 = add nsw i49 %rhs_V_3_30_cast, %tmp_202_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1943 'add' 'ret_V_30' <Predicate = (!exitcond & tmp_57)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1944 [1/1] (0.00ns)   --->   "%tmp_204_30 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_30, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 1944 'partselect' 'tmp_204_30' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1945 [1/1] (2.45ns)   --->   "%tmp_64 = icmp sgt i24 %tmp_63, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1945 'icmp' 'tmp_64' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1946 [1/1] (0.00ns)   --->   "%means_out1_V_0_load = load i24* @means_out1_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1946 'load' 'means_out1_V_0_load' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_25 : Operation 1947 [1/1] (2.31ns)   --->   "%tmp_65 = sub i24 %tmp_63, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1947 'sub' 'tmp_65' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1948 [1/1] (2.31ns)   --->   "%addconv = add i24 %tmp_63, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1948 'add' 'addconv' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1949 [1/1] (2.45ns)   --->   "%tmp_215_0_1 = icmp sgt i24 %tmp_204_1, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1949 'icmp' 'tmp_215_0_1' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1950 [1/1] (2.31ns)   --->   "%tmp_218_0_1 = sub i24 %tmp_204_1, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1950 'sub' 'tmp_218_0_1' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1951 [1/1] (2.31ns)   --->   "%addconv_0_1 = add i24 %tmp_204_1, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1951 'add' 'addconv_0_1' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1952 [1/1] (2.45ns)   --->   "%tmp_215_0_2 = icmp sgt i24 %tmp_204_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1952 'icmp' 'tmp_215_0_2' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1953 [1/1] (2.31ns)   --->   "%tmp_218_0_2 = sub i24 %tmp_204_2, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1953 'sub' 'tmp_218_0_2' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1954 [1/1] (2.31ns)   --->   "%addconv_0_2 = add i24 %tmp_204_2, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1954 'add' 'addconv_0_2' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1955 [1/1] (2.45ns)   --->   "%tmp_215_0_3 = icmp sgt i24 %tmp_204_3, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1955 'icmp' 'tmp_215_0_3' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1956 [1/1] (2.31ns)   --->   "%tmp_218_0_3 = sub i24 %tmp_204_3, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1956 'sub' 'tmp_218_0_3' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1957 [1/1] (2.31ns)   --->   "%addconv_0_3 = add i24 %tmp_204_3, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1957 'add' 'addconv_0_3' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1958 [1/1] (2.45ns)   --->   "%tmp_215_0_4 = icmp sgt i24 %tmp_204_4, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1958 'icmp' 'tmp_215_0_4' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1959 [1/1] (2.31ns)   --->   "%tmp_218_0_4 = sub i24 %tmp_204_4, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1959 'sub' 'tmp_218_0_4' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1960 [1/1] (2.31ns)   --->   "%addconv_0_4 = add i24 %tmp_204_4, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1960 'add' 'addconv_0_4' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1961 [1/1] (2.45ns)   --->   "%tmp_215_0_5 = icmp sgt i24 %tmp_204_5, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1961 'icmp' 'tmp_215_0_5' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1962 [1/1] (2.31ns)   --->   "%tmp_218_0_5 = sub i24 %tmp_204_5, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1962 'sub' 'tmp_218_0_5' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1963 [1/1] (2.31ns)   --->   "%addconv_0_5 = add i24 %tmp_204_5, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1963 'add' 'addconv_0_5' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1964 [1/1] (2.45ns)   --->   "%tmp_215_0_6 = icmp sgt i24 %tmp_204_6, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1964 'icmp' 'tmp_215_0_6' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1965 [1/1] (2.31ns)   --->   "%tmp_218_0_6 = sub i24 %tmp_204_6, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1965 'sub' 'tmp_218_0_6' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1966 [1/1] (2.31ns)   --->   "%addconv_0_6 = add i24 %tmp_204_6, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1966 'add' 'addconv_0_6' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1967 [1/1] (2.45ns)   --->   "%tmp_215_0_7 = icmp sgt i24 %tmp_204_7, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1967 'icmp' 'tmp_215_0_7' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1968 [1/1] (2.31ns)   --->   "%tmp_218_0_7 = sub i24 %tmp_204_7, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1968 'sub' 'tmp_218_0_7' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1969 [1/1] (2.31ns)   --->   "%addconv_0_7 = add i24 %tmp_204_7, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1969 'add' 'addconv_0_7' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1970 [1/1] (2.45ns)   --->   "%tmp_215_0_8 = icmp sgt i24 %tmp_204_8, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1970 'icmp' 'tmp_215_0_8' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1971 [1/1] (2.31ns)   --->   "%tmp_218_0_8 = sub i24 %tmp_204_8, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1971 'sub' 'tmp_218_0_8' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1972 [1/1] (2.31ns)   --->   "%addconv_0_8 = add i24 %tmp_204_8, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1972 'add' 'addconv_0_8' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1973 [1/1] (2.45ns)   --->   "%tmp_215_0_9 = icmp sgt i24 %tmp_204_9, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1973 'icmp' 'tmp_215_0_9' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1974 [1/1] (2.31ns)   --->   "%tmp_218_0_9 = sub i24 %tmp_204_9, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1974 'sub' 'tmp_218_0_9' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1975 [1/1] (2.31ns)   --->   "%addconv_0_9 = add i24 %tmp_204_9, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1975 'add' 'addconv_0_9' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1976 [1/1] (2.45ns)   --->   "%tmp_215_0_s = icmp sgt i24 %tmp_204_s, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1976 'icmp' 'tmp_215_0_s' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1977 [1/1] (2.31ns)   --->   "%tmp_218_0_s = sub i24 %tmp_204_s, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1977 'sub' 'tmp_218_0_s' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1978 [1/1] (2.31ns)   --->   "%addconv_0_s = add i24 %tmp_204_s, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1978 'add' 'addconv_0_s' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1979 [1/1] (2.45ns)   --->   "%tmp_215_0_10 = icmp sgt i24 %tmp_204_10, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1979 'icmp' 'tmp_215_0_10' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1980 [1/1] (2.31ns)   --->   "%tmp_218_0_10 = sub i24 %tmp_204_10, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1980 'sub' 'tmp_218_0_10' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1981 [1/1] (2.31ns)   --->   "%addconv_0_10 = add i24 %tmp_204_10, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1981 'add' 'addconv_0_10' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1982 [1/1] (2.45ns)   --->   "%tmp_215_0_11 = icmp sgt i24 %tmp_204_11, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1982 'icmp' 'tmp_215_0_11' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1983 [1/1] (2.31ns)   --->   "%tmp_218_0_11 = sub i24 %tmp_204_11, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1983 'sub' 'tmp_218_0_11' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1984 [1/1] (2.31ns)   --->   "%addconv_0_11 = add i24 %tmp_204_11, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1984 'add' 'addconv_0_11' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1985 [1/1] (2.45ns)   --->   "%tmp_215_0_12 = icmp sgt i24 %tmp_204_12, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1985 'icmp' 'tmp_215_0_12' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1986 [1/1] (2.31ns)   --->   "%tmp_218_0_12 = sub i24 %tmp_204_12, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1986 'sub' 'tmp_218_0_12' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1987 [1/1] (2.31ns)   --->   "%addconv_0_12 = add i24 %tmp_204_12, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1987 'add' 'addconv_0_12' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1988 [1/1] (2.45ns)   --->   "%tmp_215_0_13 = icmp sgt i24 %tmp_204_13, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1988 'icmp' 'tmp_215_0_13' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1989 [1/1] (2.31ns)   --->   "%tmp_218_0_13 = sub i24 %tmp_204_13, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1989 'sub' 'tmp_218_0_13' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1990 [1/1] (2.31ns)   --->   "%addconv_0_13 = add i24 %tmp_204_13, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1990 'add' 'addconv_0_13' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1991 [1/1] (2.45ns)   --->   "%tmp_215_0_14 = icmp sgt i24 %tmp_204_14, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 1991 'icmp' 'tmp_215_0_14' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1992 [1/1] (2.31ns)   --->   "%tmp_218_0_14 = sub i24 %tmp_204_14, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1992 'sub' 'tmp_218_0_14' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1993 [1/1] (2.31ns)   --->   "%addconv_0_14 = add i24 %tmp_204_14, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1993 'add' 'addconv_0_14' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.45>
ST_26 : Operation 1994 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1)   --->   "%accResidual_0_V = select i1 %tmp_64, i24 %tmp_65, i24 %addconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1994 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_1)   --->   "%accResidual_1_V = select i1 %tmp_215_0_1, i24 %tmp_218_0_1, i24 %addconv_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1995 'select' 'accResidual_1_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_2)   --->   "%accResidual_2_V = select i1 %tmp_215_0_2, i24 %tmp_218_0_2, i24 %addconv_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1996 'select' 'accResidual_2_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_3)   --->   "%accResidual_3_V = select i1 %tmp_215_0_3, i24 %tmp_218_0_3, i24 %addconv_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1997 'select' 'accResidual_3_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_4)   --->   "%accResidual_4_V = select i1 %tmp_215_0_4, i24 %tmp_218_0_4, i24 %addconv_0_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1998 'select' 'accResidual_4_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_5)   --->   "%accResidual_5_V = select i1 %tmp_215_0_5, i24 %tmp_218_0_5, i24 %addconv_0_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 1999 'select' 'accResidual_5_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_6)   --->   "%accResidual_6_V = select i1 %tmp_215_0_6, i24 %tmp_218_0_6, i24 %addconv_0_6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2000 'select' 'accResidual_6_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_7)   --->   "%accResidual_7_V = select i1 %tmp_215_0_7, i24 %tmp_218_0_7, i24 %addconv_0_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2001 'select' 'accResidual_7_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2002 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_8)   --->   "%accResidual_8_V = select i1 %tmp_215_0_8, i24 %tmp_218_0_8, i24 %addconv_0_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2002 'select' 'accResidual_8_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_9)   --->   "%accResidual_9_V = select i1 %tmp_215_0_9, i24 %tmp_218_0_9, i24 %addconv_0_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2003 'select' 'accResidual_9_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_s)   --->   "%accResidual_10_V = select i1 %tmp_215_0_s, i24 %tmp_218_0_s, i24 %addconv_0_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2004 'select' 'accResidual_10_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_10)   --->   "%accResidual_11_V = select i1 %tmp_215_0_10, i24 %tmp_218_0_10, i24 %addconv_0_10" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2005 'select' 'accResidual_11_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_11)   --->   "%accResidual_12_V = select i1 %tmp_215_0_11, i24 %tmp_218_0_11, i24 %addconv_0_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2006 'select' 'accResidual_12_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_12)   --->   "%accResidual_13_V = select i1 %tmp_215_0_12, i24 %tmp_218_0_12, i24 %addconv_0_12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2007 'select' 'accResidual_13_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_13)   --->   "%accResidual_14_V = select i1 %tmp_215_0_13, i24 %tmp_218_0_13, i24 %addconv_0_13" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2008 'select' 'accResidual_14_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_14)   --->   "%accResidual_15_V = select i1 %tmp_215_0_14, i24 %tmp_218_0_14, i24 %addconv_0_14" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2009 'select' 'accResidual_15_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2010 [1/1] (2.45ns)   --->   "%tmp_215_0_15 = icmp sgt i24 %tmp_204_15, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2010 'icmp' 'tmp_215_0_15' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2011 [1/1] (2.31ns)   --->   "%tmp_218_0_15 = sub i24 %tmp_204_15, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2011 'sub' 'tmp_218_0_15' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2012 [1/1] (2.31ns)   --->   "%addconv_0_15 = add i24 %tmp_204_15, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2012 'add' 'addconv_0_15' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2013 [1/1] (2.45ns)   --->   "%tmp_215_0_16 = icmp sgt i24 %tmp_204_16, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2013 'icmp' 'tmp_215_0_16' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2014 [1/1] (2.31ns)   --->   "%tmp_218_0_16 = sub i24 %tmp_204_16, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2014 'sub' 'tmp_218_0_16' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2015 [1/1] (2.31ns)   --->   "%addconv_0_16 = add i24 %tmp_204_16, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2015 'add' 'addconv_0_16' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2016 [1/1] (2.45ns)   --->   "%tmp_215_0_17 = icmp sgt i24 %tmp_204_17, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2016 'icmp' 'tmp_215_0_17' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2017 [1/1] (2.31ns)   --->   "%tmp_218_0_17 = sub i24 %tmp_204_17, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2017 'sub' 'tmp_218_0_17' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2018 [1/1] (2.31ns)   --->   "%addconv_0_17 = add i24 %tmp_204_17, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2018 'add' 'addconv_0_17' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2019 [1/1] (2.45ns)   --->   "%tmp_215_0_18 = icmp sgt i24 %tmp_204_18, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2019 'icmp' 'tmp_215_0_18' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2020 [1/1] (2.31ns)   --->   "%tmp_218_0_18 = sub i24 %tmp_204_18, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2020 'sub' 'tmp_218_0_18' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2021 [1/1] (2.31ns)   --->   "%addconv_0_18 = add i24 %tmp_204_18, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2021 'add' 'addconv_0_18' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2022 [1/1] (2.45ns)   --->   "%tmp_215_0_19 = icmp sgt i24 %tmp_204_19, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2022 'icmp' 'tmp_215_0_19' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2023 [1/1] (2.31ns)   --->   "%tmp_218_0_19 = sub i24 %tmp_204_19, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2023 'sub' 'tmp_218_0_19' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2024 [1/1] (2.31ns)   --->   "%addconv_0_19 = add i24 %tmp_204_19, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2024 'add' 'addconv_0_19' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2025 [1/1] (2.45ns)   --->   "%tmp_215_0_20 = icmp sgt i24 %tmp_204_20, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2025 'icmp' 'tmp_215_0_20' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2026 [1/1] (2.31ns)   --->   "%tmp_218_0_20 = sub i24 %tmp_204_20, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2026 'sub' 'tmp_218_0_20' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2027 [1/1] (2.31ns)   --->   "%addconv_0_20 = add i24 %tmp_204_20, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2027 'add' 'addconv_0_20' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2028 [1/1] (2.45ns)   --->   "%tmp_215_0_21 = icmp sgt i24 %tmp_204_21, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2028 'icmp' 'tmp_215_0_21' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2029 [1/1] (2.31ns)   --->   "%tmp_218_0_21 = sub i24 %tmp_204_21, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2029 'sub' 'tmp_218_0_21' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2030 [1/1] (2.31ns)   --->   "%addconv_0_21 = add i24 %tmp_204_21, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2030 'add' 'addconv_0_21' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2031 [1/1] (2.45ns)   --->   "%tmp_215_0_22 = icmp sgt i24 %tmp_204_22, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2031 'icmp' 'tmp_215_0_22' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2032 [1/1] (2.31ns)   --->   "%tmp_218_0_22 = sub i24 %tmp_204_22, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2032 'sub' 'tmp_218_0_22' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2033 [1/1] (2.31ns)   --->   "%addconv_0_22 = add i24 %tmp_204_22, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2033 'add' 'addconv_0_22' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2034 [1/1] (2.45ns)   --->   "%tmp_215_0_23 = icmp sgt i24 %tmp_204_23, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2034 'icmp' 'tmp_215_0_23' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2035 [1/1] (2.31ns)   --->   "%tmp_218_0_23 = sub i24 %tmp_204_23, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2035 'sub' 'tmp_218_0_23' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2036 [1/1] (2.31ns)   --->   "%addconv_0_23 = add i24 %tmp_204_23, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2036 'add' 'addconv_0_23' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2037 [1/1] (2.45ns)   --->   "%tmp_215_0_24 = icmp sgt i24 %tmp_204_24, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2037 'icmp' 'tmp_215_0_24' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2038 [1/1] (2.31ns)   --->   "%tmp_218_0_24 = sub i24 %tmp_204_24, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2038 'sub' 'tmp_218_0_24' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2039 [1/1] (2.31ns)   --->   "%addconv_0_24 = add i24 %tmp_204_24, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2039 'add' 'addconv_0_24' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2040 [1/1] (2.45ns)   --->   "%tmp_215_0_25 = icmp sgt i24 %tmp_204_25, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2040 'icmp' 'tmp_215_0_25' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2041 [1/1] (2.31ns)   --->   "%tmp_218_0_25 = sub i24 %tmp_204_25, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2041 'sub' 'tmp_218_0_25' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2042 [1/1] (2.31ns)   --->   "%addconv_0_25 = add i24 %tmp_204_25, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2042 'add' 'addconv_0_25' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2043 [1/1] (2.45ns)   --->   "%tmp_215_0_26 = icmp sgt i24 %tmp_204_26, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2043 'icmp' 'tmp_215_0_26' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2044 [1/1] (2.31ns)   --->   "%tmp_218_0_26 = sub i24 %tmp_204_26, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2044 'sub' 'tmp_218_0_26' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2045 [1/1] (2.31ns)   --->   "%addconv_0_26 = add i24 %tmp_204_26, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2045 'add' 'addconv_0_26' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2046 [1/1] (2.45ns)   --->   "%tmp_215_0_27 = icmp sgt i24 %tmp_204_27, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2046 'icmp' 'tmp_215_0_27' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2047 [1/1] (2.31ns)   --->   "%tmp_218_0_27 = sub i24 %tmp_204_27, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2047 'sub' 'tmp_218_0_27' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2048 [1/1] (2.31ns)   --->   "%addconv_0_27 = add i24 %tmp_204_27, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2048 'add' 'addconv_0_27' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2049 [1/1] (2.45ns)   --->   "%tmp_215_0_28 = icmp sgt i24 %tmp_204_28, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2049 'icmp' 'tmp_215_0_28' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2050 [1/1] (2.31ns)   --->   "%tmp_218_0_28 = sub i24 %tmp_204_28, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2050 'sub' 'tmp_218_0_28' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2051 [1/1] (2.31ns)   --->   "%addconv_0_28 = add i24 %tmp_204_28, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2051 'add' 'addconv_0_28' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2052 [1/1] (2.45ns)   --->   "%tmp_215_0_29 = icmp sgt i24 %tmp_204_29, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2052 'icmp' 'tmp_215_0_29' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2053 [1/1] (2.31ns)   --->   "%tmp_218_0_29 = sub i24 %tmp_204_29, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2053 'sub' 'tmp_218_0_29' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2054 [1/1] (2.31ns)   --->   "%addconv_0_29 = add i24 %tmp_204_29, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2054 'add' 'addconv_0_29' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2055 [1/1] (2.45ns)   --->   "%tmp_215_0_30 = icmp sgt i24 %tmp_204_30, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2055 'icmp' 'tmp_215_0_30' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2056 [1/1] (2.31ns)   --->   "%tmp_218_0_30 = sub i24 %tmp_204_30, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2056 'sub' 'tmp_218_0_30' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2057 [1/1] (2.31ns)   --->   "%addconv_0_30 = add i24 %tmp_204_30, %means_out1_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2057 'add' 'addconv_0_30' <Predicate = (!exitcond & tmp_57)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2058 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1 = icmp sgt i24 %accResidual_0_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2058 'icmp' 'tmp_215_1' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2059 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_1 = icmp sgt i24 %accResidual_1_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2059 'icmp' 'tmp_215_1_1' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2060 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_2 = icmp sgt i24 %accResidual_2_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2060 'icmp' 'tmp_215_1_2' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2061 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_3 = icmp sgt i24 %accResidual_3_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2061 'icmp' 'tmp_215_1_3' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2062 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_4 = icmp sgt i24 %accResidual_4_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2062 'icmp' 'tmp_215_1_4' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2063 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_5 = icmp sgt i24 %accResidual_5_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2063 'icmp' 'tmp_215_1_5' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2064 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_6 = icmp sgt i24 %accResidual_6_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2064 'icmp' 'tmp_215_1_6' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2065 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_7 = icmp sgt i24 %accResidual_7_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2065 'icmp' 'tmp_215_1_7' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2066 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_8 = icmp sgt i24 %accResidual_8_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2066 'icmp' 'tmp_215_1_8' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2067 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_9 = icmp sgt i24 %accResidual_9_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2067 'icmp' 'tmp_215_1_9' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2068 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_s = icmp sgt i24 %accResidual_10_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2068 'icmp' 'tmp_215_1_s' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2069 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_10 = icmp sgt i24 %accResidual_11_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2069 'icmp' 'tmp_215_1_10' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2070 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_11 = icmp sgt i24 %accResidual_12_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2070 'icmp' 'tmp_215_1_11' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2071 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_12 = icmp sgt i24 %accResidual_13_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2071 'icmp' 'tmp_215_1_12' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2072 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_13 = icmp sgt i24 %accResidual_14_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2072 'icmp' 'tmp_215_1_13' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2073 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_14 = icmp sgt i24 %accResidual_15_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2073 'icmp' 'tmp_215_1_14' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.45>
ST_27 : Operation 2074 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_15)   --->   "%accResidual_16_V = select i1 %tmp_215_0_15, i24 %tmp_218_0_15, i24 %addconv_0_15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2074 'select' 'accResidual_16_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_16)   --->   "%accResidual_17_V = select i1 %tmp_215_0_16, i24 %tmp_218_0_16, i24 %addconv_0_16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2075 'select' 'accResidual_17_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_17)   --->   "%accResidual_18_V = select i1 %tmp_215_0_17, i24 %tmp_218_0_17, i24 %addconv_0_17" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2076 'select' 'accResidual_18_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_18)   --->   "%accResidual_19_V = select i1 %tmp_215_0_18, i24 %tmp_218_0_18, i24 %addconv_0_18" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2077 'select' 'accResidual_19_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_19)   --->   "%accResidual_20_V = select i1 %tmp_215_0_19, i24 %tmp_218_0_19, i24 %addconv_0_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2078 'select' 'accResidual_20_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_20)   --->   "%accResidual_21_V = select i1 %tmp_215_0_20, i24 %tmp_218_0_20, i24 %addconv_0_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2079 'select' 'accResidual_21_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_21)   --->   "%accResidual_22_V = select i1 %tmp_215_0_21, i24 %tmp_218_0_21, i24 %addconv_0_21" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2080 'select' 'accResidual_22_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_22)   --->   "%accResidual_23_V = select i1 %tmp_215_0_22, i24 %tmp_218_0_22, i24 %addconv_0_22" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2081 'select' 'accResidual_23_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_23)   --->   "%accResidual_24_V = select i1 %tmp_215_0_23, i24 %tmp_218_0_23, i24 %addconv_0_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2082 'select' 'accResidual_24_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_24)   --->   "%accResidual_25_V = select i1 %tmp_215_0_24, i24 %tmp_218_0_24, i24 %addconv_0_24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2083 'select' 'accResidual_25_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_25)   --->   "%accResidual_26_V = select i1 %tmp_215_0_25, i24 %tmp_218_0_25, i24 %addconv_0_25" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2084 'select' 'accResidual_26_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_26)   --->   "%accResidual_27_V = select i1 %tmp_215_0_26, i24 %tmp_218_0_26, i24 %addconv_0_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2085 'select' 'accResidual_27_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_27)   --->   "%accResidual_28_V = select i1 %tmp_215_0_27, i24 %tmp_218_0_27, i24 %addconv_0_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2086 'select' 'accResidual_28_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_28)   --->   "%accResidual_29_V = select i1 %tmp_215_0_28, i24 %tmp_218_0_28, i24 %addconv_0_28" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2087 'select' 'accResidual_29_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_29)   --->   "%accResidual_30_V = select i1 %tmp_215_0_29, i24 %tmp_218_0_29, i24 %addconv_0_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2088 'select' 'accResidual_30_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2089 [1/1] (0.00ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_215_0_30, i1 %tmp_215_0_29, i1 %tmp_215_0_28, i1 %tmp_215_0_27, i1 %tmp_215_0_26, i1 %tmp_215_0_25, i1 %tmp_215_0_24, i1 %tmp_215_0_23, i1 %tmp_215_0_22, i1 %tmp_215_0_21, i1 %tmp_215_0_20, i1 %tmp_215_0_19, i1 %tmp_215_0_18, i1 %tmp_215_0_17, i1 %tmp_215_0_16, i1 %tmp_215_0_15, i1 %tmp_215_0_14, i1 %tmp_215_0_13, i1 %tmp_215_0_12, i1 %tmp_215_0_11, i1 %tmp_215_0_10, i1 %tmp_215_0_s, i1 %tmp_215_0_9, i1 %tmp_215_0_8, i1 %tmp_215_0_7, i1 %tmp_215_0_6, i1 %tmp_215_0_5, i1 %tmp_215_0_4, i1 %tmp_215_0_3, i1 %tmp_215_0_2, i1 %tmp_215_0_1, i1 %tmp_64)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2089 'bitconcatenate' 'tmp_V_12' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_27 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node tmp_215_1_30)   --->   "%accResidual_31_V = select i1 %tmp_215_0_30, i24 %tmp_218_0_30, i24 %addconv_0_30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 2090 'select' 'accResidual_31_V' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2091 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_12)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 2091 'write' <Predicate = (!exitcond & tmp_57)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_27 : Operation 2092 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_15 = icmp sgt i24 %accResidual_16_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2092 'icmp' 'tmp_215_1_15' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2093 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_16 = icmp sgt i24 %accResidual_17_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2093 'icmp' 'tmp_215_1_16' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2094 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_17 = icmp sgt i24 %accResidual_18_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2094 'icmp' 'tmp_215_1_17' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2095 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_18 = icmp sgt i24 %accResidual_19_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2095 'icmp' 'tmp_215_1_18' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2096 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_19 = icmp sgt i24 %accResidual_20_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2096 'icmp' 'tmp_215_1_19' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2097 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_20 = icmp sgt i24 %accResidual_21_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2097 'icmp' 'tmp_215_1_20' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2098 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_21 = icmp sgt i24 %accResidual_22_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2098 'icmp' 'tmp_215_1_21' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2099 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_22 = icmp sgt i24 %accResidual_23_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2099 'icmp' 'tmp_215_1_22' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2100 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_23 = icmp sgt i24 %accResidual_24_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2100 'icmp' 'tmp_215_1_23' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2101 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_24 = icmp sgt i24 %accResidual_25_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2101 'icmp' 'tmp_215_1_24' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2102 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_25 = icmp sgt i24 %accResidual_26_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2102 'icmp' 'tmp_215_1_25' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2103 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_26 = icmp sgt i24 %accResidual_27_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2103 'icmp' 'tmp_215_1_26' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2104 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_27 = icmp sgt i24 %accResidual_28_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2104 'icmp' 'tmp_215_1_27' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2105 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_28 = icmp sgt i24 %accResidual_29_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2105 'icmp' 'tmp_215_1_28' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2106 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_29 = icmp sgt i24 %accResidual_30_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2106 'icmp' 'tmp_215_1_29' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2107 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_215_1_30 = icmp sgt i24 %accResidual_31_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2107 'icmp' 'tmp_215_1_30' <Predicate = (!exitcond & tmp_57)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 2108 [1/1] (0.00ns)   --->   "%tmp_V_13 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %tmp_215_1_30, i1 %tmp_215_1_29, i1 %tmp_215_1_28, i1 %tmp_215_1_27, i1 %tmp_215_1_26, i1 %tmp_215_1_25, i1 %tmp_215_1_24, i1 %tmp_215_1_23, i1 %tmp_215_1_22, i1 %tmp_215_1_21, i1 %tmp_215_1_20, i1 %tmp_215_1_19, i1 %tmp_215_1_18, i1 %tmp_215_1_17, i1 %tmp_215_1_16, i1 %tmp_215_1_15, i1 %tmp_215_1_14, i1 %tmp_215_1_13, i1 %tmp_215_1_12, i1 %tmp_215_1_11, i1 %tmp_215_1_10, i1 %tmp_215_1_s, i1 %tmp_215_1_9, i1 %tmp_215_1_8, i1 %tmp_215_1_7, i1 %tmp_215_1_6, i1 %tmp_215_1_5, i1 %tmp_215_1_4, i1 %tmp_215_1_3, i1 %tmp_215_1_2, i1 %tmp_215_1_1, i1 %tmp_215_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 2108 'bitconcatenate' 'tmp_V_13' <Predicate = (!exitcond & tmp_57)> <Delay = 0.00>
ST_28 : Operation 2109 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_13)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 2109 'write' <Predicate = (!exitcond & tmp_57)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 29 <SV = 3> <Delay = 0.00>
ST_29 : Operation 2110 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:206]   --->   Operation 2110 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('in_idx') with incoming values : ('in_idx', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [171]  (1.77 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'icmp' operation ('tmp', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106) [172]  (0.959 ns)
	blocking operation 0.993 ns on control path)

 <State 3>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('exitcond', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127) [570]  (2.32 ns)
	blocking operation 0.993 ns on control path)

 <State 4>: 4.37ns
The critical path consists of the following:
	'shl' operation ('tmp_1203', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [626]  (0 ns)
	'add' operation ('tmp_55', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) [629]  (4.37 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('inputBuf_V_addr_4', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) [582]  (0 ns)
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [583]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) on array 'inputBuf.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88 [583]  (3.25 ns)

 <State 7>: 3.75ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [592]  (1.77 ns)
	'phi' operation ('tmp.V') with incoming values : ('inputBuf_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141) ('tmp.V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136) [592]  (0 ns)
	'xor' operation ('p_2', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [633]  (0.993 ns)
	'xor' operation ('masked_V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [634]  (0.993 ns)

 <State 8>: 4.25ns
The critical path consists of the following:
	'load' operation ('weightMem_16_V_load', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147) on array 'weightMem_16_V' [729]  (3.25 ns)
	'xor' operation ('masked_V_0_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148) [730]  (0.993 ns)

 <State 9>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [635]  (4.34 ns)

 <State 10>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [635]  (4.34 ns)

 <State 11>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [635]  (4.34 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [635]  (4.34 ns)

 <State 13>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [635]  (4.34 ns)

 <State 14>: 4.34ns
The critical path consists of the following:
	'call' operation ('p_0_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) to 'NaivePopCount' [731]  (4.34 ns)

 <State 15>: 3.89ns
The critical path consists of the following:
	'load' operation ('accPopCount_0_0_V_3_1159', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) on local variable 'accPopCount[0][0].V' [594]  (0 ns)
	'add' operation ('accPopCount[0][0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [637]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) of variable 'accPopCount[0][0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150 on local variable 'accPopCount[0][0].V' [859]  (1.81 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'load' operation ('accPopCount_0_16_V_3', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) on local variable 'accPopCount[0][16].V' [610]  (0 ns)
	'add' operation ('accPopCount[0][16].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) [733]  (2.08 ns)
	'store' operation (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150) of variable 'accPopCount[0][16].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150 on local variable 'accPopCount[0][16].V' [843]  (1.81 ns)

 <State 17>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[897] ('tmp_59', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [897]  (3.89 ns)

 <State 18>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[929] ('tmp_207_0_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [929]  (3.89 ns)

 <State 19>: 3.02ns
The critical path consists of the following:
	'mul' operation of DSP[963] ('tmp_207_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [962]  (0 ns)
	'add' operation of DSP[963] ('tmp_208_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165) [963]  (3.02 ns)

 <State 20>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_7', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [1062]  (3.95 ns)

 <State 21>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_7', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [1062]  (3.95 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_7', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [1062]  (3.95 ns)

 <State 23>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_7', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [1062]  (3.95 ns)

 <State 24>: 3.95ns
The critical path consists of the following:
	'mul' operation ('r_V_7_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [1254]  (3.95 ns)

 <State 25>: 3.1ns
The critical path consists of the following:
	'add' operation ('ret_V_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175) [1260]  (3.1 ns)

 <State 26>: 2.45ns
The critical path consists of the following:
	'select' operation ('accResidual[0].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187) [1446]  (0 ns)
	'icmp' operation ('tmp_215_1', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [1573]  (2.45 ns)

 <State 27>: 2.45ns
The critical path consists of the following:
	'select' operation ('accResidual[16].V', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187) [1510]  (0 ns)
	'icmp' operation ('tmp_215_1_15', /home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186) [1589]  (2.45 ns)

 <State 28>: 2.19ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189) [1606]  (2.19 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
