// Seed: 3299242786
module module_0 (
    output wor  id_0,
    output wire id_1
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_3 = 32'd64
) (
    output tri0 id_0,
    input  tri  _id_1,
    output tri0 id_2,
    input  wand _id_3
);
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire [id_1 : id_3] id_5;
  wire id_6;
  ;
endmodule
module module_2 (
    input wire id_0
);
  wire id_2;
endmodule
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    input supply1 module_3,
    input uwire id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output wor id_9
    , id_18,
    output wor id_10,
    input wire id_11,
    input tri1 id_12,
    output wand id_13,
    input uwire id_14,
    output tri0 id_15,
    input wor id_16
);
  assign id_18 = -1;
  module_2 modCall_1 (id_3);
  wire id_19;
  wire id_20;
endmodule
