<TCB memory map>
-------------------------------------------------------------------------------
Address			Register			
-------------------------------------------------------------------------------
0x00		Reset timer/Reset/Start/Stop/Start DRS/stop DRS	[5:0]
-------------------------------------------------------------------------------
0x01~02		Link status					R
-------------------------------------------------------------------------------
0x03~2A		Module MID					R
-------------------------------------------------------------------------------
0x2B		Coincidence width				[3:0]
-------------------------------------------------------------------------------
0x2C		Run number					[15:0]
-------------------------------------------------------------------------------
0x2D		Software trigger				W
-------------------------------------------------------------------------------
0x2E		Pedestal trigger interval			[15:0]
-------------------------------------------------------------------------------
0x2F		Trigger enable					[3:0]
-------------------------------------------------------------------------------
0x30		Multiplicity threshold				[10:0]
-------------------------------------------------------------------------------
0x31		Trigger delay					[3:0]
-------------------------------------------------------------------------------


<DAQ memory map>
* channel offset = ch * 0x100
========================================================
ADDRESS		CONTENTS	
========================================================
0x20000000	run status				[0]
--------------------------------------------------------
0x20000001	coincidence width			[3:0]
--------------------------------------------------------
0x20000002	high voltage				c[7:0]
--------------------------------------------------------
0x20000003	threshold				c[11:0]
--------------------------------------------------------
0x20000004	temperature				c[11:0]
--------------------------------------------------------
0x20000005	DRS PLL locked				[3:0]
--------------------------------------------------------
0x20000006	DRAM on/off				[0]
--------------------------------------------------------
0x20000007	test DRAM 				[31:0]
--------------------------------------------------------
0x20000020	DRS_ofs					[27:16][11:0]
--------------------------------------------------------
0x20000021	DRS calibration 			[0]
--------------------------------------------------------
0x20000022	ADC setup/adc alignment			[15:0]
--------------------------------------------------------
0x20000023	DRAM delay calibration			x
--------------------------------------------------------
0x20000024	DRAM delay				c[4:0]
--------------------------------------------------------
0x20000025	send DRAM bitslip			x
========================================================

<Data format>
========================================================
header(64 byte)
--------------------------------------------------------
data length = 65536				4 byte
--------------------------------------------------------
run number					2 byte
--------------------------------------------------------
trigger type					1 byte
--------------------------------------------------------
TCB trigger number				4 byte
--------------------------------------------------------
trigger fine time				1 byte
--------------------------------------------------------
trigger coarse time				6 byte
--------------------------------------------------------
module id					1 byte
--------------------------------------------------------
local trigger number				4 byte
--------------------------------------------------------
local trigger pattern				4 byte
--------------------------------------------------------
local trigger fine time				1 byte
--------------------------------------------------------
local trigger coarse time			6 byte
--------------------------------------------------------
reserved(0s)					30 byte				
========================================================
ADC sample(64 byte/sample)
--------------------------------------------------------
ch1 data					2 byte
--------------------------------------------------------
........					......
--------------------------------------------------------
ch32 data					2 byte
========================================================











