Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 08deeb49691b48cea773850ad0abb475 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cam_sys_tb_behav xil_defaultlib.cam_sys_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div(DIVIDER=2)
Compiling module xil_defaultlib.cam_reg_config
Compiling module xil_defaultlib.camera_reg
Compiling module xil_defaultlib.sccb
Compiling module xil_defaultlib.camera_receiver
Compiling module xil_defaultlib.rgb2gray
Compiling module xil_defaultlib.camera_top
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.cam_sys_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cam_sys_tb_behav
