Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Jan 10 23:58:27 2026
| Host         : SaigesGamingPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file exp_1q_timing_summary_routed.rpt -pb exp_1q_timing_summary_routed.pb -rpx exp_1q_timing_summary_routed.rpx -warn_on_violation
| Design       : exp_1q
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   71          
LUTAR-1    Warning           LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (199)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: CLOCK_DIVIDER/count_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: PRIME_CHECKER/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SEVEN_SEG/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (199)
--------------------------------------------------
 There are 199 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.469        0.000                      0                   44        0.251        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.469        0.000                      0                   44        0.251        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 2.034ns (80.368%)  route 0.497ns (19.632%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  CLOCK_DIVIDER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    CLOCK_DIVIDER/count_reg[20]_i_1_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.689 r  CLOCK_DIVIDER/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.689    CLOCK_DIVIDER/count_reg[24]_i_1_n_6
    SLICE_X59Y9          FDRE                                         r  CLOCK_DIVIDER/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    CLOCK_DIVIDER/CLK
    SLICE_X59Y9          FDRE                                         r  CLOCK_DIVIDER/count_reg[25]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y9          FDRE (Setup_fdre_C_D)        0.062    15.158    CLOCK_DIVIDER/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 1.923ns (79.467%)  route 0.497ns (20.533%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  CLOCK_DIVIDER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.355    CLOCK_DIVIDER/count_reg[20]_i_1_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.578 r  CLOCK_DIVIDER/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.578    CLOCK_DIVIDER/count_reg[24]_i_1_n_7
    SLICE_X59Y9          FDRE                                         r  CLOCK_DIVIDER/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.516    14.857    CLOCK_DIVIDER/CLK
    SLICE_X59Y9          FDRE                                         r  CLOCK_DIVIDER/count_reg[24]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X59Y9          FDRE (Setup_fdre_C_D)        0.062    15.158    CLOCK_DIVIDER/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 1.920ns (79.442%)  route 0.497ns (20.558%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.575 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.575    CLOCK_DIVIDER/count_reg[20]_i_1_n_6
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    CLOCK_DIVIDER/CLK
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[21]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.062    15.159    CLOCK_DIVIDER/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.605ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 1.899ns (79.261%)  route 0.497ns (20.739%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.554 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.554    CLOCK_DIVIDER/count_reg[20]_i_1_n_4
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    CLOCK_DIVIDER/CLK
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.062    15.159    CLOCK_DIVIDER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.554    
  -------------------------------------------------------------------
                         slack                                  7.605    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 1.825ns (78.600%)  route 0.497ns (21.400%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.480 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.480    CLOCK_DIVIDER/count_reg[20]_i_1_n_5
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    CLOCK_DIVIDER/CLK
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[22]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.062    15.159    CLOCK_DIVIDER/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.732ns (73.352%)  route 0.629ns (26.648%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  SEVEN_SEG/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.306    SEVEN_SEG/CLK_DIV/count_reg_n_0_[1]
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.963    SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.520 r  SEVEN_SEG/CLK_DIV/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.520    SEVEN_SEG/CLK_DIV/count_reg[12]_i_1__0_n_6
    SLICE_X64Y9          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y9          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[13]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y9          FDRE (Setup_fdre_C_D)        0.109    15.206    SEVEN_SEG/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -7.520    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.695ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.809ns (78.452%)  route 0.497ns (21.548%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.241 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.241    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.464 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.464    CLOCK_DIVIDER/count_reg[20]_i_1_n_7
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    CLOCK_DIVIDER/CLK
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[20]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y8          FDRE (Setup_fdre_C_D)        0.062    15.159    CLOCK_DIVIDER/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  7.695    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.806ns (78.424%)  route 0.497ns (21.576%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.461 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.461    CLOCK_DIVIDER/count_reg[16]_i_1_n_6
    SLICE_X59Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    CLOCK_DIVIDER/CLK
    SLICE_X59Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[17]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y7          FDRE (Setup_fdre_C_D)        0.062    15.159    CLOCK_DIVIDER/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.282ns  (logic 1.785ns (78.225%)  route 0.497ns (21.775%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.637     5.158    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.497     6.111    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.785 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.785    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.899 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.899    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X59Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.013 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.013    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.127 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.127    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.440 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.440    CLOCK_DIVIDER/count_reg[16]_i_1_n_4
    SLICE_X59Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    CLOCK_DIVIDER/CLK
    SLICE_X59Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X59Y7          FDRE (Setup_fdre_C_D)        0.062    15.159    CLOCK_DIVIDER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.518     5.677 r  SEVEN_SEG/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.629     6.306    SEVEN_SEG/CLK_DIV/count_reg_n_0_[1]
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.963 r  SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.963    SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.080 r  SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.080    SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.197 r  SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.197    SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.416 r  SEVEN_SEG/CLK_DIV/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.416    SEVEN_SEG/CLK_DIV/count_reg[12]_i_1__0_n_7
    SLICE_X64Y9          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.517    14.858    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y9          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[12]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X64Y9          FDRE (Setup_fdre_C_D)        0.109    15.206    SEVEN_SEG/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  7.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 PRIME_CHECKER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRIME_CHECKER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    PRIME_CHECKER/count_reg[0]_0
    SLICE_X36Y46         FDRE                                         r  PRIME_CHECKER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PRIME_CHECKER/count_reg[0]/Q
                         net (fo=4, routed)           0.174     1.761    PRIME_CHECKER/count_reg_n_0_[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.804 r  PRIME_CHECKER/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    PRIME_CHECKER/p_0_in__0[3]
    SLICE_X36Y46         FDRE                                         r  PRIME_CHECKER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    PRIME_CHECKER/count_reg[0]_0
    SLICE_X36Y46         FDRE                                         r  PRIME_CHECKER/count_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    PRIME_CHECKER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    CLOCK_DIVIDER/CLK
    SLICE_X59Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y5          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_DIVIDER/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.726    CLOCK_DIVIDER/count_reg_n_0_[11]
    SLICE_X59Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLOCK_DIVIDER/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLOCK_DIVIDER/count_reg[8]_i_1_n_4
    SLICE_X59Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    CLOCK_DIVIDER/CLK
    SLICE_X59Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y5          FDRE (Hold_fdre_C_D)         0.105     1.582    CLOCK_DIVIDER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    CLOCK_DIVIDER/CLK
    SLICE_X59Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_DIVIDER/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    CLOCK_DIVIDER/count_reg_n_0_[15]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLOCK_DIVIDER/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLOCK_DIVIDER/count_reg[12]_i_1_n_4
    SLICE_X59Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    CLOCK_DIVIDER/CLK
    SLICE_X59Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y6          FDRE (Hold_fdre_C_D)         0.105     1.582    CLOCK_DIVIDER/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    CLOCK_DIVIDER/CLK
    SLICE_X59Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLOCK_DIVIDER/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.725    CLOCK_DIVIDER/count_reg_n_0_[19]
    SLICE_X59Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    CLOCK_DIVIDER/count_reg[16]_i_1_n_4
    SLICE_X59Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    CLOCK_DIVIDER/CLK
    SLICE_X59Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y7          FDRE (Hold_fdre_C_D)         0.105     1.581    CLOCK_DIVIDER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    CLOCK_DIVIDER/CLK
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLOCK_DIVIDER/count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.725    CLOCK_DIVIDER/count_reg_n_0_[23]
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    CLOCK_DIVIDER/count_reg[20]_i_1_n_4
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    CLOCK_DIVIDER/CLK
    SLICE_X59Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y8          FDRE (Hold_fdre_C_D)         0.105     1.581    CLOCK_DIVIDER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_DIVIDER/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    CLOCK_DIVIDER/count_reg_n_0_[3]
    SLICE_X59Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLOCK_DIVIDER/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLOCK_DIVIDER/count_reg[0]_i_1_n_4
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    CLOCK_DIVIDER/CLK
    SLICE_X59Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y3          FDRE (Hold_fdre_C_D)         0.105     1.582    CLOCK_DIVIDER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    CLOCK_DIVIDER/CLK
    SLICE_X59Y4          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CLOCK_DIVIDER/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    CLOCK_DIVIDER/count_reg_n_0_[7]
    SLICE_X59Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  CLOCK_DIVIDER/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    CLOCK_DIVIDER/count_reg[4]_i_1_n_4
    SLICE_X59Y4          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.864     1.991    CLOCK_DIVIDER/CLK
    SLICE_X59Y4          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X59Y4          FDRE (Hold_fdre_C_D)         0.105     1.582    CLOCK_DIVIDER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  SEVEN_SEG/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.757    SEVEN_SEG/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.867    SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0_n_5
    SLICE_X64Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y6          FDRE (Hold_fdre_C_D)         0.134     1.612    SEVEN_SEG/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y8          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SEVEN_SEG/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    SEVEN_SEG/CLK_DIV/count_reg_n_0_[10]
    SLICE_X64Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0_n_5
    SLICE_X64Y8          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y8          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.134     1.611    SEVEN_SEG/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.594     1.477    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y7          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  SEVEN_SEG/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.756    SEVEN_SEG/CLK_DIV/count_reg_n_0_[6]
    SLICE_X64Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0_n_5
    SLICE_X64Y7          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.865     1.992    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X64Y7          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y7          FDRE (Hold_fdre_C_D)         0.134     1.611    SEVEN_SEG/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y3    CLOCK_DIVIDER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y7    CLOCK_DIVIDER/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y7    CLOCK_DIVIDER/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    CLOCK_DIVIDER/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    CLOCK_DIVIDER/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    CLOCK_DIVIDER/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y3    CLOCK_DIVIDER/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y5    CLOCK_DIVIDER/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y6    CLOCK_DIVIDER/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.332ns  (logic 6.030ns (39.327%)  route 9.302ns (60.673%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 r  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 r  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.259     9.400    nolabel_line73/sel0[3]
    SLICE_X64Y12         LUT4 (Prop_lut4_I0_O)        0.153     9.553 r  nolabel_line73/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.061    11.614    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.718    15.332 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.332    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.152ns  (logic 6.068ns (40.049%)  route 9.084ns (59.951%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 r  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 r  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.983     9.124    nolabel_line73/sel0[3]
    SLICE_X64Y12         LUT4 (Prop_lut4_I0_O)        0.150     9.274 r  nolabel_line73/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.118    11.393    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.759    15.152 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.152    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.968ns  (logic 5.812ns (38.832%)  route 9.155ns (61.168%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 r  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 r  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.259     9.400    nolabel_line73/sel0[3]
    SLICE_X64Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.524 r  nolabel_line73/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.914    11.438    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.968 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.968    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.745ns  (logic 6.015ns (40.792%)  route 8.730ns (59.208%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 r  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 r  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.739     8.880    nolabel_line73/sel0[3]
    SLICE_X64Y12         LUT4 (Prop_lut4_I0_O)        0.116     8.996 r  nolabel_line73/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.009    11.005    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.740    14.745 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.745    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.489ns  (logic 5.803ns (40.049%)  route 8.686ns (59.951%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 r  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 r  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 r  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.983     9.124    nolabel_line73/sel0[3]
    SLICE_X64Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.248 r  nolabel_line73/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721    10.969    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.489 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.489    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.441ns  (logic 5.814ns (40.264%)  route 8.626ns (59.736%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 f  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 f  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 f  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.974     9.115    nolabel_line73/sel0[3]
    SLICE_X64Y11         LUT4 (Prop_lut4_I0_O)        0.124     9.239 r  nolabel_line73/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.670    10.909    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.441 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.441    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.365ns  (logic 5.787ns (40.288%)  route 8.578ns (59.712%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 f  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 f  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 f  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.739     8.880    nolabel_line73/sel0[3]
    SLICE_X64Y12         LUT4 (Prop_lut4_I0_O)        0.124     9.004 r  nolabel_line73/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.856    10.861    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.365 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.365    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.878ns  (logic 5.781ns (41.651%)  route 8.098ns (58.349%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT5=2 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X54Y8          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          1.533     2.011    PRIME_RAM/memory_reg_0_31_4_4/A1
    SLICE_X56Y10         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.295     2.306 f  PRIME_RAM/memory_reg_0_31_4_4/SP/O
                         net (fo=7, routed)           1.363     3.669    nolabel_line73/seg_OBUF[7]_inst_i_60
    SLICE_X60Y10         LUT5 (Prop_lut5_I3_O)        0.124     3.793 r  nolabel_line73/seg_OBUF[7]_inst_i_70/O
                         net (fo=1, routed)           0.000     3.793    SEVEN_SEG/CC_14/S[3]
    SLICE_X60Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.169 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     4.169    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.388 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34/O[0]
                         net (fo=4, routed)           0.892     5.280    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_34_n_7
    SLICE_X61Y11         LUT6 (Prop_lut6_I1_O)        0.295     5.575 f  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.815     6.390    nolabel_line73/seg_OBUF[7]_inst_i_10_0
    SLICE_X61Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.514 f  nolabel_line73/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.723     7.237    nolabel_line73/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X62Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.361 f  nolabel_line73/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           0.656     8.017    nolabel_line73/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.141 f  nolabel_line73/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.590     8.731    nolabel_line73/sel0[3]
    SLICE_X64Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.855 r  nolabel_line73/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.525    10.381    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.878 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.878    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 4.328ns (43.251%)  route 5.679ns (56.749%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[1]/C
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line73/FSM_onehot_PS_reg[1]/Q
                         net (fo=32, routed)          1.895     2.351    nolabel_line73/check_prime
    SLICE_X63Y12         LUT4 (Prop_lut4_I1_O)        0.152     2.503 r  nolabel_line73/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.784     6.287    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.720    10.007 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.007    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.715ns  (logic 4.163ns (42.855%)  route 5.552ns (57.145%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[2]/C
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line73/FSM_onehot_PS_reg[2]/Q
                         net (fo=33, routed)          1.788     2.306    nolabel_line73/FSM_onehot_PS_reg[2]_0
    SLICE_X60Y12         LUT4 (Prop_lut4_I0_O)        0.124     2.430 r  nolabel_line73/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.764     6.194    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.715 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.715    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line73/FSM_onehot_PS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[2]/C
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line73/FSM_onehot_PS_reg[2]/Q
                         net (fo=33, routed)          0.129     0.293    nolabel_line73/FSM_onehot_PS_reg[2]_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I1_O)        0.045     0.338 r  nolabel_line73/FSM_onehot_PS[4]_i_1/O
                         net (fo=1, routed)           0.000     0.338    nolabel_line73/FSM_onehot_PS[4]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  nolabel_line73/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line73/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.717%)  route 0.130ns (38.283%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[2]/C
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  nolabel_line73/FSM_onehot_PS_reg[2]/Q
                         net (fo=33, routed)          0.130     0.294    nolabel_line73/FSM_onehot_PS_reg[2]_0
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.339 r  nolabel_line73/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.339    nolabel_line73/FSM_onehot_PS[1]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  nolabel_line73/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line73/FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.187ns (55.123%)  route 0.152ns (44.877%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[1]/C
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line73/FSM_onehot_PS_reg[1]/Q
                         net (fo=32, routed)          0.152     0.293    nolabel_line73/check_prime
    SLICE_X56Y8          LUT3 (Prop_lut3_I0_O)        0.046     0.339 r  nolabel_line73/FSM_onehot_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    nolabel_line73/FSM_onehot_PS[2]_i_1_n_0
    SLICE_X56Y8          FDRE                                         r  nolabel_line73/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PRIME_CHECKER/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.227ns (66.428%)  route 0.115ns (33.572%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE                         0.000     0.000 r  PRIME_CHECKER/FSM_sequential_PS_reg[1]/C
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  PRIME_CHECKER/FSM_sequential_PS_reg[1]/Q
                         net (fo=10, routed)          0.115     0.243    PRIME_CHECKER/Q[1]
    SLICE_X57Y9          LUT6 (Prop_lut6_I1_O)        0.099     0.342 r  PRIME_CHECKER/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    PRIME_CHECKER/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X57Y9          FDRE                                         r  PRIME_CHECKER/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line73/FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[0]/C
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line73/FSM_onehot_PS_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    nolabel_line73/FSM_onehot_PS_reg_n_0_[0]
    SLICE_X55Y8          LUT4 (Prop_lut4_I1_O)        0.042     0.350 r  nolabel_line73/FSM_onehot_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    nolabel_line73/FSM_onehot_PS[0]_i_1_n_0
    SLICE_X55Y8          FDRE                                         r  nolabel_line73/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PRIME_CHECKER/cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.127%)  route 0.193ns (50.873%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  PRIME_CHECKER/cnt_reg[0]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PRIME_CHECKER/cnt_reg[0]/Q
                         net (fo=14, routed)          0.193     0.334    PRIME_CHECKER/cnt_reg[0]
    SLICE_X55Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.379 r  PRIME_CHECKER/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    PRIME_CHECKER/p_0_in__1[1]
    SLICE_X55Y12         FDSE                                         r  PRIME_CHECKER/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PRIME_CHECKER/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE                         0.000     0.000 r  PRIME_CHECKER/cnt_reg[6]/C
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PRIME_CHECKER/cnt_reg[6]/Q
                         net (fo=12, routed)          0.193     0.334    PRIME_CHECKER/cnt_reg[6]
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  PRIME_CHECKER/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.379    PRIME_CHECKER/p_0_in__1[6]
    SLICE_X55Y12         FDRE                                         r  PRIME_CHECKER/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[0]/C
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PRIME_CHECKER/i_cnt_reg[0]/Q
                         net (fo=8, routed)           0.175     0.339    PRIME_CHECKER/i_cnt_reg[0]
    SLICE_X64Y13         LUT2 (Prop_lut2_I0_O)        0.043     0.382 r  PRIME_CHECKER/i_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    PRIME_CHECKER/p_0_in__2[1]
    SLICE_X64Y13         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[0]/C
    SLICE_X64Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  PRIME_CHECKER/i_cnt_reg[0]/Q
                         net (fo=8, routed)           0.175     0.339    PRIME_CHECKER/i_cnt_reg[0]
    SLICE_X64Y13         LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  PRIME_CHECKER/i_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    PRIME_CHECKER/p_0_in__2[0]
    SLICE_X64Y13         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.247ns (64.070%)  route 0.139ns (35.930%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[4]/C
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  PRIME_CHECKER/i_cnt_reg[4]/Q
                         net (fo=4, routed)           0.139     0.287    PRIME_CHECKER/i_cnt_reg[4]
    SLICE_X64Y14         LUT6 (Prop_lut6_I4_O)        0.099     0.386 r  PRIME_CHECKER/i_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.386    PRIME_CHECKER/p_0_in__2[5]
    SLICE_X64Y14         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





