$date
	Sat Jun 25 13:43:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 8 ! R [7:0] $end
$var wire 1 " C_out $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 8 % C [7:0] $end
$scope module adder $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 8 ( c [7:0] $end
$var wire 8 ) r [7:0] $end
$var wire 8 * d [7:0] $end
$var wire 1 " c_out $end
$scope module adder0 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c $end
$var wire 1 . c_in $end
$var wire 1 / c_out $end
$var wire 1 0 r $end
$var wire 1 1 q $end
$var wire 1 2 p $end
$scope module func0 $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - C $end
$var wire 1 . D $end
$var wire 1 2 R $end
$upscope $end
$scope module func1 $end
$var wire 1 . A $end
$var wire 1 + B $end
$var wire 1 , C $end
$var wire 1 - D $end
$var wire 1 1 R $end
$upscope $end
$upscope $end
$scope module adder1 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 c $end
$var wire 1 6 c_in $end
$var wire 1 7 c_out $end
$var wire 1 8 r $end
$var wire 1 9 q $end
$var wire 1 : p $end
$scope module func0 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 C $end
$var wire 1 6 D $end
$var wire 1 : R $end
$upscope $end
$scope module func1 $end
$var wire 1 6 A $end
$var wire 1 3 B $end
$var wire 1 4 C $end
$var wire 1 5 D $end
$var wire 1 9 R $end
$upscope $end
$upscope $end
$scope module adder2 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = c $end
$var wire 1 > c_in $end
$var wire 1 ? c_out $end
$var wire 1 @ r $end
$var wire 1 A q $end
$var wire 1 B p $end
$scope module func0 $end
$var wire 1 ; A $end
$var wire 1 < B $end
$var wire 1 = C $end
$var wire 1 > D $end
$var wire 1 B R $end
$upscope $end
$scope module func1 $end
$var wire 1 > A $end
$var wire 1 ; B $end
$var wire 1 < C $end
$var wire 1 = D $end
$var wire 1 A R $end
$upscope $end
$upscope $end
$scope module adder3 $end
$var wire 1 C a $end
$var wire 1 D b $end
$var wire 1 E c $end
$var wire 1 F c_in $end
$var wire 1 G c_out $end
$var wire 1 H r $end
$var wire 1 I q $end
$var wire 1 J p $end
$scope module func0 $end
$var wire 1 C A $end
$var wire 1 D B $end
$var wire 1 E C $end
$var wire 1 F D $end
$var wire 1 J R $end
$upscope $end
$scope module func1 $end
$var wire 1 F A $end
$var wire 1 C B $end
$var wire 1 D C $end
$var wire 1 E D $end
$var wire 1 I R $end
$upscope $end
$upscope $end
$scope module adder4 $end
$var wire 1 K a $end
$var wire 1 L b $end
$var wire 1 M c $end
$var wire 1 N c_in $end
$var wire 1 O c_out $end
$var wire 1 P r $end
$var wire 1 Q q $end
$var wire 1 R p $end
$scope module func0 $end
$var wire 1 K A $end
$var wire 1 L B $end
$var wire 1 M C $end
$var wire 1 N D $end
$var wire 1 R R $end
$upscope $end
$scope module func1 $end
$var wire 1 N A $end
$var wire 1 K B $end
$var wire 1 L C $end
$var wire 1 M D $end
$var wire 1 Q R $end
$upscope $end
$upscope $end
$scope module adder5 $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 U c $end
$var wire 1 V c_in $end
$var wire 1 W c_out $end
$var wire 1 X r $end
$var wire 1 Y q $end
$var wire 1 Z p $end
$scope module func0 $end
$var wire 1 S A $end
$var wire 1 T B $end
$var wire 1 U C $end
$var wire 1 V D $end
$var wire 1 Z R $end
$upscope $end
$scope module func1 $end
$var wire 1 V A $end
$var wire 1 S B $end
$var wire 1 T C $end
$var wire 1 U D $end
$var wire 1 Y R $end
$upscope $end
$upscope $end
$scope module adder6 $end
$var wire 1 [ a $end
$var wire 1 \ b $end
$var wire 1 ] c $end
$var wire 1 ^ c_in $end
$var wire 1 _ c_out $end
$var wire 1 ` r $end
$var wire 1 a q $end
$var wire 1 b p $end
$scope module func0 $end
$var wire 1 [ A $end
$var wire 1 \ B $end
$var wire 1 ] C $end
$var wire 1 ^ D $end
$var wire 1 b R $end
$upscope $end
$scope module func1 $end
$var wire 1 ^ A $end
$var wire 1 [ B $end
$var wire 1 \ C $end
$var wire 1 ] D $end
$var wire 1 a R $end
$upscope $end
$upscope $end
$scope module adder7 $end
$var wire 1 c a $end
$var wire 1 d b $end
$var wire 1 e c $end
$var wire 1 f c_in $end
$var wire 1 g c_out $end
$var wire 1 h r $end
$var wire 1 i q $end
$var wire 1 j p $end
$scope module func0 $end
$var wire 1 c A $end
$var wire 1 d B $end
$var wire 1 e C $end
$var wire 1 f D $end
$var wire 1 j R $end
$upscope $end
$scope module func1 $end
$var wire 1 f A $end
$var wire 1 c B $end
$var wire 1 d C $end
$var wire 1 e D $end
$var wire 1 i R $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0j
1i
0h
1g
1f
0e
0d
0c
0b
1a
0`
1_
1^
0]
0\
0[
0Z
1Y
0X
1W
1V
0U
0T
0S
0R
1Q
0P
1O
1N
0M
0L
0K
0J
1I
0H
1G
1F
0E
0D
0C
0B
1A
0@
1?
1>
0=
0<
0;
0:
19
08
17
16
05
04
03
12
11
10
1/
0.
0-
0,
0+
b11111111 *
b1 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
1"
b1 !
$end
#2
18
1:
1P
1R
06
1h
1j
0/
01
b10010010 !
b10010010 )
00
02
0N
b11110110 *
0G
0I
1-
1E
1,
1d
1;
1S
b1001 %
b1001 (
b10000001 $
b10000001 '
b100100 #
b100100 &
#17
0H
0J
1P
1R
08
0:
0N
0G
0I
16
1>
0h
0j
1/
11
17
19
10
12
0"
b10101 !
b10101 )
1@
1B
0F
0g
0i
b1110011 *
0?
0A
1=
1e
1<
1D
0d
1+
13
0;
1[
b10001101 %
b10001101 (
b1101 $
b1101 '
b1100011 #
b1100011 &
#32
1N
0H
0J
1P
1R
1G
1I
1"
18
1:
b10011 !
b10011 )
0@
0B
1F
1g
1i
b11111111 *
1?
1A
0=
0E
0e
0,
14
0<
0D
1L
03
1;
b1 %
b1 (
b10010 $
b10010 '
b1100101 #
b1100101 &
#47
0`
0b
1@
1B
0V
b10111 !
b10111 )
0X
0Z
0^
0O
0Q
b11001111 *
0W
0Y
1=
1E
1M
1U
1<
1T
1\
1C
0S
0[
b111101 %
b111101 (
b1110110 $
b1110110 '
b1101 #
b1101 &
#62
1^
08
0:
0P
0R
b11101111 *
1W
1Y
1h
1j
0`
0b
1X
1Z
b10101101 !
b10101101 )
1H
1J
0=
1]
1e
04
1D
0L
0T
0\
1d
1S
1[
1c
b11111001 %
b11111001 (
b10001100 $
b10001100 '
b11101101 #
b11101101 &
#77
0f
0_
0a
0X
0Z
1P
1R
0^
00
02
0H
0J
0W
0Y
1V
0N
1O
1Q
b10010111 *
0G
0I
b11010100 !
b11010100 )
1`
1b
0-
15
0M
0]
1,
0D
1\
0+
13
0C
0S
b10101010 %
b10101010 (
b11000101 $
b11000101 '
b11000110 #
b11000110 &
#92
1H
1J
1h
1j
0f
0F
0_
0a
0?
0A
0V
06
1X
1Z
0O
0Q
10
12
0/
01
1P
1R
1N
0"
0^
0>
1G
1I
0g
0i
b11111101 !
b11111101 )
08
0:
0W
0Y
b1000 *
07
09
0E
1M
0U
0e
14
1L
1T
0d
1+
03
1S
b10010 %
b10010 (
b1110111 $
b1110111 '
b11100101 #
b11100101 &
#107
0@
0B
1>
0H
0J
17
19
1^
1X
1Z
1W
1Y
1"
18
1:
b11110011 !
b11110011 )
1`
1b
1F
0f
1g
1i
1?
1A
1V
0_
0a
b10111110 *
1O
1Q
1=
1E
0M
1]
1e
0,
0<
1d
13
1C
0S
0[
b11001110 %
b11001110 (
b11110010 $
b11110010 '
b10001111 #
b10001111 &
#122
0^
0W
0Y
00
02
0P
0R
1H
1J
16
08
0:
1/
11
1>
1"
0V
1X
1Z
0F
1f
17
19
1g
1i
b11101100 !
b11101100 )
1@
1B
0O
0Q
0?
0A
b11001011 *
1_
1a
05
1M
0e
1,
04
1<
0L
0T
0+
03
0;
1S
1[
b1011100 %
b1011100 (
b11000101 $
b11000101 '
b11101000 #
b11101000 &
#137
0"
0g
0i
0P
0R
0f
1N
0_
0a
10
12
1^
1G
1I
0`
0b
1V
1W
1Y
b10101101 !
b10101101 )
1h
1j
1F
1O
1Q
b111111 *
1?
1A
1-
0E
0M
1U
1D
1T
0\
0d
1+
1;
1K
0[
b1100101 %
b1100101 (
b101101 $
b101101 '
b10111101 #
b10111101 &
#152
