var a67279 =
[
    [ "ADC Peripheral Access Layer", "dd/d80/a67280.html", "dd/d80/a67280" ],
    [ "CMP Peripheral Access Layer", "da/dd2/a67282.html", "da/dd2/a67282" ],
    [ "DAC Peripheral Access Layer", "d5/dcf/a67284.html", "d5/dcf/a67284" ],
    [ "DMA Peripheral Access Layer", "d8/dfe/a67286.html", "d8/dfe/a67286" ],
    [ "DMAMUX Peripheral Access Layer", "db/df6/a67288.html", "db/df6/a67288" ],
    [ "FGPIO Peripheral Access Layer", "d5/d75/a67290.html", "d5/d75/a67290" ],
    [ "FTFA Peripheral Access Layer", "d4/dc6/a67292.html", "d4/dc6/a67292" ],
    [ "GPIO Peripheral Access Layer", "d0/d83/a67294.html", "d0/d83/a67294" ],
    [ "I2C Peripheral Access Layer", "d3/dcf/a67296.html", "d3/dcf/a67296" ],
    [ "I2S Peripheral Access Layer", "d2/d89/a67298.html", "d2/d89/a67298" ],
    [ "LLWU Peripheral Access Layer", "da/d41/a67300.html", "da/d41/a67300" ],
    [ "LPTMR Peripheral Access Layer", "dc/da4/a67302.html", "dc/da4/a67302" ],
    [ "MCG Peripheral Access Layer", "dc/d54/a67304.html", "dc/d54/a67304" ],
    [ "MCM Peripheral Access Layer", "d5/d16/a67306.html", "d5/d16/a67306" ],
    [ "MTB Peripheral Access Layer", "dd/d16/a67308.html", "dd/d16/a67308" ],
    [ "MTBDWT Peripheral Access Layer", "d2/d60/a67310.html", "d2/d60/a67310" ],
    [ "NV Peripheral Access Layer", "d0/dc0/a67312.html", "d0/dc0/a67312" ],
    [ "OSC Peripheral Access Layer", "d4/d74/a67314.html", "d4/d74/a67314" ],
    [ "PIT Peripheral Access Layer", "d1/d1c/a67316.html", "d1/d1c/a67316" ],
    [ "PMC Peripheral Access Layer", "d9/d42/a67318.html", "d9/d42/a67318" ],
    [ "PORT Peripheral Access Layer", "d4/d11/a67320.html", "d4/d11/a67320" ],
    [ "RCM Peripheral Access Layer", "d7/d68/a67322.html", "d7/d68/a67322" ],
    [ "ROM Peripheral Access Layer", "dc/dfd/a67324.html", "dc/dfd/a67324" ],
    [ "RTC Peripheral Access Layer", "d0/de0/a67326.html", "d0/de0/a67326" ],
    [ "SIM Peripheral Access Layer", "d6/d47/a67328.html", "d6/d47/a67328" ],
    [ "SMC Peripheral Access Layer", "da/d42/a67330.html", "da/d42/a67330" ],
    [ "SPI Peripheral Access Layer", "dd/de6/a67332.html", "dd/de6/a67332" ],
    [ "TPM Peripheral Access Layer", "d6/de0/a67334.html", "d6/de0/a67334" ],
    [ "TSI Peripheral Access Layer", "dd/d08/a67336.html", "dd/d08/a67336" ],
    [ "UART Peripheral Access Layer", "d1/d67/a67338.html", "d1/d67/a67338" ],
    [ "UART0 Peripheral Access Layer", "d9/d58/a67340.html", "d9/d58/a67340" ],
    [ "USB Peripheral Access Layer", "d7/d63/a67342.html", "d7/d63/a67342" ]
];