Classic Timing Analyzer report for PQP
Thu May 16 16:10:42 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                         ; To                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+--------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 13.742 ns                        ; ControlUnit:ControlUnit|state.Addi           ; ALUResult[30]                              ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 79.10 MHz ( period = 12.642 ns ) ; ControlUnit:ControlUnit|nextstate.Decode_348 ; ControlUnit:ControlUnit|state.Decode       ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_311 ; clock      ; clock    ; 28           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                              ;                                            ;            ;          ; 28           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------+--------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 79.10 MHz ( period = 12.642 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_348         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 1.832 ns                ;
; N/A                                     ; 79.26 MHz ( period = 12.616 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_298           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 1.492 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_374          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.674 ns                ;
; N/A                                     ; 98.10 MHz ( period = 10.194 ns )                    ; ControlUnit:ControlUnit|nextstate.And_263            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.624 ns                ;
; N/A                                     ; 100.04 MHz ( period = 9.996 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_252            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.536 ns                ;
; N/A                                     ; 100.12 MHz ( period = 9.988 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_335            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 104.28 MHz ( period = 9.590 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_289 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 104.95 MHz ( period = 9.528 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_324     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 112.82 MHz ( period = 8.864 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_311           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 112.84 MHz ( period = 8.862 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_361    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 112.92 MHz ( period = 8.856 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_276   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 124.55 MHz ( period = 8.029 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.859 ns                ;
; N/A                                     ; 125.11 MHz ( period = 7.993 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.820 ns                ;
; N/A                                     ; 125.38 MHz ( period = 7.976 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.806 ns                ;
; N/A                                     ; 125.94 MHz ( period = 7.940 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 126.57 MHz ( period = 7.901 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.731 ns                ;
; N/A                                     ; 126.61 MHz ( period = 7.898 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.725 ns                ;
; N/A                                     ; 127.15 MHz ( period = 7.865 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 127.47 MHz ( period = 7.845 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.672 ns                ;
; N/A                                     ; 127.60 MHz ( period = 7.837 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.667 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 128.29 MHz ( period = 7.795 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 128.70 MHz ( period = 7.770 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.597 ns                ;
; N/A                                     ; 129.17 MHz ( period = 7.742 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.567 ns                ;
; N/A                                     ; 129.22 MHz ( period = 7.739 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.569 ns                ;
; N/A                                     ; 129.67 MHz ( period = 7.712 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.402 ns                ;
; N/A                                     ; 129.77 MHz ( period = 7.706 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.533 ns                ;
; N/A                                     ; 129.82 MHz ( period = 7.703 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.530 ns                ;
; N/A                                     ; 130.28 MHz ( period = 7.676 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.363 ns                ;
; N/A                                     ; 130.43 MHz ( period = 7.667 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.492 ns                ;
; N/A                                     ; 131.08 MHz ( period = 7.629 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.457 ns                ;
; N/A                                     ; 131.44 MHz ( period = 7.608 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.435 ns                ;
; N/A                                     ; 131.53 MHz ( period = 7.603 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.428 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.418 ns                ;
; N/A                                     ; 131.79 MHz ( period = 7.588 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.278 ns                ;
; N/A                                     ; 131.91 MHz ( period = 7.581 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.239 ns                ;
; N/A                                     ; 132.68 MHz ( period = 7.537 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 132.86 MHz ( period = 7.527 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.354 ns                ;
; N/A                                     ; 132.89 MHz ( period = 7.525 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.346 ns                ;
; N/A                                     ; 133.24 MHz ( period = 7.505 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.330 ns                ;
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.313 ns                ;
; N/A                                     ; 133.37 MHz ( period = 7.498 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 133.62 MHz ( period = 7.484 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.315 ns                ;
; N/A                                     ; 133.65 MHz ( period = 7.482 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 133.73 MHz ( period = 7.478 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 133.80 MHz ( period = 7.474 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 133.83 MHz ( period = 7.472 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 133.94 MHz ( period = 7.466 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.293 ns                ;
; N/A                                     ; 134.10 MHz ( period = 7.457 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 134.23 MHz ( period = 7.450 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.260 ns                ;
; N/A                                     ; 134.30 MHz ( period = 7.446 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 134.75 MHz ( period = 7.421 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.246 ns                ;
; N/A                                     ; 134.97 MHz ( period = 7.409 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 135.15 MHz ( period = 7.399 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.226 ns                ;
; N/A                                     ; 135.17 MHz ( period = 7.398 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.226 ns                ;
; N/A                                     ; 135.19 MHz ( period = 7.397 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 135.23 MHz ( period = 7.395 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 135.30 MHz ( period = 7.391 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.218 ns                ;
; N/A                                     ; 135.59 MHz ( period = 7.375 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.185 ns                ;
; N/A                                     ; 135.72 MHz ( period = 7.368 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.193 ns                ;
; N/A                                     ; 135.83 MHz ( period = 7.362 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.187 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 135.98 MHz ( period = 7.354 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.039 ns                ;
; N/A                                     ; 136.04 MHz ( period = 7.351 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.048 ns                ;
; N/A                                     ; 136.04 MHz ( period = 7.351 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.163 ns                ;
; N/A                                     ; 136.15 MHz ( period = 7.345 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.176 ns                ;
; N/A                                     ; 136.33 MHz ( period = 7.335 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.162 ns                ;
; N/A                                     ; 136.37 MHz ( period = 7.333 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.158 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.154 ns                ;
; N/A                                     ; 136.52 MHz ( period = 7.325 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 136.71 MHz ( period = 7.315 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 136.78 MHz ( period = 7.311 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.121 ns                ;
; N/A                                     ; 136.93 MHz ( period = 7.303 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 7.113 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; Registrador:B|Saida[9]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 137.12 MHz ( period = 7.293 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.118 ns                ;
; N/A                                     ; 137.25 MHz ( period = 7.286 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.116 ns                ;
; N/A                                     ; 137.51 MHz ( period = 7.272 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.082 ns                ;
; N/A                                     ; 137.61 MHz ( period = 7.267 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 7.092 ns                ;
; N/A                                     ; 137.74 MHz ( period = 7.260 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 137.80 MHz ( period = 7.257 ns )                    ; Registrador:B|Saida[9]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.069 ns                ;
; N/A                                     ; 137.93 MHz ( period = 7.250 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.077 ns                ;
; N/A                                     ; 137.97 MHz ( period = 7.248 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 7.058 ns                ;
; N/A                                     ; 137.99 MHz ( period = 7.247 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 7.078 ns                ;
; N/A                                     ; 138.05 MHz ( period = 7.244 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 7.059 ns                ;
; N/A                                     ; 138.18 MHz ( period = 7.237 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 138.22 MHz ( period = 7.235 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 7.060 ns                ;
; N/A                                     ; 138.33 MHz ( period = 7.229 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 7.054 ns                ;
; N/A                                     ; 138.33 MHz ( period = 7.229 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 7.056 ns                ;
; N/A                                     ; 138.35 MHz ( period = 7.228 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 7.038 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.918 ns                ;
; N/A                                     ; 138.50 MHz ( period = 7.220 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.911 ns                ;
; N/A                                     ; 138.50 MHz ( period = 7.220 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 138.64 MHz ( period = 7.213 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 7.023 ns                ;
; N/A                                     ; 138.70 MHz ( period = 7.210 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.897 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.893 ns                ;
; N/A                                     ; 138.73 MHz ( period = 7.208 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 7.020 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 138.95 MHz ( period = 7.197 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 7.007 ns                ;
; N/A                                     ; 139.16 MHz ( period = 7.186 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.856 ns                ;
; N/A                                     ; 139.57 MHz ( period = 7.165 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.993 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.987 ns                ;
; N/A                                     ; 139.63 MHz ( period = 7.162 ns )                    ; Registrador:B|Saida[9]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.974 ns                ;
; N/A                                     ; 139.68 MHz ( period = 7.159 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.986 ns                ;
; N/A                                     ; 139.76 MHz ( period = 7.155 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 139.82 MHz ( period = 7.152 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.982 ns                ;
; N/A                                     ; 139.86 MHz ( period = 7.150 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 140.11 MHz ( period = 7.137 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.966 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.943 ns                ;
; N/A                                     ; 140.23 MHz ( period = 7.131 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.956 ns                ;
; N/A                                     ; 140.27 MHz ( period = 7.129 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.823 ns                ;
; N/A                                     ; 140.27 MHz ( period = 7.129 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 140.31 MHz ( period = 7.127 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.952 ns                ;
; N/A                                     ; 140.35 MHz ( period = 7.125 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.948 ns                ;
; N/A                                     ; 140.39 MHz ( period = 7.123 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.947 ns                ;
; N/A                                     ; 140.47 MHz ( period = 7.119 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.944 ns                ;
; N/A                                     ; 140.51 MHz ( period = 7.117 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.809 ns                ;
; N/A                                     ; 140.53 MHz ( period = 7.116 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 6.926 ns                ;
; N/A                                     ; 140.59 MHz ( period = 7.113 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.925 ns                ;
; N/A                                     ; 140.77 MHz ( period = 7.104 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.789 ns                ;
; N/A                                     ; 140.79 MHz ( period = 7.103 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.911 ns                ;
; N/A                                     ; 140.86 MHz ( period = 7.099 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.929 ns                ;
; N/A                                     ; 140.90 MHz ( period = 7.097 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.922 ns                ;
; N/A                                     ; 140.92 MHz ( period = 7.096 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.787 ns                ;
; N/A                                     ; 141.06 MHz ( period = 7.089 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 6.923 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.773 ns                ;
; N/A                                     ; 141.16 MHz ( period = 7.084 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.769 ns                ;
; N/A                                     ; 141.28 MHz ( period = 7.078 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.765 ns                ;
; N/A                                     ; 141.38 MHz ( period = 7.073 ns )                    ; Registrador:A|Saida[4]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 141.48 MHz ( period = 7.068 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.899 ns                ;
; N/A                                     ; 141.52 MHz ( period = 7.066 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.876 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; Registrador:B|Saida[6]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.880 ns                ;
; N/A                                     ; 141.58 MHz ( period = 7.063 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 6.873 ns                ;
; N/A                                     ; 141.60 MHz ( period = 7.062 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.732 ns                ;
; N/A                                     ; 141.66 MHz ( period = 7.059 ns )                    ; Registrador:B|Saida[9]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.869 ns                ;
; N/A                                     ; 141.80 MHz ( period = 7.052 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.877 ns                ;
; N/A                                     ; 141.90 MHz ( period = 7.047 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.877 ns                ;
; N/A                                     ; 142.07 MHz ( period = 7.039 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.709 ns                ;
; N/A                                     ; 142.11 MHz ( period = 7.037 ns )                    ; Registrador:A|Saida[4]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.875 ns                ;
; N/A                                     ; 142.13 MHz ( period = 7.036 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 6.870 ns                ;
; N/A                                     ; 142.15 MHz ( period = 7.035 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.845 ns                ;
; N/A                                     ; 142.17 MHz ( period = 7.034 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.859 ns                ;
; N/A                                     ; 142.27 MHz ( period = 7.029 ns )                    ; Registrador:B|Saida[6]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.841 ns                ;
; N/A                                     ; 142.29 MHz ( period = 7.028 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.852 ns                ;
; N/A                                     ; 142.33 MHz ( period = 7.026 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.718 ns                ;
; N/A                                     ; 142.37 MHz ( period = 7.024 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.854 ns                ;
; N/A                                     ; 142.41 MHz ( period = 7.022 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.847 ns                ;
; N/A                                     ; 142.43 MHz ( period = 7.021 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.844 ns                ;
; N/A                                     ; 142.55 MHz ( period = 7.015 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.846 ns                ;
; N/A                                     ; 142.63 MHz ( period = 7.011 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 142.65 MHz ( period = 7.010 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.820 ns                ;
; N/A                                     ; 142.69 MHz ( period = 7.008 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]           ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.678 ns                ;
; N/A                                     ; 143.02 MHz ( period = 6.992 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.822 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.806 ns                ;
; N/A                                     ; 143.10 MHz ( period = 6.988 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 6.798 ns                ;
; N/A                                     ; 143.27 MHz ( period = 6.980 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.665 ns                ;
; N/A                                     ; 143.27 MHz ( period = 6.980 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.792 ns                ;
; N/A                                     ; 143.31 MHz ( period = 6.978 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.788 ns                ;
; N/A                                     ; 143.43 MHz ( period = 6.972 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.784 ns                ;
; N/A                                     ; 143.66 MHz ( period = 6.961 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 6.795 ns                ;
; N/A                                     ; 143.68 MHz ( period = 6.960 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.790 ns                ;
; N/A                                     ; 143.72 MHz ( period = 6.958 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 143.76 MHz ( period = 6.956 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.764 ns                ;
; N/A                                     ; 143.76 MHz ( period = 6.956 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.751 ns                ;
; N/A                                     ; 143.76 MHz ( period = 6.956 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; Registrador:A|Saida[6]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 144.05 MHz ( period = 6.942 ns )                    ; Registrador:A|Saida[4]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.780 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.771 ns                ;
; N/A                                     ; 144.22 MHz ( period = 6.934 ns )                    ; Registrador:B|Saida[6]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.746 ns                ;
; N/A                                     ; 144.28 MHz ( period = 6.931 ns )                    ; Registrador:PC|Saida[3]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.754 ns                ;
; N/A                                     ; 144.40 MHz ( period = 6.925 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.733 ns                ;
; N/A                                     ; 144.40 MHz ( period = 6.925 ns )                    ; Registrador:PC|Saida[2]                              ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.747 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 6.734 ns                ;
; N/A                                     ; 144.59 MHz ( period = 6.916 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.743 ns                ;
; N/A                                     ; 144.61 MHz ( period = 6.915 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 6.585 ns                ;
; N/A                                     ; 144.61 MHz ( period = 6.915 ns )                    ; Registrador:A|Saida[6]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.742 ns                ;
; N/A                                     ; 144.80 MHz ( period = 6.906 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.735 ns                ;
; N/A                                     ; 144.99 MHz ( period = 6.897 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[13]                     ; clock      ; clock    ; None                        ; None                      ; 6.731 ns                ;
; N/A                                     ; 145.01 MHz ( period = 6.896 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.721 ns                ;
; N/A                                     ; 145.05 MHz ( period = 6.894 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.717 ns                ;
; N/A                                     ; 145.12 MHz ( period = 6.891 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 6.701 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[4]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 145.18 MHz ( period = 6.888 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.713 ns                ;
; N/A                                     ; 145.22 MHz ( period = 6.886 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.696 ns                ;
; N/A                                     ; 145.26 MHz ( period = 6.884 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 6.554 ns                ;
; N/A                                     ; 145.26 MHz ( period = 6.884 ns )                    ; Registrador:A|Saida[7]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.714 ns                ;
; N/A                                     ; 145.43 MHz ( period = 6.876 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.707 ns                ;
; N/A                                     ; 145.48 MHz ( period = 6.874 ns )                    ; Registrador:B|Saida[2]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.684 ns                ;
; N/A                                     ; 145.52 MHz ( period = 6.872 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.680 ns                ;
; N/A                                     ; 145.52 MHz ( period = 6.872 ns )                    ; Registrador:B|Saida[8]                               ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 145.73 MHz ( period = 6.862 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.692 ns                ;
; N/A                                     ; 145.75 MHz ( period = 6.861 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.688 ns                ;
; N/A                                     ; 145.77 MHz ( period = 6.860 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.685 ns                ;
; N/A                                     ; 145.79 MHz ( period = 6.859 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.557 ns                ;
; N/A                                     ; 145.90 MHz ( period = 6.854 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[4]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 146.01 MHz ( period = 6.849 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.543 ns                ;
; N/A                                     ; 146.03 MHz ( period = 6.848 ns )                    ; Registrador:A|Saida[7]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.675 ns                ;
; N/A                                     ; 146.05 MHz ( period = 6.847 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.539 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_311           ; clock      ; clock    ; None                       ; None                       ; 0.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_276   ; clock      ; clock    ; None                       ; None                       ; 0.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_252            ; clock      ; clock    ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_348         ; clock      ; clock    ; None                       ; None                       ; 1.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_263            ; clock      ; clock    ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_252            ; clock      ; clock    ; None                       ; None                       ; 1.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_374          ; clock      ; clock    ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_252            ; clock      ; clock    ; None                       ; None                       ; 1.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_252            ; clock      ; clock    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_289 ; clock      ; clock    ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_252            ; clock      ; clock    ; None                       ; None                       ; 1.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_263            ; clock      ; clock    ; None                       ; None                       ; 1.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_263            ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_263            ; clock      ; clock    ; None                       ; None                       ; 1.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_335            ; clock      ; clock    ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_252            ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_374          ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_361    ; clock      ; clock    ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_263            ; clock      ; clock    ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_324     ; clock      ; clock    ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_311           ; clock      ; clock    ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_335            ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_335            ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_324     ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_324     ; clock      ; clock    ; None                       ; None                       ; 1.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_335            ; clock      ; clock    ; None                       ; None                       ; 2.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_335            ; clock      ; clock    ; None                       ; None                       ; 2.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_335            ; clock      ; clock    ; None                       ; None                       ; 2.186 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 13.742 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.697 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.692 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.689 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.644 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.639 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.614 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.569 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.564 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.550 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.505 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.500 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.485 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.452 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.432 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.425 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.407 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.402 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.380 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.375 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.357 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.342 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.301 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.297 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.293 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.292 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.256 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.251 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.216 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.200 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.195 ns  ; Registrador:B|Saida[2]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.195 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.168 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.163 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.150 ns  ; Registrador:B|Saida[2]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.147 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.145 ns  ; Registrador:B|Saida[2]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.111 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.088 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.085 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.072 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.066 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.064 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.061 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.044 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.024 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.019 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.015 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.014 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.008 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.006 ns  ; Registrador:B|Saida[9]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.999 ns  ; Registrador:B|Saida[1]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.973 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.962 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.961 ns  ; Registrador:B|Saida[9]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.957 ns  ; Registrador:B|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.956 ns  ; Registrador:B|Saida[9]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.956 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.954 ns  ; Registrador:B|Saida[1]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.949 ns  ; Registrador:B|Saida[1]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.938 ns  ; Registrador:B|Saida[2]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.928 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.926 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.923 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.912 ns  ; Registrador:B|Saida[0]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.910 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.907 ns  ; Registrador:B|Saida[0]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.903 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.899 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.887 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.883 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.878 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.872 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.854 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.833 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.828 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.828 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.827 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.823 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.822 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.818 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 12.816 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.807 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.800 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.786 ns  ; Registrador:A|Saida[4]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.778 ns  ; Registrador:B|Saida[6]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.775 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.767 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.765 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 12.764 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.760 ns  ; Registrador:A|Saida[1]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.759 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.749 ns  ; Registrador:B|Saida[9]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.742 ns  ; Registrador:B|Saida[1]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.741 ns  ; Registrador:A|Saida[4]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.736 ns  ; Registrador:A|Saida[4]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.733 ns  ; Registrador:B|Saida[6]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.728 ns  ; Registrador:B|Saida[6]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.725 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.716 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.715 ns  ; Registrador:A|Saida[1]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.714 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.710 ns  ; Registrador:A|Saida[1]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.705 ns  ; Registrador:A|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.700 ns  ; Registrador:B|Saida[0]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.698 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.690 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 12.669 ns  ; Registrador:B|Saida[2]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.666 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.664 ns  ; Registrador:A|Saida[6]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.660 ns  ; Registrador:A|Saida[0]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.655 ns  ; Registrador:A|Saida[0]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.653 ns  ; Registrador:B|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.639 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.639 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.635 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.626 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 12.621 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.619 ns  ; Registrador:A|Saida[6]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.615 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.615 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.614 ns  ; Registrador:A|Saida[6]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.603 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.597 ns  ; Registrador:A|Saida[7]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.585 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.585 ns  ; Registrador:B|Saida[8]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.582 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.581 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 12.575 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.574 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.569 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.558 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4] ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.556 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.553 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.552 ns  ; Registrador:A|Saida[7]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.549 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[13] ; clock      ;
; N/A                                     ; None                                                ; 12.547 ns  ; Registrador:A|Saida[7]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.546 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.545 ns  ; Registrador:A|Saida[8]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.540 ns  ; Registrador:B|Saida[8]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.538 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.535 ns  ; Registrador:B|Saida[8]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.529 ns  ; Registrador:A|Saida[4]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.528 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 12.528 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 12.527 ns  ; Registrador:B|Saida[3]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.522 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.521 ns  ; Registrador:B|Saida[6]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.515 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.509 ns  ; Registrador:PC|Saida[7]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.507 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.503 ns  ; Registrador:A|Saida[1]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.501 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.501 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 12.500 ns  ; Registrador:A|Saida[8]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.496 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.496 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[13] ; clock      ;
; N/A                                     ; None                                                ; 12.495 ns  ; Registrador:A|Saida[8]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.483 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.482 ns  ; Registrador:B|Saida[3]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.480 ns  ; Registrador:B|Saida[9]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.480 ns  ; Registrador:B|Saida[4]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.477 ns  ; Registrador:B|Saida[3]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.477 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.473 ns  ; Registrador:B|Saida[1]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.472 ns  ; Registrador:A|Saida[2]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.470 ns  ; Registrador:A|Saida[3]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.468 ns  ; Registrador:B|Saida[2]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.464 ns  ; Registrador:B|Saida[9]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.464 ns  ; Registrador:PC|Saida[7]                    ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.464 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[17] ; clock      ;
; N/A                                     ; None                                                ; 12.461 ns  ; Registrador:PC|Saida[5]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.459 ns  ; Registrador:PC|Saida[7]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.457 ns  ; Registrador:B|Saida[1]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.453 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 12.450 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 12.448 ns  ; Registrador:A|Saida[0]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.447 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.443 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 12.435 ns  ; Registrador:B|Saida[4]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.431 ns  ; Registrador:B|Saida[0]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 12.431 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.430 ns  ; Registrador:B|Saida[4]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.430 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[19] ; clock      ;
; N/A                                     ; None                                                ; 12.427 ns  ; Registrador:A|Saida[2]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.425 ns  ; Registrador:A|Saida[3]                     ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.422 ns  ; Registrador:A|Saida[2]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.421 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[13] ; clock      ;
; N/A                                     ; None                                                ; 12.420 ns  ; Registrador:A|Saida[3]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.418 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 12.416 ns  ; Registrador:PC|Saida[5]                    ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 12.415 ns  ; Registrador:B|Saida[0]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 12.411 ns  ; Registrador:PC|Saida[5]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 12.411 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[17] ; clock      ;
; N/A                                     ; None                                                ; 12.409 ns  ; Registrador:B|Saida[2]                     ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 12.407 ns  ; Registrador:A|Saida[6]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 12.389 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 12.384 ns  ; Registrador:A|Saida[5]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 12.384 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 12.377 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[16] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu May 16 16:10:42 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_374" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_263" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_252" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_298" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_335" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_348" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_276" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_311" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_361" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_324" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_289" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInRegAddi~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr5~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector19~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
Info: Clock "clock" has Internal fmax of 79.1 MHz between source register "ControlUnit:ControlUnit|nextstate.Decode_348" and destination register "ControlUnit:ControlUnit|state.Decode" (period= 12.642 ns)
    Info: + Longest register to register delay is 1.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Decode_348'
        Info: 2: + IC(1.523 ns) + CELL(0.309 ns) = 1.832 ns; Loc. = LCFF_X15_Y10_N3; Fanout = 69; REG Node = 'ControlUnit:ControlUnit|state.Decode'
        Info: Total cell delay = 0.309 ns ( 16.87 % )
        Info: Total interconnect delay = 1.523 ns ( 83.13 % )
    Info: - Smallest clock skew is -4.399 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.556 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.084 ns) + CELL(0.618 ns) = 2.556 ns; Loc. = LCFF_X15_Y10_N3; Fanout = 69; REG Node = 'ControlUnit:ControlUnit|state.Decode'
            Info: Total cell delay = 1.472 ns ( 57.59 % )
            Info: Total interconnect delay = 1.084 ns ( 42.41 % )
        Info: - Longest clock path from clock "clock" to source register is 6.955 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.133 ns) + CELL(0.712 ns) = 2.699 ns; Loc. = LCFF_X17_Y10_N3; Fanout = 7; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.286 ns) + CELL(0.366 ns) = 3.351 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr5~0'
            Info: 4: + IC(0.564 ns) + CELL(0.378 ns) = 4.293 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector19~0'
            Info: 5: + IC(1.392 ns) + CELL(0.000 ns) = 5.685 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'ControlUnit:ControlUnit|Selector19~0clkctrl'
            Info: 6: + IC(0.924 ns) + CELL(0.346 ns) = 6.955 ns; Loc. = LCCOMB_X15_Y10_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Decode_348'
            Info: Total cell delay = 2.656 ns ( 38.19 % )
            Info: Total interconnect delay = 4.299 ns ( 61.81 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 28 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.WriteInRegAddi" and destination pin or register "ControlUnit:ControlUnit|nextstate.Wait_311" for clock "clock" (Hold time is 3.241 ns)
    Info: + Largest clock skew is 4.187 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.669 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.133 ns) + CELL(0.712 ns) = 2.699 ns; Loc. = LCFF_X17_Y10_N3; Fanout = 7; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.286 ns) + CELL(0.366 ns) = 3.351 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr5~0'
            Info: 4: + IC(0.564 ns) + CELL(0.378 ns) = 4.293 ns; Loc. = LCCOMB_X19_Y10_N18; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector19~0'
            Info: 5: + IC(1.392 ns) + CELL(0.000 ns) = 5.685 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'ControlUnit:ControlUnit|Selector19~0clkctrl'
            Info: 6: + IC(0.931 ns) + CELL(0.053 ns) = 6.669 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Wait_311'
            Info: Total cell delay = 2.363 ns ( 35.43 % )
            Info: Total interconnect delay = 4.306 ns ( 64.57 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.482 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1311; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.WriteInRegAddi'
            Info: Total cell delay = 1.472 ns ( 59.31 % )
            Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.852 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.WriteInRegAddi'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X22_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|nextstate~2'
        Info: 3: + IC(0.294 ns) + CELL(0.225 ns) = 0.852 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Wait_311'
        Info: Total cell delay = 0.558 ns ( 65.49 % )
        Info: Total interconnect delay = 0.294 ns ( 34.51 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALUResult[30]" through register "ControlUnit:ControlUnit|state.Addi" is 13.742 ns
    Info: + Longest clock path from clock "clock" to source register is 2.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1311; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X17_Y10_N5; Fanout = 78; REG Node = 'ControlUnit:ControlUnit|state.Addi'
        Info: Total cell delay = 1.472 ns ( 59.72 % )
        Info: Total interconnect delay = 0.993 ns ( 40.28 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 11.183 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N5; Fanout = 78; REG Node = 'ControlUnit:ControlUnit|state.Addi'
        Info: 2: + IC(0.557 ns) + CELL(0.225 ns) = 0.782 ns; Loc. = LCCOMB_X18_Y10_N22; Fanout = 32; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 3: + IC(0.356 ns) + CELL(0.225 ns) = 1.363 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 2; COMB Node = 'Ula32:ULA|Mux61~0'
        Info: 4: + IC(0.351 ns) + CELL(0.272 ns) = 1.986 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[2]~3'
        Info: 5: + IC(0.226 ns) + CELL(0.053 ns) = 2.265 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[3]~5'
        Info: 6: + IC(0.509 ns) + CELL(0.154 ns) = 2.928 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~8'
        Info: 7: + IC(0.298 ns) + CELL(0.053 ns) = 3.279 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~10'
        Info: 8: + IC(0.219 ns) + CELL(0.053 ns) = 3.551 ns; Loc. = LCCOMB_X18_Y10_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~11'
        Info: 9: + IC(1.173 ns) + CELL(0.053 ns) = 4.777 ns; Loc. = LCCOMB_X22_Y17_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[12]~12'
        Info: 10: + IC(0.234 ns) + CELL(0.053 ns) = 5.064 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[16]~14'
        Info: 11: + IC(0.558 ns) + CELL(0.053 ns) = 5.675 ns; Loc. = LCCOMB_X22_Y16_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[20]~16'
        Info: 12: + IC(0.213 ns) + CELL(0.053 ns) = 5.941 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[24]~18'
        Info: 13: + IC(0.218 ns) + CELL(0.053 ns) = 6.212 ns; Loc. = LCCOMB_X22_Y16_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[26]~19'
        Info: 14: + IC(0.262 ns) + CELL(0.346 ns) = 6.820 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[28]~20'
        Info: 15: + IC(0.326 ns) + CELL(0.053 ns) = 7.199 ns; Loc. = LCCOMB_X23_Y16_N6; Fanout = 3; COMB Node = 'Ula32:ULA|Mux1~4'
        Info: 16: + IC(1.850 ns) + CELL(2.134 ns) = 11.183 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'ALUResult[30]'
        Info: Total cell delay = 3.833 ns ( 34.28 % )
        Info: Total interconnect delay = 7.350 ns ( 65.72 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 311 megabytes
    Info: Processing ended: Thu May 16 16:10:43 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


