CONFIGS=-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=8 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=8 -DPERF_ENABLE
Running: CONFIGS="-DEXT_TCU_ENABLE -DTCU_BHF -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=8 -DPERF_ENABLE -DNUM_CORES=4 -DNUM_WARPS=4 -DNUM_THREADS=8 -DPERF_ENABLE" make -C ./ci/../runtime/rtlsim > /dev/null
Running: make -C "./ci/../tests/regression/sgemm_tcu" run-rtlsim
make: Entering directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
LD_LIBRARY_PATH=/home/andyl/vortex/runtime: VORTEX_DRIVER=rtlsim ./sgemm_tcu 
open device connection
CONFIGS: num_threads=8, num_warps=4, num_cores=4, num_clusters=1, socket_size=4, local_mem_base=0xffff0000, num_barriers=2
input data type: tf32 (id=3)
output data type: fp32 (id=0)
WMMA Core Dimension: M=4, N=2, K=2
WMMA Tile Dimension: M=8, N=8, K=8
matrix A: 32x32
matrix B: 32x256
matrix C: 32x256
allocate device memory
A_addr=0x10000
B_addr=0x11000
C_addr=0x19000
upload matrix A buffer
upload matrix B buffer
upload program
upload kernel argument
start device
wait for completion
Elapsed time: 145365 ms
download destination buffer
verify result
cleanup
PERF: core0: scheduler idle=201827 (95%)
PERF: core0: scheduler stalls=47491 (22%)
PERF: core0: ibuffer stalls=33728 (15%)
PERF: core0: scoreboard stalls=22132 (10%) (alu=58%, lsu=32%, csrs=6%, wctl=0%, fpu=0%, tcu=2%)
PERF: core0: operands stalls=3623 (1%)
PERF: core0: ifetches=9696
PERF: core0: ifetch latency=45 cycles
PERF: core0: loads=20859
PERF: core0: load latency=53 cycles
PERF: core0: stores=6037
PERF: core0: instrs=106672, cycles=211179, IPC=0.505126
PERF: core1: scheduler idle=201826 (95%)
PERF: core1: scheduler stalls=34063 (16%)
PERF: core1: ibuffer stalls=68107 (32%)
PERF: core1: scoreboard stalls=27445 (12%) (alu=52%, lsu=40%, csrs=3%, wctl=0%, fpu=0%, tcu=3%)
PERF: core1: operands stalls=3623 (1%)
PERF: core1: ifetches=9696
PERF: core1: ifetch latency=52 cycles
PERF: core1: loads=20859
PERF: core1: load latency=60 cycles
PERF: core1: stores=6037
PERF: core1: instrs=106672, cycles=211178, IPC=0.505128
PERF: core2: scheduler idle=204316 (95%)
PERF: core2: scheduler stalls=29919 (13%)
PERF: core2: ibuffer stalls=52194 (24%)
PERF: core2: scoreboard stalls=23435 (10%) (alu=61%, lsu=30%, csrs=4%, wctl=0%, fpu=0%, tcu=3%)
PERF: core2: operands stalls=3623 (1%)
PERF: core2: ifetches=9696
PERF: core2: ifetch latency=48 cycles
PERF: core2: loads=20859
PERF: core2: load latency=60 cycles
PERF: core2: stores=6034
PERF: core2: instrs=106671, cycles=213903, IPC=0.498689
PERF: core3: scheduler idle=205514 (95%)
PERF: core3: scheduler stalls=35478 (16%)
PERF: core3: ibuffer stalls=47610 (22%)
PERF: core3: scoreboard stalls=29571 (13%) (alu=59%, lsu=34%, csrs=3%, wctl=0%, fpu=0%, tcu=1%)
PERF: core3: operands stalls=3623 (1%)
PERF: core3: ifetches=9696
PERF: core3: ifetch latency=48 cycles
PERF: core3: loads=20859
PERF: core3: load latency=57 cycles
PERF: core3: stores=6037
PERF: core3: instrs=106671, cycles=215101, IPC=0.495911
PERF: scheduler idle=813483 (95%)
PERF: scheduler stalls=146951 (17%)
PERF: ibuffer stalls=201639 (23%)
PERF: scoreboard stalls=102583 (12%) (alu=59%, lsu=35%, csrs=4%, wctl=0%, fpu=0%, tcu=2%)
PERF: operands stalls=14492 (1%)
PERF: ifetches=38784
PERF: loads=83436
PERF: stores=24145
PERF: ifetch latency=48 cycles
PERF: load latency=57 cycles
PERF: instrs=426686, cycles=215101, IPC=1.983654
PASSED!
make: Leaving directory '/home/andyl/vortex/tests/regression/sgemm_tcu'
