
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.962870                       # Number of seconds simulated
sim_ticks                                1962870374000                       # Number of ticks simulated
final_tick                               1962870374000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 908836                       # Simulator instruction rate (inst/s)
host_op_rate                                  1455795                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1914741323                       # Simulator tick rate (ticks/s)
host_mem_usage                                 660424                       # Number of bytes of host memory used
host_seconds                                  1025.14                       # Real time elapsed on the host
sim_insts                                   931679894                       # Number of instructions simulated
sim_ops                                    1492387760                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           697                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                697                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             557812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                569289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11477                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22726                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            557812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               592015                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684104                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342478                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936310                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455617                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            35                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3925740748                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679894                       # Number of instructions committed
system.cpu.committedOps                    1492387760                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881046                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1943                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571458                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881046                       # number of integer instructions
system.cpu.num_fp_insts                          1943                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935000                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692936                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3767                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1480                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199317                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310522                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026579                       # number of memory refs
system.cpu.num_load_insts                   382684101                       # Number of load instructions
system.cpu.num_store_insts                   56342478                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3925740748                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742410                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024142     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  56      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                415      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387760                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895332                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126569                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.418005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999796                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179733                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577676                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577676                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322337                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435900013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435900013                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435900013                       # number of overall hits
system.cpu.dcache.overall_hits::total       435900013                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106428                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106428                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20141                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20141                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126569                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126569                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126569                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126569                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75975122500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75975122500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1475353000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1475353000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77450475500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77450475500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77450475500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77450475500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026582                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026582                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000357                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24457.390450                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24457.390450                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73251.228837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73251.228837                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24771.714777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24771.714777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24771.714777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24771.714777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1432448                       # number of writebacks
system.cpu.dcache.writebacks::total           1432448                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106428                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20141                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20141                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126569                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126569                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126569                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126569                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72868694500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72868694500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1455212000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1455212000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  74323906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74323906500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  74323906500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74323906500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23457.390450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23457.390450                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72251.228837                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72251.228837                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23771.714777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23771.714777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23771.714777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23771.714777                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126057                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.958779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455617                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               352                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4117771.639205                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.958779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.546794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.546794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          267                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911586                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911586                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455265                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455265                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455265                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     64624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64624000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     64624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64624000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     64624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64624000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455617                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 183590.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 183590.909091                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 183590.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 183590.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 183590.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 183590.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     64272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64272000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     64272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64272000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     64272000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64272000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 182590.909091                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 182590.909091                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 182590.909091                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 182590.909091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 182590.909091                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 182590.909091                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.628545                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253024                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.654890                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.007522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.506549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.114474                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999330                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51735057                       # Number of tag accesses
system.l2.tags.data_accesses                 51735057                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1432448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1432448                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3146                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3146                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1412932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1412932                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416078                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416078                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416078                       # number of overall hits
system.l2.overall_hits::total                 1416078                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           352                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              352                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693496                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710491                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710843                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                352                       # number of overall misses
system.l2.overall_misses::cpu.data            1710491                       # number of overall misses
system.l2.overall_misses::total               1710843                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1391967000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1391967000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63742500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63742500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53373265000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53373265000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54765232000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54828974500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63742500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54765232000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54828974500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1432448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1432448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106428                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126569                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3126921                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126569                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3126921                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.843801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.843801                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545159                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547133                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547133                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81904.501324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81904.501324                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 181086.647727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 181086.647727                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31516.617104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31516.617104                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 181086.647727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 32017.258202                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 32047.928711                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 181086.647727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 32017.258202                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 32047.928711                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708424                       # number of writebacks
system.l2.writebacks::total                   1708424                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          352                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693496                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710843                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710843                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1222017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1222017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     60222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     60222500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36438305000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36438305000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     60222500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37660322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37720544500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     60222500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37660322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37720544500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.843801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.843801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545159                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547133                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547133                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71904.501324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71904.501324                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 171086.647727                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 171086.647727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21516.617104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21516.617104                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 171086.647727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 22017.258202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22047.928711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 171086.647727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 22017.258202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22047.928711                       # average overall mshr miss latency
system.l2.replacements                        1708817                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14075.410480                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419369                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17466                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.772873                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        3.011952                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        114.986824                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      13957.411704                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000184                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.007018                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.851893                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.859095                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16292                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   6856204                       # Number of tag accesses
system.l3.tags.data_accesses                  6856204                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708423                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708423                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693382                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693382                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693383                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693383                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693383                       # number of overall hits
system.l3.overall_hits::total                 1693383                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          352                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          114                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             466                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 352                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17108                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17460                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                352                       # number of overall misses
system.l3.overall_misses::cpu.data              17108                       # number of overall misses
system.l3.overall_misses::total                 17460                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   1035061500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1035061500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     56350500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     29338000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     85688500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      56350500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    1064399500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       1120750000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     56350500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   1064399500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      1120750000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708423                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708423                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          352                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693496                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693848                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               352                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710491                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710843                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              352                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710491                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710843                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000067                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000275                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010002                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010205                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010002                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010205                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 60907.467341                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 60907.467341                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 160086.647727                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 257350.877193                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 183880.901288                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 160086.647727                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 62216.477671                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 64189.576174                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 160086.647727                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 62216.477671                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 64189.576174                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  697                       # number of writebacks
system.l3.writebacks::total                       697                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          352                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          114                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          466                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            352                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17108                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17460                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           352                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17108                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17460                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    865121500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    865121500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     52830500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     28198000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     81028500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     52830500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    893319500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    946150000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     52830500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    893319500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    946150000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000067                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010002                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010205                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010002                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010205                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 50907.467341                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 50907.467341                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 150086.647727                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 247350.877193                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 173880.901288                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 150086.647727                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 52216.477671                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 54189.576174                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 150086.647727                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 52216.477671                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 54189.576174                       # average overall mshr miss latency
system.l3.replacements                           1082                       # number of replacements
system.membus.snoop_filter.tot_requests         18255                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          795                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                466                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          697                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           466                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1162048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1162048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1162048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17460                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17460    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17460                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21047000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87304000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253024                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            577                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          577                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106780                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3140872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1694289                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20141                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20141                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           352                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106428                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9379945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291777088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291802560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709104                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109339136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4836025                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010922                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4835448     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    577      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4836025                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4559006000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4689853500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3419369                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1708526                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            287                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1962870374000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693848                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709120                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             488                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693848                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130212                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218833024                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1082                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44608                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1711925                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000168                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.012947                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1711638     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    287      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1711925                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418107500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566264500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
