
*** Running vivado
    with args -log hann_window.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hann_window.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hann_window.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1684.039 ; gain = 81.023 ; free physical = 451743 ; free virtual = 1000940
Command: read_checkpoint -auto_incremental -incremental /home/kawada/hamming_window/hamming_window.srcs/utils_1/imports/synth_1/hann_window.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kawada/hamming_window/hamming_window.srcs/utils_1/imports/synth_1/hann_window.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hann_window -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3417405
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/HLS/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2091.500 ; gain = 374.707 ; free physical = 451241 ; free virtual = 1000438
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.538; parent = 1264.529; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3082.363; parent = 2091.504; children = 990.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hann_window' [/home/kawada/hamming_window/hamming_window.srcs/sources_1/imports/hamming_window/hann_window.v:2]
INFO: [Synth 8-6157] synthesizing module 'hann_window_rom' [/home/kawada/hamming_window/hamming_window.srcs/sources_1/imports/hamming_window/hann_window_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hann_window_rom' (0#1) [/home/kawada/hamming_window/hamming_window.srcs/sources_1/imports/hamming_window/hann_window_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hann_window' (0#1) [/home/kawada/hamming_window/hamming_window.srcs/sources_1/imports/hamming_window/hann_window.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2160.469 ; gain = 443.676 ; free physical = 451329 ; free virtual = 1000527
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.538; parent = 1264.529; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3151.332; parent = 2160.473; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2178.281 ; gain = 461.488 ; free physical = 451326 ; free virtual = 1000523
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.538; parent = 1264.529; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3169.145; parent = 2178.285; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2180.285 ; gain = 463.492 ; free physical = 451334 ; free virtual = 1000531
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.538; parent = 1264.529; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3171.148; parent = 2180.289; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2189.191 ; gain = 472.398 ; free physical = 451312 ; free virtual = 1000511
Synthesis current peak Physical Memory [PSS] (MB): peak = 1436.538; parent = 1264.529; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3180.055; parent = 2189.195; children = 990.859
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
Why this net has no driver: _order_recur <const0>
DSP Report: Generating DSP windowed, operation Mode is: A*B.
DSP Report: operator windowed is absorbed into DSP windowed.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__13) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__14) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__15) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__16) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__17) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__18) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__19) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__20) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__21) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__22) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__23) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__24) is unused and will be removed from module hann_window.
WARNING: [Synth 8-3332] Sequential element (data_o_reg__25) is unused and will be removed from module hann_window.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450891 ; free virtual = 1000092
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+---------------+---------------+----------------+
|Module Name     | RTL Object    | Depth x Width | Implemented As | 
+----------------+---------------+---------------+----------------+
|hann_window_rom | window_rom    | 1024x14       | LUT            | 
|hann_window     | h0/window_rom | 1024x14       | LUT            | 
+----------------+---------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hann_window | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450890 ; free virtual = 1000090
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450885 ; free virtual = 1000086
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450887 ; free virtual = 1000088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450887 ; free virtual = 1000088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450887 ; free virtual = 1000088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450887 ; free virtual = 1000088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450887 ; free virtual = 1000088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450887 ; free virtual = 1000088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hann_window | (A*B)'      | 13     | 18     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |    15|
|5     |LUT3    |     1|
|6     |LUT4    |     4|
|7     |LUT5    |     8|
|8     |LUT6    |   191|
|9     |MUXF7   |    80|
|10    |MUXF8   |    40|
|11    |FDCE    |    19|
|12    |IBUF    |    34|
|13    |OBUF    |    33|
+------+--------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   428|
|2     |  h0     |hann_window_rom |   325|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450887 ; free virtual = 1000088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1840.113; parent = 1668.191; children = 172.009
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3504.477; parent = 2513.617; children = 990.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.613 ; gain = 796.820 ; free physical = 450891 ; free virtual = 1000092
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2513.621 ; gain = 796.820 ; free physical = 450891 ; free virtual = 1000092
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2513.621 ; gain = 0.000 ; free physical = 450990 ; free virtual = 1000191
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.355 ; gain = 0.000 ; free physical = 450887 ; free virtual = 1000088
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4f73e6db
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2585.355 ; gain = 877.504 ; free physical = 451097 ; free virtual = 1000298
INFO: [Common 17-1381] The checkpoint '/home/kawada/hamming_window/hamming_window.runs/synth_1/hann_window.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hann_window_utilization_synth.rpt -pb hann_window_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  8 16:43:12 2024...
