<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://118.25.122.94:8080/"/>
  <updated>2019-07-17T02:14:07.437Z</updated>
  <id>http://118.25.122.94:8080/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>Chisel设计规范</title>
    <link href="http://118.25.122.94:8080/2019/07/17/Chisel%E8%AE%BE%E8%AE%A1%E8%A7%84%E8%8C%83/"/>
    <id>http://118.25.122.94:8080/2019/07/17/Chisel设计规范/</id>
    <published>2019-07-17T01:27:52.000Z</published>
    <updated>2019-07-17T02:14:07.437Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h1 id=&quot;chisel设计规范&quot;&gt;&lt;a href=&quot;#chisel设计规范&quot; class=&quot;headerlink&quot; title=&quot;chisel设计规范&quot;&gt;&lt;/a&gt;chisel设计规范&lt;/h1&gt;&lt;h2 id=&quot;Overall-goal&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Queue,Valid等使用</title>
    <link href="http://118.25.122.94:8080/2019/07/16/Queue-Valid%E7%AD%89%E4%BD%BF%E7%94%A8/"/>
    <id>http://118.25.122.94:8080/2019/07/16/Queue-Valid等使用/</id>
    <published>2019-07-16T10:31:47.000Z</published>
    <updated>2019-07-16T10:45:52.794Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;Queue等抽象类型使用&quot;&gt;&lt;a href=&quot;#Queue等抽象类型使用&quot; class=&quot;headerlink&quot; title=&quot;Queue等抽象类型使用&quot;&gt;&lt;/a&gt;Queue等抽象类型使用&lt;/h4&gt;&lt;ol&gt;
&lt;li&gt;&lt;strong&gt;Queue&lt;/strong&gt;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>向量IO的Slice赋值</title>
    <link href="http://118.25.122.94:8080/2019/07/16/%E5%90%91%E9%87%8FIO%E7%9A%84Slice%E8%B5%8B%E5%80%BC/"/>
    <id>http://118.25.122.94:8080/2019/07/16/向量IO的Slice赋值/</id>
    <published>2019-07-16T01:26:22.000Z</published>
    <updated>2019-07-16T02:03:07.563Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;IO端口切片选择方法&quot;&gt;&lt;a href=&quot;#IO端口切片选择方法&quot; class=&quot;headerlink&quot; title=&quot;IO端口切片选择方法&quot;&gt;&lt;/a&gt;IO端口切片选择方法&lt;/h4&gt;&lt;figure class=&quot;hljs highlight
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel多Module级联</title>
    <link href="http://118.25.122.94:8080/2019/07/15/Chisel%E5%A4%9AModule%E7%BA%A7%E8%81%94/"/>
    <id>http://118.25.122.94:8080/2019/07/15/Chisel多Module级联/</id>
    <published>2019-07-15T07:25:40.000Z</published>
    <updated>2019-07-15T07:28:42.658Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;多模块等可以通过各种map，reduce，fold方法实现&quot;&gt;&lt;a href=&quot;#多模块等可以通过各种map，reduce，fold方法实现&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>实现Inout端口~</title>
    <link href="http://118.25.122.94:8080/2019/07/15/%E5%AE%9E%E7%8E%B0Inout%E7%AB%AF%E5%8F%A3/"/>
    <id>http://118.25.122.94:8080/2019/07/15/实现Inout端口/</id>
    <published>2019-07-15T06:55:26.000Z</published>
    <updated>2019-07-15T06:58:35.646Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;verilog的inout实现相对麻烦点，采用Analog&quot;&gt;&lt;a href=&quot;#verilog的inout实现相对麻烦点，采用Analog&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel在生成Verilog时如何保留所有变量名?</title>
    <link href="http://118.25.122.94:8080/2019/07/15/Chisel%E5%9C%A8%E7%94%9F%E6%88%90Verilog%E6%97%B6%E5%A6%82%E4%BD%95%E4%BF%9D%E7%95%99%E6%89%80%E6%9C%89%E5%8F%98%E9%87%8F%E5%90%8D/"/>
    <id>http://118.25.122.94:8080/2019/07/15/Chisel在生成Verilog时如何保留所有变量名/</id>
    <published>2019-07-15T06:51:55.000Z</published>
    <updated>2019-07-15T06:53:04.798Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;There are several reasons why a name may be disappearing.&lt;/p&gt;
&lt;h2 id=&quot;Constant-Propagation&quot;&gt;&lt;a href=&quot;#Constant-Propagation&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>快速使用已有的IP模块并嵌入Chisel中</title>
    <link href="http://118.25.122.94:8080/2019/07/15/%E5%BF%AB%E9%80%9F%E4%BD%BF%E7%94%A8%E5%B7%B2%E6%9C%89%E7%9A%84IP%E6%A8%A1%E5%9D%97%E5%B9%B6%E5%B5%8C%E5%85%A5Chisel%E4%B8%AD/"/>
    <id>http://118.25.122.94:8080/2019/07/15/快速使用已有的IP模块并嵌入Chisel中/</id>
    <published>2019-07-15T01:52:30.000Z</published>
    <updated>2019-07-15T02:06:54.641Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;在ASIC-FPGA中有很多现成的IP，快速调用方法&quot;&gt;&lt;a href=&quot;#在ASIC-FPGA中有很多现成的IP，快速调用方法&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel模块多端口可配置</title>
    <link href="http://118.25.122.94:8080/2019/07/14/Chisel%E6%A8%A1%E5%9D%97%E5%A4%9A%E7%AB%AF%E5%8F%A3%E5%8F%AF%E9%85%8D%E7%BD%AE/"/>
    <id>http://118.25.122.94:8080/2019/07/14/Chisel模块多端口可配置/</id>
    <published>2019-07-14T02:54:34.000Z</published>
    <updated>2019-07-15T02:03:48.893Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;从命令行切到IJ-IDE了，提高下coding效率&quot;&gt;&lt;a href=&quot;#从命令行切到IJ-IDE了，提高下coding效率&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel模块多端口扩展</title>
    <link href="http://118.25.122.94:8080/2019/07/14/Chisel%E6%A8%A1%E5%9D%97%E5%A4%9A%E7%AB%AF%E5%8F%A3%E6%89%A9%E5%B1%95/"/>
    <id>http://118.25.122.94:8080/2019/07/14/Chisel模块多端口扩展/</id>
    <published>2019-07-14T01:55:58.000Z</published>
    <updated>2019-07-14T02:06:58.521Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;端口可以继承也可以通过实验性的MultiIOModule进行扩展&quot;&gt;&lt;a href=&quot;#端口可以继承也可以通过实验性的MultiIOModule进行扩展&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>快速迭代开发SpiMaster新功能~</title>
    <link href="http://118.25.122.94:8080/2019/07/12/%E5%BF%AB%E9%80%9F%E8%BF%AD%E4%BB%A3%E5%BC%80%E5%8F%91SpiMaster%E6%96%B0%E5%8A%9F%E8%83%BD/"/>
    <id>http://118.25.122.94:8080/2019/07/12/快速迭代开发SpiMaster新功能/</id>
    <published>2019-07-12T09:43:20.000Z</published>
    <updated>2019-07-12T09:54:36.089Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;新需求太多，改动多，Chisel通过多种方法进行快速迭代生成代码，如下例子新需求：SpiMaster需要把读取的数据延迟可配&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>尝试用Chisel写个SpiMaster~</title>
    <link href="http://118.25.122.94:8080/2019/07/11/%E5%B0%9D%E8%AF%95%E7%94%A8Chisel%E5%86%99%E4%B8%AASpiMaster/"/>
    <id>http://118.25.122.94:8080/2019/07/11/尝试用Chisel写个SpiMaster/</id>
    <published>2019-07-11T09:37:52.000Z</published>
    <updated>2019-07-12T09:34:46.898Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;刚开始写，非常不顺手，难度很大。对接口类代码确实不如verilog快，而且代码出来不易读，不过在算法，架构，CPU，GPU，图像，AI等方面应该是很快的。出来还得靠DVer把关。&quot;&gt;&lt;a
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>Chisel硬件构建语言入门</title>
    <link href="http://118.25.122.94:8080/2019/07/10/Chisel%E7%A1%AC%E4%BB%B6%E6%9E%84%E5%BB%BA%E8%AF%AD%E8%A8%80%E5%85%A5%E9%97%A8/"/>
    <id>http://118.25.122.94:8080/2019/07/10/Chisel硬件构建语言入门/</id>
    <published>2019-07-10T01:43:18.000Z</published>
    <updated>2019-07-10T02:24:09.249Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;Scala-难度接近C艹优雅度超Python的语言我就不多说了&quot;&gt;&lt;a href=&quot;#Scala-难度接近C艹优雅度超Python的语言我就不多说了&quot; class=&quot;headerlink&quot; title=&quot;Scala
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
  </entry>
  
  <entry>
    <title>继续试用Chisel~</title>
    <link href="http://118.25.122.94:8080/2019/07/08/%E7%BB%A7%E7%BB%AD%E8%AF%95%E7%94%A8Chisel/"/>
    <id>http://118.25.122.94:8080/2019/07/08/继续试用Chisel/</id>
    <published>2019-07-08T11:17:43.000Z</published>
    <updated>2019-07-08T11:21:06.991Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;自从使用了之后背后发凉，这就是硬件敏捷开发-HDL硅工妥妥的要被抛弃&quot;&gt;&lt;a href=&quot;#自从使用了之后背后发凉，这就是硬件敏捷开发-HDL硅工妥妥的要被抛弃&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="设计" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/%E8%AE%BE%E8%AE%A1/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="RTL" scheme="http://118.25.122.94:8080/tags/RTL/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>RTL需要一场革命了~</title>
    <link href="http://118.25.122.94:8080/2019/07/04/RTL%E9%9C%80%E8%A6%81%E4%B8%80%E5%9C%BA%E9%9D%A9%E5%91%BD%E4%BA%86/"/>
    <id>http://118.25.122.94:8080/2019/07/04/RTL需要一场革命了/</id>
    <published>2019-07-04T03:01:14.000Z</published>
    <updated>2019-07-04T03:13:40.537Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;40年都在修修补补，最近RISC-V火了，RTL硬件代码需要一场革命&quot;&gt;&lt;a href=&quot;#40年都在修修补补，最近RISC-V火了，RTL硬件代码需要一场革命&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="Chisel" scheme="http://118.25.122.94:8080/tags/Chisel/"/>
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>不同的TBTOP如何merge底下的同一个DUT？</title>
    <link href="http://118.25.122.94:8080/2019/07/03/%E4%B8%8D%E5%90%8C%E7%9A%84TBTOP%E5%A6%82%E4%BD%95merge%E5%BA%95%E4%B8%8B%E7%9A%84%E5%90%8C%E4%B8%80%E4%B8%AADUT%EF%BC%9F/"/>
    <id>http://118.25.122.94:8080/2019/07/03/不同的TBTOP如何merge底下的同一个DUT？/</id>
    <published>2019-07-03T01:30:30.000Z</published>
    <updated>2019-07-03T01:49:42.707Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;经常有一些小年轻还有资深设计人员问我这个问题，那就写这篇文章给RTLer的&quot;&gt;&lt;a href=&quot;#经常有一些小年轻还有资深设计人员问我这个问题，那就写这篇文章给RTLer的&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="Verilog" scheme="http://118.25.122.94:8080/tags/Verilog/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>懒人就用DIC吧</title>
    <link href="http://118.25.122.94:8080/2019/06/27/%E6%87%92%E4%BA%BA%E5%B0%B1%E7%94%A8DIC%E5%90%A7/"/>
    <id>http://118.25.122.94:8080/2019/06/27/懒人就用DIC吧/</id>
    <published>2019-06-27T07:07:25.000Z</published>
    <updated>2019-06-27T07:23:27.531Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;PLI、DPI太烦人，那就用DIC吧&quot;&gt;&lt;a href=&quot;#PLI、DPI太烦人，那就用DIC吧&quot; class=&quot;headerlink&quot; title=&quot;PLI、DPI太烦人，那就用DIC吧~&quot;&gt;&lt;/a&gt;PLI、DPI太烦人，那就用DIC吧~&lt;/h4&gt;&lt;p&gt;PLI
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>懒人编写AOP代替OOP测试用例</title>
    <link href="http://118.25.122.94:8080/2019/06/20/%E6%87%92%E4%BA%BA%E7%BC%96%E5%86%99AOP%E4%BB%A3%E6%9B%BFOOP%E6%B5%8B%E8%AF%95%E7%94%A8%E4%BE%8B/"/>
    <id>http://118.25.122.94:8080/2019/06/20/懒人编写AOP代替OOP测试用例/</id>
    <published>2019-06-20T09:38:55.000Z</published>
    <updated>2019-06-20T15:00:12.761Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;AOP-vs-OOP&quot;&gt;&lt;a href=&quot;#AOP-vs-OOP&quot; class=&quot;headerlink&quot; title=&quot;AOP vs OOP&quot;&gt;&lt;/a&gt;AOP vs
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>VCS运行错误后保持ucli进行后续诊断~</title>
    <link href="http://118.25.122.94:8080/2019/06/19/VCS%E8%BF%90%E8%A1%8C%E9%94%99%E8%AF%AF%E5%90%8E%E4%BF%9D%E6%8C%81ucli%E8%BF%9B%E8%A1%8C%E5%90%8E%E7%BB%AD%E8%AF%8A%E6%96%AD/"/>
    <id>http://118.25.122.94:8080/2019/06/19/VCS运行错误后保持ucli进行后续诊断/</id>
    <published>2019-06-19T02:41:32.000Z</published>
    <updated>2019-06-19T03:15:05.483Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h4 id=&quot;VCS主要说明&quot;&gt;&lt;a href=&quot;#VCS主要说明&quot; class=&quot;headerlink&quot; title=&quot;VCS主要说明&quot;&gt;&lt;/a&gt;VCS主要说明&lt;/h4&gt;&lt;p&gt;VCS allows you to debug an unexpected error
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>simv返回值大有用处</title>
    <link href="http://118.25.122.94:8080/2019/06/19/simv%E8%BF%94%E5%9B%9E%E5%80%BC%E5%A4%A7%E6%9C%89%E7%94%A8%E5%A4%84/"/>
    <id>http://118.25.122.94:8080/2019/06/19/simv返回值大有用处/</id>
    <published>2019-06-19T01:40:55.000Z</published>
    <updated>2019-06-19T01:49:52.507Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;VCS-MX说明如下&quot;&gt;&lt;a href=&quot;#VCS-MX说明如下&quot; class=&quot;headerlink&quot; title=&quot;VCS-MX说明如下&quot;&gt;&lt;/a&gt;VCS-MX说明如下&lt;/h3&gt;&lt;p&gt;Simulation executable generated by
        
      
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
      <category term="EDA" scheme="http://118.25.122.94:8080/tags/EDA/"/>
    
      <category term="VCS" scheme="http://118.25.122.94:8080/tags/VCS/"/>
    
  </entry>
  
  <entry>
    <title>UVM工厂实例覆盖</title>
    <link href="http://118.25.122.94:8080/2019/06/18/UVM%E5%B7%A5%E5%8E%82%E5%AE%9E%E4%BE%8B%E8%A6%86%E7%9B%96/"/>
    <id>http://118.25.122.94:8080/2019/06/18/UVM工厂实例覆盖/</id>
    <published>2019-06-18T07:24:27.000Z</published>
    <updated>2019-06-18T07:32:34.684Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://118.25.122.94:8080/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://118.25.122.94:8080/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://118.25.122.94:8080/tags/SystemVerilog/"/>
    
  </entry>
  
</feed>
