<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1452" height="800" x="291" y="79" />
 <generation path="" simulation="VERILOG" block_symbol_file="0" />
 <library expandedCategories="Library,Project,Existing IP Variants" />
</preferences>
