m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
vutil_reduced_logic_v2_0_4_util_reduced_logic
!s110 1644241360
!i10b 1
!s100 ]G4=dli@1W19I?4]IIRXU1
IQK0Vc8>3GCD@h;<d8jQGB3
R0
w1590640555
8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/util_reduced_logic_v2_0/hdl/util_reduced_logic_v2_0_vl_rfs.v
F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/util_reduced_logic_v2_0/hdl/util_reduced_logic_v2_0_vl_rfs.v
!i122 0
L0 73 13
VDg1SIo80bB@j0V0VzS_@n1
OL;L;2021.3_2;73
r1
!s85 0
31
!s108 1644241359.000000
!s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/util_reduced_logic_v2_0/hdl/util_reduced_logic_v2_0_vl_rfs.v|
!s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|util_reduced_logic_v2_0_4|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.lin64.cmf|
!i113 0
o-64 -work util_reduced_logic_v2_0_4 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work util_reduced_logic_v2_0_4 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
