;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -1, <-20
	ADD 18, @-15
	SUB @127, 106
	ADD 18, @-15
	ADD 18, @-15
	JMP -207, @-120
	ADD -1, <-20
	SPL 12, #10
	SPL <821, 183
	SUB 12, @10
	SUB 10, 20
	SUB @127, 106
	SPL <0, #2
	ADD 10, 20
	SUB #312, @250
	SUB #11, @10
	SPL @12, #200
	SPL <121, 102
	JMP @318, #282
	MOV -7, <-20
	MOV -7, <-20
	SLT #12, @-12
	SUB #312, @251
	ADD 10, 20
	SUB @121, 102
	DJN -207, @-120
	SUB @-127, 100
	SUB 12, @10
	SUB 12, @10
	SUB #12, @200
	SUB @-127, 100
	SPL <127, 106
	SPL <127, 106
	JMP @312, #250
	JMP <821, 183
	SUB #0, @90
	SPL 0, <753
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	CMP -207, <-120
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SUB @121, 102
