PPA Report for clk_gate_mask.v (Module: clk_gate_mask)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 5
IO Count: 6
Cell Count: 27

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 984.25 MHz
Reg-to-Reg Critical Path Delay: 0.898 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
