--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
dct.twr dct.ncd dct.pcf

Design file:              dct.ncd
Physical constraint file: dct.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 174518 paths analyzed, 47665 endpoints analyzed, 15114 failing endpoints
 15114 timing errors detected. (15114 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.003ns.
--------------------------------------------------------------------------------
Slack:                  -3.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s391 (FF)
  Destination:          fsub1_in1_rout_g1_22 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.968ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s391 to fsub1_in1_rout_g1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DQ     Tcko                  0.375   s391
                                                       s391
    SLICE_X3Y140.B6      net (fanout=128)      0.938   s391
    SLICE_X3Y140.B       Tilo                  0.086   r14/register<26>
                                                       mux408/Z<22>17
    SLICE_X10Y143.A6     net (fanout=1)        0.650   mux408/Z<22>17
    SLICE_X10Y143.A      Tilo                  0.086   N28853
                                                       mux408/Z<22>116
    SLICE_X29Y141.C6     net (fanout=1)        0.606   mux408/Z<22>116
    SLICE_X29Y141.C      Tilo                  0.086   mux408/Z<22>280
                                                       mux408/Z<22>196
    SLICE_X29Y141.D5     net (fanout=1)        0.188   mux408/Z<22>196
    SLICE_X29Y141.D      Tilo                  0.086   mux408/Z<22>280
                                                       mux408/Z<22>280
    SLICE_X43Y143.B6     net (fanout=1)        0.678   mux408/Z<22>280
    SLICE_X43Y143.B      Tilo                  0.086   mux408/Z<22>450
                                                       mux408/Z<22>366
    SLICE_X43Y143.C5     net (fanout=1)        0.316   mux408/Z<22>366
    SLICE_X43Y143.C      Tilo                  0.086   mux408/Z<22>450
                                                       mux408/Z<22>450
    SLICE_X64Y128.A6     net (fanout=1)        1.479   mux408/Z<22>450
    SLICE_X64Y128.A      Tilo                  0.086   fsub1_in1_rout_g1<23>
                                                       mux408/Z<22>536
    SLICE_X64Y128.B6     net (fanout=1)        0.135   mux408/Z<22>536
    SLICE_X64Y128.CLK    Tas                   0.001   fsub1_in1_rout_g1<23>
                                                       mux408/Z<22>620
                                                       fsub1_in1_rout_g1_22
    -------------------------------------------------  ---------------------------
    Total                                      5.968ns (0.978ns logic, 4.990ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd3_in1_rout_g1_8 (FF)
  Destination:          fadd3_in1_r/register_8 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.928ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd3_in1_rout_g1_8 to fadd3_in1_r/register_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y118.BQ     Tcko                  0.375   fadd3_in1_rout_g1<9>
                                                       fadd3_in1_rout_g1_8
    SLICE_X40Y101.D3     net (fanout=1)        1.531   fadd3_in1_rout_g1<8>
    SLICE_X40Y101.D      Tilo                  0.086   r39_out_r<23>
                                                       mux312/Z<8>22
    SLICE_X76Y89.B6      net (fanout=1)        1.658   mux312/Z<8>22
    SLICE_X76Y89.B       Tilo                  0.086   mux428/Z<19>7
                                                       mux312/Z<8>71
    SLICE_X76Y89.A5      net (fanout=1)        0.204   mux312/Z<8>71
    SLICE_X76Y89.A       Tilo                  0.086   mux428/Z<19>7
                                                       mux312/Z<8>142
    SLICE_X57Y84.A6      net (fanout=1)        0.991   mux312/Z<8>142
    SLICE_X57Y84.A       Tilo                  0.086   r44_out_r<15>
                                                       mux312/Z<8>226
    SLICE_X57Y84.B6      net (fanout=1)        0.117   mux312/Z<8>226
    SLICE_X57Y84.B       Tilo                  0.086   r44_out_r<15>
                                                       mux312/Z<8>310
    SLICE_X53Y84.A6      net (fanout=1)        0.390   mux312/Z<8>310
    SLICE_X53Y84.A       Tilo                  0.086   fadd3_in1_r/register<9>
                                                       mux312/Z<8>396
    SLICE_X53Y84.B6      net (fanout=1)        0.117   mux312/Z<8>396
    SLICE_X53Y84.CLK     Tas                   0.029   fadd3_in1_r/register<9>
                                                       mux312/Z<8>480
                                                       fadd3_in1_r/register_8
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (0.920ns logic, 5.008ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r2/register_20 (FF)
  Destination:          fsub1_in0_rout_g1_20 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.925ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r2/register_20 to fsub1_in0_rout_g1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y138.AQ     Tcko                  0.375   r2/register<23>
                                                       r2/register_20
    SLICE_X6Y138.D3      net (fanout=15)       1.695   r2/register<20>
    SLICE_X6Y138.D       Tilo                  0.086   s397
                                                       mux124/Z<20>43
    SLICE_X15Y143.B6     net (fanout=1)        0.654   mux124/Z<20>43
    SLICE_X15Y143.B      Tilo                  0.086   r9/register<31>
                                                       mux124/Z<20>106
    SLICE_X15Y143.A5     net (fanout=1)        0.188   mux124/Z<20>106
    SLICE_X15Y143.A      Tilo                  0.086   r9/register<31>
                                                       mux124/Z<20>180
    SLICE_X31Y142.B6     net (fanout=1)        0.592   mux124/Z<20>180
    SLICE_X31Y142.B      Tilo                  0.086   mux596/Z<25>245
                                                       mux124/Z<20>266
    SLICE_X31Y142.A5     net (fanout=1)        0.188   mux124/Z<20>266
    SLICE_X31Y142.A      Tilo                  0.086   mux596/Z<25>245
                                                       mux124/Z<20>350
    SLICE_X39Y139.A6     net (fanout=1)        0.429   mux124/Z<20>350
    SLICE_X39Y139.A      Tilo                  0.086   mux519/Z<23>296
                                                       mux124/Z<20>436
    SLICE_X39Y139.B6     net (fanout=1)        0.117   mux124/Z<20>436
    SLICE_X39Y139.B      Tilo                  0.086   mux519/Z<23>296
                                                       mux124/Z<20>520
    SLICE_X55Y131.A6     net (fanout=1)        0.853   mux124/Z<20>520
    SLICE_X55Y131.A      Tilo                  0.086   fsub1_in0_rout_g1<21>
                                                       mux124/Z<20>606
    SLICE_X55Y131.B6     net (fanout=1)        0.117   mux124/Z<20>606
    SLICE_X55Y131.CLK    Tas                   0.029   fsub1_in0_rout_g1<21>
                                                       mux124/Z<20>690
                                                       fsub1_in0_rout_g1_20
    -------------------------------------------------  ---------------------------
    Total                                      5.925ns (1.092ns logic, 4.833ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1_in0_rout_g1_16 (FF)
  Destination:          fadd1_in0_r/register_16 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.915ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1_in0_rout_g1_16 to fadd1_in0_r/register_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y113.AQ     Tcko                  0.375   fadd1_in0_rout_g1<17>
                                                       fadd1_in0_rout_g1_16
    SLICE_X51Y108.A3     net (fanout=1)        0.669   fadd1_in0_rout_g1<16>
    SLICE_X51Y108.A      Tilo                  0.086   r27_out_r<3>
                                                       mux84/Z<16>27
    SLICE_X57Y100.B6     net (fanout=1)        1.182   mux84/Z<16>27
    SLICE_X57Y100.B      Tilo                  0.086   s670
                                                       mux84/Z<16>76
    SLICE_X57Y100.A5     net (fanout=1)        0.188   mux84/Z<16>76
    SLICE_X57Y100.A      Tilo                  0.086   s670
                                                       mux84/Z<16>147
    SLICE_X60Y81.B6      net (fanout=1)        1.163   mux84/Z<16>147
    SLICE_X60Y81.B       Tilo                  0.086   mux428/Z<6>280
                                                       mux84/Z<16>231
    SLICE_X60Y81.A5      net (fanout=1)        0.204   mux84/Z<16>231
    SLICE_X60Y81.A       Tilo                  0.086   mux428/Z<6>280
                                                       mux84/Z<16>315
    SLICE_X66Y76.B6      net (fanout=1)        0.647   mux84/Z<16>315
    SLICE_X66Y76.B       Tilo                  0.086   mux84/Z<16>485
                                                       mux84/Z<16>401
    SLICE_X66Y76.C3      net (fanout=1)        0.374   mux84/Z<16>401
    SLICE_X66Y76.C       Tilo                  0.086   mux84/Z<16>485
                                                       mux84/Z<16>485
    SLICE_X66Y74.A6      net (fanout=1)        0.262   mux84/Z<16>485
    SLICE_X66Y74.A       Tilo                  0.086   fadd1_in0_r/register<17>
                                                       mux84/Z<16>571
    SLICE_X66Y74.B6      net (fanout=1)        0.134   mux84/Z<16>571
    SLICE_X66Y74.CLK     Tas                   0.029   fadd1_in0_r/register<17>
                                                       mux84/Z<16>655
                                                       fadd1_in0_r/register_16
    -------------------------------------------------  ---------------------------
    Total                                      5.915ns (1.092ns logic, 4.823ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r37/register_20 (FF)
  Destination:          fadd4_in0_r/register_20 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.907ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r37/register_20 to fadd4_in0_r/register_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y135.CQ     Tcko                  0.375   r37/register<20>
                                                       r37/register_20
    SLICE_X87Y106.C1     net (fanout=9)        4.347   r37/register<20>
    SLICE_X87Y106.C      Tilo                  0.086   r122/register<31>
                                                       mux501/Z<20>315
    SLICE_X91Y106.C6     net (fanout=1)        0.261   mux501/Z<20>315
    SLICE_X91Y106.C      Tilo                  0.086   mux501/Z<20>485
                                                       mux501/Z<20>401
    SLICE_X91Y106.D5     net (fanout=1)        0.188   mux501/Z<20>401
    SLICE_X91Y106.D      Tilo                  0.086   mux501/Z<20>485
                                                       mux501/Z<20>485
    SLICE_X91Y107.A6     net (fanout=1)        0.246   mux501/Z<20>485
    SLICE_X91Y107.A      Tilo                  0.086   fadd4_in0_r/register<21>
                                                       mux501/Z<20>571
    SLICE_X91Y107.B6     net (fanout=1)        0.117   mux501/Z<20>571
    SLICE_X91Y107.CLK    Tas                   0.029   fadd4_in0_r/register<21>
                                                       mux501/Z<20>655
                                                       fadd4_in0_r/register_20
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (0.748ns logic, 5.159ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r16/register_22 (FF)
  Destination:          fmul1_in0_rout_g1_22 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.903ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r16/register_22 to fmul1_in0_rout_g1_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y146.AQ     Tcko                  0.375   r16/register<22>
                                                       r16/register_22
    SLICE_X60Y138.D1     net (fanout=12)       3.984   r16/register<22>
    SLICE_X60Y138.D      Tilo                  0.086   fadd4/xilinx_fadd_i/blk00000003/sig00000319
                                                       mux667/Z<22>97
    SLICE_X60Y138.C6     net (fanout=1)        0.133   mux667/Z<22>97
    SLICE_X60Y138.C      Tilo                  0.086   fadd4/xilinx_fadd_i/blk00000003/sig00000319
                                                       mux667/Z<22>171
    SLICE_X63Y129.B5     net (fanout=1)        0.643   mux667/Z<22>171
    SLICE_X63Y129.B      Tilo                  0.086   fmul1_in0_rout_g1<22>
                                                       mux667/Z<22>257
    SLICE_X63Y129.D5     net (fanout=1)        0.354   mux667/Z<22>257
    SLICE_X63Y129.CLK    Tas                   0.156   fmul1_in0_rout_g1<22>
                                                       mux667/Z<22>3712
                                                       mux667/Z<22>371_f7
                                                       fmul1_in0_rout_g1_22
    -------------------------------------------------  ---------------------------
    Total                                      5.903ns (0.789ns logic, 5.114ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack:                  -3.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd3_in1_rout_g1_16 (FF)
  Destination:          fadd3_in1_r/register_16 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.896ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd3_in1_rout_g1_16 to fadd3_in1_r/register_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y140.BQ     Tcko                  0.375   fadd3_in1_rout_g1<17>
                                                       fadd3_in1_rout_g1_16
    SLICE_X47Y109.A6     net (fanout=1)        2.064   fadd3_in1_rout_g1<16>
    SLICE_X47Y109.A      Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<146>
                                                       mux312/Z<16>22
    SLICE_X62Y103.B6     net (fanout=1)        1.645   mux312/Z<16>22
    SLICE_X62Y103.B      Tilo                  0.086   mux312/Z<16>71
                                                       mux312/Z<16>71
    SLICE_X62Y103.A5     net (fanout=1)        0.204   mux312/Z<16>71
    SLICE_X62Y103.A      Tilo                  0.086   mux312/Z<16>71
                                                       mux312/Z<16>142
    SLICE_X63Y94.A6      net (fanout=1)        0.585   mux312/Z<16>142
    SLICE_X63Y94.A       Tilo                  0.086   r36_out_r<19>
                                                       mux312/Z<16>226
    SLICE_X63Y94.B6      net (fanout=1)        0.117   mux312/Z<16>226
    SLICE_X63Y94.B       Tilo                  0.086   r36_out_r<19>
                                                       mux312/Z<16>310
    SLICE_X62Y94.A6      net (fanout=1)        0.254   mux312/Z<16>310
    SLICE_X62Y94.A       Tilo                  0.086   fadd3_in1_r/register<17>
                                                       mux312/Z<16>396
    SLICE_X62Y94.B6      net (fanout=1)        0.135   mux312/Z<16>396
    SLICE_X62Y94.CLK     Tas                   0.001   fadd3_in1_r/register<17>
                                                       mux312/Z<16>480
                                                       fadd3_in1_r/register_16
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (0.892ns logic, 5.004ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s327 (FF)
  Destination:          fsub3_in1_rout_g1_7 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.887ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s327 to fsub3_in1_rout_g1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y133.BQ     Tcko                  0.375   s327
                                                       s327
    SLICE_X17Y103.C6     net (fanout=64)       3.049   s327
    SLICE_X17Y103.C      Tilo                  0.086   mux351/Z<7>12
                                                       mux351/Z<7>12
    SLICE_X13Y102.B5     net (fanout=1)        0.446   mux351/Z<7>12
    SLICE_X13Y102.B      Tilo                  0.086   mux350/Z<8>210
                                                       mux351/Z<7>210
    SLICE_X35Y101.C6     net (fanout=1)        0.783   mux351/Z<7>210
    SLICE_X35Y101.C      Tilo                  0.086   mux351/Z<7>380
                                                       mux351/Z<7>296
    SLICE_X35Y101.D5     net (fanout=1)        0.188   mux351/Z<7>296
    SLICE_X35Y101.D      Tilo                  0.086   mux351/Z<7>380
                                                       mux351/Z<7>380
    SLICE_X35Y105.C6     net (fanout=1)        0.399   mux351/Z<7>380
    SLICE_X35Y105.C      Tilo                  0.086   fsub3_in1_rout_g1<7>
                                                       mux351/Z<7>466
    SLICE_X35Y105.D5     net (fanout=1)        0.188   mux351/Z<7>466
    SLICE_X35Y105.CLK    Tas                   0.029   fsub3_in1_rout_g1<7>
                                                       mux351/Z<7>550
                                                       fsub3_in1_rout_g1_7
    -------------------------------------------------  ---------------------------
    Total                                      5.887ns (0.834ns logic, 5.053ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r26/register_31 (FF)
  Destination:          fadd1_in1_r/register_31 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.880ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r26/register_31 to fadd1_in1_r/register_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y131.AQ     Tcko                  0.375   r26/register<31>
                                                       r26/register_31
    SLICE_X55Y105.C6     net (fanout=10)       3.062   r26/register<31>
    SLICE_X55Y105.C      Tilo                  0.086   r41/register<3>
                                                       mux460/Z<31>142
    SLICE_X85Y99.C6      net (fanout=1)        1.265   mux460/Z<31>142
    SLICE_X85Y99.C       Tilo                  0.086   fadd2/xilinx_fadd_i/blk00000003/sig00000079
                                                       mux460/Z<31>226
    SLICE_X85Y99.D5      net (fanout=1)        0.188   mux460/Z<31>226
    SLICE_X85Y99.D       Tilo                  0.086   fadd2/xilinx_fadd_i/blk00000003/sig00000079
                                                       mux460/Z<31>310
    SLICE_X95Y99.C6      net (fanout=1)        0.429   mux460/Z<31>310
    SLICE_X95Y99.C       Tilo                  0.086   fadd1_in1_r/register<31>
                                                       mux460/Z<31>396
    SLICE_X95Y99.D5      net (fanout=1)        0.188   mux460/Z<31>396
    SLICE_X95Y99.CLK     Tas                   0.029   fadd1_in1_r/register<31>
                                                       mux460/Z<31>480
                                                       fadd1_in1_r/register_31
    -------------------------------------------------  ---------------------------
    Total                                      5.880ns (0.748ns logic, 5.132ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s134 (FF)
  Destination:          fadd1_in0_r/register_5 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.875ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s134 to fadd1_in0_r/register_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y106.DQ     Tcko                  0.375   s134
                                                       s134
    SLICE_X51Y85.D4      net (fanout=64)       2.084   s134
    SLICE_X51Y85.D       Tilo                  0.086   r98/register<15>
                                                       mux84/Z<5>76
    SLICE_X51Y85.C6      net (fanout=1)        0.119   mux84/Z<5>76
    SLICE_X51Y85.C       Tilo                  0.086   r98/register<15>
                                                       mux84/Z<5>147
    SLICE_X55Y68.D6      net (fanout=1)        1.383   mux84/Z<5>147
    SLICE_X55Y68.D       Tilo                  0.086   r85/register<7>
                                                       mux84/Z<5>231
    SLICE_X55Y68.C6      net (fanout=1)        0.119   mux84/Z<5>231
    SLICE_X55Y68.C       Tilo                  0.086   r85/register<7>
                                                       mux84/Z<5>315
    SLICE_X54Y67.C6      net (fanout=1)        0.248   mux84/Z<5>315
    SLICE_X54Y67.C       Tilo                  0.086   r34_out_r<11>
                                                       mux84/Z<5>401
    SLICE_X54Y67.D5      net (fanout=1)        0.210   mux84/Z<5>401
    SLICE_X54Y67.D       Tilo                  0.086   r34_out_r<11>
                                                       mux84/Z<5>485
    SLICE_X55Y65.C6      net (fanout=1)        0.518   mux84/Z<5>485
    SLICE_X55Y65.C       Tilo                  0.086   fadd1_in0_r/register<5>
                                                       mux84/Z<5>571
    SLICE_X55Y65.D5      net (fanout=1)        0.188   mux84/Z<5>571
    SLICE_X55Y65.CLK     Tas                   0.029   fadd1_in0_r/register<5>
                                                       mux84/Z<5>655
                                                       fadd1_in0_r/register_5
    -------------------------------------------------  ---------------------------
    Total                                      5.875ns (1.006ns logic, 4.869ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  -3.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s584 (FF)
  Destination:          fadd5_in1_rout_g1_4 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.864ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s584 to fadd5_in1_rout_g1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y125.DQ     Tcko                  0.375   s584
                                                       s584
    SLICE_X5Y110.D1      net (fanout=64)       2.969   s584
    SLICE_X5Y110.D       Tilo                  0.086   mux596/Z<4>12
                                                       mux596/Z<4>12
    SLICE_X8Y106.D6      net (fanout=1)        0.521   mux596/Z<4>12
    SLICE_X8Y106.D       Tilo                  0.086   r24/register<8>
                                                       mux596/Z<4>245
    SLICE_X19Y105.A6     net (fanout=1)        0.579   mux596/Z<4>245
    SLICE_X19Y105.A      Tilo                  0.086   mux596/Z<4>415
                                                       mux596/Z<4>331
    SLICE_X19Y105.B6     net (fanout=1)        0.117   mux596/Z<4>331
    SLICE_X19Y105.B      Tilo                  0.086   mux596/Z<4>415
                                                       mux596/Z<4>415
    SLICE_X29Y96.A6      net (fanout=1)        0.727   mux596/Z<4>415
    SLICE_X29Y96.A       Tilo                  0.086   fadd5_in1_rout_g1<5>
                                                       mux596/Z<4>501
    SLICE_X29Y96.B6      net (fanout=1)        0.117   mux596/Z<4>501
    SLICE_X29Y96.CLK     Tas                   0.029   fadd5_in1_rout_g1<5>
                                                       mux596/Z<4>585
                                                       fadd5_in1_rout_g1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (0.834ns logic, 5.030ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s118 (FF)
  Destination:          fsub1_in1_r/register_19 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.861ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s118 to fsub1_in1_r/register_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y114.BQ     Tcko                  0.375   s121
                                                       s118
    SLICE_X54Y102.B4     net (fanout=192)      1.970   s118
    SLICE_X54Y102.B      Tilo                  0.086   s731<1>
                                                       mux428/Z<19>52
    SLICE_X54Y102.A5     net (fanout=1)        0.204   mux428/Z<19>52
    SLICE_X54Y102.A      Tilo                  0.086   s731<1>
                                                       mux428/Z<19>116
    SLICE_X74Y99.C6      net (fanout=1)        0.910   mux428/Z<19>116
    SLICE_X74Y99.C       Tilo                  0.086   mux428/Z<19>280
                                                       mux428/Z<19>196
    SLICE_X74Y99.D5      net (fanout=1)        0.209   mux428/Z<19>196
    SLICE_X74Y99.D       Tilo                  0.086   mux428/Z<19>280
                                                       mux428/Z<19>280
    SLICE_X86Y94.A6      net (fanout=1)        0.866   mux428/Z<19>280
    SLICE_X86Y94.A       Tilo                  0.086   mux428/Z<19>450
                                                       mux428/Z<19>366
    SLICE_X86Y94.B6      net (fanout=1)        0.134   mux428/Z<19>366
    SLICE_X86Y94.B       Tilo                  0.086   mux428/Z<19>450
                                                       mux428/Z<19>450
    SLICE_X89Y94.C6      net (fanout=1)        0.374   mux428/Z<19>450
    SLICE_X89Y94.C       Tilo                  0.086   fsub1_in1_r/register<19>
                                                       mux428/Z<19>536
    SLICE_X89Y94.D5      net (fanout=1)        0.188   mux428/Z<19>536
    SLICE_X89Y94.CLK     Tas                   0.029   fsub1_in1_r/register<19>
                                                       mux428/Z<19>620
                                                       fsub1_in1_r/register_19
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (1.006ns logic, 4.855ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd5/xilinx_fadd_i/blk00000003/blk0000003d (FF)
  Destination:          r56/register_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd5/xilinx_fadd_i/blk00000003/blk0000003d to r56/register_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y114.DQ     Tcko                  0.375   fadd5_out<3>
                                                       fadd5/xilinx_fadd_i/blk00000003/blk0000003d
    SLICE_X64Y69.D3      net (fanout=39)       5.473   fadd5_out<3>
    SLICE_X64Y69.CLK     Tas                   0.007   r56/register<3>
                                                       mux733/Z<3>1
                                                       r56/register_3
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (0.382ns logic, 5.473ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r37/register_16 (FF)
  Destination:          fadd2_in0_r/register_16 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.854ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r37/register_16 to fadd2_in0_r/register_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y119.CQ     Tcko                  0.396   r37/register<16>
                                                       r37/register_16
    SLICE_X48Y108.B5     net (fanout=9)        1.900   r37/register<16>
    SLICE_X48Y108.B      Tilo                  0.086   r40/register<2>
                                                       mux208/Z<16>17
    SLICE_X51Y112.B4     net (fanout=1)        0.594   mux208/Z<16>17
    SLICE_X51Y112.B      Tilo                  0.086   r17_out_r<31>
                                                       mux208/Z<16>116
    SLICE_X65Y97.B6      net (fanout=1)        1.276   mux208/Z<16>116
    SLICE_X65Y97.B       Tilo                  0.086   mux538/Z<6>7
                                                       mux208/Z<16>196
    SLICE_X65Y97.A5      net (fanout=1)        0.188   mux208/Z<16>196
    SLICE_X65Y97.A       Tilo                  0.086   mux538/Z<6>7
                                                       mux208/Z<16>280
    SLICE_X69Y97.A6      net (fanout=1)        0.387   mux208/Z<16>280
    SLICE_X69Y97.A       Tilo                  0.086   r101/SR[31].shift_i/state<1>
                                                       mux208/Z<16>366
    SLICE_X69Y97.B6      net (fanout=1)        0.117   mux208/Z<16>366
    SLICE_X69Y97.B       Tilo                  0.086   r101/SR[31].shift_i/state<1>
                                                       mux208/Z<16>450
    SLICE_X71Y96.A6      net (fanout=1)        0.248   mux208/Z<16>450
    SLICE_X71Y96.A       Tilo                  0.086   fadd2_in0_r/register<17>
                                                       mux208/Z<16>536
    SLICE_X71Y96.B6      net (fanout=1)        0.117   mux208/Z<16>536
    SLICE_X71Y96.CLK     Tas                   0.029   fadd2_in0_r/register<17>
                                                       mux208/Z<16>620
                                                       fadd2_in0_r/register_16
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.027ns logic, 4.827ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  -3.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fsub2/xilinx_fsub_i/blk00000003/blk00000053 (FF)
  Destination:          r5/register_23 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.844ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fsub2/xilinx_fsub_i/blk00000003/blk00000053 to r5/register_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y125.AQ     Tcko                  0.396   fsub2_out<26>
                                                       fsub2/xilinx_fsub_i/blk00000003/blk00000053
    SLICE_X45Y143.C3     net (fanout=42)       4.349   fsub2_out<23>
    SLICE_X45Y143.CMUX   Tilo                  0.342   mux682/Mmux_Z_5_f715
                                                       mux682/Mmux_Z_615
                                                       mux682/Mmux_Z_5_f7_14
    SLICE_X24Y143.D6     net (fanout=1)        0.750   mux682/Mmux_Z_5_f715
    SLICE_X24Y143.CLK    Tas                   0.007   r5/register<23>
                                                       s682<3>151
                                                       r5/register_23
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (0.745ns logic, 5.099ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack:                  -3.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s325 (FF)
  Destination:          fadd2_in1_rout_g1_14 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.843ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s325 to fadd2_in1_rout_g1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y138.BQ     Tcko                  0.396   s325
                                                       s325
    SLICE_X12Y106.C3     net (fanout=64)       3.277   s325
    SLICE_X12Y106.C      Tilo                  0.086   mux350/Z<14>210
                                                       mux350/Z<14>126
    SLICE_X12Y106.D5     net (fanout=1)        0.210   mux350/Z<14>126
    SLICE_X12Y106.D      Tilo                  0.086   mux350/Z<14>210
                                                       mux350/Z<14>210
    SLICE_X13Y106.C6     net (fanout=1)        0.250   mux350/Z<14>210
    SLICE_X13Y106.C      Tilo                  0.086   mux350/Z<14>296
                                                       mux350/Z<14>296
    SLICE_X13Y106.B5     net (fanout=1)        0.582   mux350/Z<14>296
    SLICE_X13Y106.B      Tilo                  0.086   mux350/Z<14>296
                                                       mux350/Z<14>380
    SLICE_X24Y104.A6     net (fanout=1)        0.562   mux350/Z<14>380
    SLICE_X24Y104.A      Tilo                  0.086   fadd2_in1_rout_g1<15>
                                                       mux350/Z<14>466
    SLICE_X24Y104.B6     net (fanout=1)        0.135   mux350/Z<14>466
    SLICE_X24Y104.CLK    Tas                   0.001   fadd2_in1_rout_g1<15>
                                                       mux350/Z<14>550
                                                       fadd2_in1_rout_g1_14
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (0.827ns logic, 5.016ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s389 (FF)
  Destination:          fsub1_in1_rout_g1_19 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.837ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s389 to fsub1_in1_rout_g1_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y129.AQ      Tcko                  0.375   s389
                                                       s389
    SLICE_X5Y142.B3      net (fanout=64)       1.512   s389
    SLICE_X5Y142.B       Tilo                  0.086   r6/register<25>
                                                       mux408/Z<19>52
    SLICE_X5Y142.A5      net (fanout=1)        0.188   mux408/Z<19>52
    SLICE_X5Y142.A       Tilo                  0.086   r6/register<25>
                                                       mux408/Z<19>116
    SLICE_X12Y139.B6     net (fanout=1)        0.646   mux408/Z<19>116
    SLICE_X12Y139.B      Tilo                  0.086   mux408/Z<19>280
                                                       mux408/Z<19>196
    SLICE_X12Y139.C5     net (fanout=1)        0.328   mux408/Z<19>196
    SLICE_X12Y139.C      Tilo                  0.086   mux408/Z<19>280
                                                       mux408/Z<19>280
    SLICE_X35Y131.C6     net (fanout=1)        0.934   mux408/Z<19>280
    SLICE_X35Y131.C      Tilo                  0.086   mux408/Z<19>450
                                                       mux408/Z<19>366
    SLICE_X35Y131.D5     net (fanout=1)        0.188   mux408/Z<19>366
    SLICE_X35Y131.D      Tilo                  0.086   mux408/Z<19>450
                                                       mux408/Z<19>450
    SLICE_X55Y127.C6     net (fanout=1)        0.847   mux408/Z<19>450
    SLICE_X55Y127.C      Tilo                  0.086   fsub1_in1_rout_g1<19>
                                                       mux408/Z<19>536
    SLICE_X55Y127.D5     net (fanout=1)        0.188   mux408/Z<19>536
    SLICE_X55Y127.CLK    Tas                   0.029   fsub1_in1_rout_g1<19>
                                                       mux408/Z<19>620
                                                       fsub1_in1_rout_g1_19
    -------------------------------------------------  ---------------------------
    Total                                      5.837ns (1.006ns logic, 4.831ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  -3.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s325 (FF)
  Destination:          fadd2_in1_rout_g1_14 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.829ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s325 to fadd2_in1_rout_g1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y138.BQ     Tcko                  0.396   s325
                                                       s325
    SLICE_X6Y107.A6      net (fanout=64)       2.958   s325
    SLICE_X6Y107.A       Tilo                  0.086   mux282/Z<12>5
                                                       mux350/Z<14>12
    SLICE_X12Y106.D6     net (fanout=1)        0.515   mux350/Z<14>12
    SLICE_X12Y106.D      Tilo                  0.086   mux350/Z<14>210
                                                       mux350/Z<14>210
    SLICE_X13Y106.C6     net (fanout=1)        0.250   mux350/Z<14>210
    SLICE_X13Y106.C      Tilo                  0.086   mux350/Z<14>296
                                                       mux350/Z<14>296
    SLICE_X13Y106.B5     net (fanout=1)        0.582   mux350/Z<14>296
    SLICE_X13Y106.B      Tilo                  0.086   mux350/Z<14>296
                                                       mux350/Z<14>380
    SLICE_X24Y104.A6     net (fanout=1)        0.562   mux350/Z<14>380
    SLICE_X24Y104.A      Tilo                  0.086   fadd2_in1_rout_g1<15>
                                                       mux350/Z<14>466
    SLICE_X24Y104.B6     net (fanout=1)        0.135   mux350/Z<14>466
    SLICE_X24Y104.CLK    Tas                   0.001   fadd2_in1_rout_g1<15>
                                                       mux350/Z<14>550
                                                       fadd2_in1_rout_g1_14
    -------------------------------------------------  ---------------------------
    Total                                      5.829ns (0.827ns logic, 5.002ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  -2.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s391 (FF)
  Destination:          fsub1_in1_rout_g1_13 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.819ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s391 to fsub1_in1_rout_g1_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y129.DQ     Tcko                  0.375   s391
                                                       s391
    SLICE_X11Y120.D6     net (fanout=128)      0.959   s391
    SLICE_X11Y120.D      Tilo                  0.086   r2/register<11>
                                                       mux408/Z<13>17
    SLICE_X5Y121.A6      net (fanout=1)        0.491   mux408/Z<13>17
    SLICE_X5Y121.A       Tilo                  0.086   mux408/Z<5>52
                                                       mux408/Z<13>116
    SLICE_X3Y108.B6      net (fanout=1)        0.872   mux408/Z<13>116
    SLICE_X3Y108.B       Tilo                  0.086   fsub2/xilinx_fsub_i/blk00000003/sig000000cf
                                                       mux408/Z<13>196
    SLICE_X3Y108.C5      net (fanout=1)        0.574   mux408/Z<13>196
    SLICE_X3Y108.C       Tilo                  0.086   fsub2/xilinx_fsub_i/blk00000003/sig000000cf
                                                       mux408/Z<13>280
    SLICE_X4Y102.C6      net (fanout=1)        0.735   mux408/Z<13>280
    SLICE_X4Y102.C       Tilo                  0.086   mux408/Z<13>450
                                                       mux408/Z<13>366
    SLICE_X4Y102.D5      net (fanout=1)        0.210   mux408/Z<13>366
    SLICE_X4Y102.D       Tilo                  0.086   mux408/Z<13>450
                                                       mux408/Z<13>450
    SLICE_X15Y95.C6      net (fanout=1)        0.784   mux408/Z<13>450
    SLICE_X15Y95.C       Tilo                  0.086   fsub1_in1_rout_g1<13>
                                                       mux408/Z<13>536
    SLICE_X15Y95.D5      net (fanout=1)        0.188   mux408/Z<13>536
    SLICE_X15Y95.CLK     Tas                   0.029   fsub1_in1_rout_g1<13>
                                                       mux408/Z<13>620
                                                       fsub1_in1_rout_g1_13
    -------------------------------------------------  ---------------------------
    Total                                      5.819ns (1.006ns logic, 4.813ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s6 (FF)
  Destination:          fadd1_in0_rout_g1_20 (FF)
  Requirement:          2.857ns
  Data Path Delay:      5.818ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: s6 to fadd1_in0_rout_g1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y128.CQ     Tcko                  0.375   s6
                                                       s6
    SLICE_X29Y139.D6     net (fanout=64)       1.679   s6
    SLICE_X29Y139.D      Tilo                  0.086   mux39/Z<20>17
                                                       mux39/Z<20>17
    SLICE_X27Y143.A6     net (fanout=1)        0.676   mux39/Z<20>17
    SLICE_X27Y143.A      Tilo                  0.086   r36/register<28>
                                                       mux39/Z<20>116
    SLICE_X38Y141.C6     net (fanout=1)        0.593   mux39/Z<20>116
    SLICE_X38Y141.C      Tilo                  0.086   mux39/Z<20>280
                                                       mux39/Z<20>196
    SLICE_X38Y141.D5     net (fanout=1)        0.209   mux39/Z<20>196
    SLICE_X38Y141.D      Tilo                  0.086   mux39/Z<20>280
                                                       mux39/Z<20>280
    SLICE_X56Y135.B6     net (fanout=1)        1.025   mux39/Z<20>280
    SLICE_X56Y135.B      Tilo                  0.086   fadd4_out<21>
                                                       mux39/Z<20>366
    SLICE_X56Y135.A5     net (fanout=1)        0.204   mux39/Z<20>366
    SLICE_X56Y135.A      Tilo                  0.086   fadd4_out<21>
                                                       mux39/Z<20>450
    SLICE_X57Y134.B6     net (fanout=1)        0.239   mux39/Z<20>450
    SLICE_X57Y134.B      Tilo                  0.086   fadd1_in0_rout_g1<21>
                                                       mux39/Z<20>536
    SLICE_X57Y134.A5     net (fanout=1)        0.188   mux39/Z<20>536
    SLICE_X57Y134.CLK    Tas                   0.028   fadd1_in0_rout_g1<21>
                                                       mux39/Z<20>620
                                                       fadd1_in0_rout_g1_20
    -------------------------------------------------  ---------------------------
    Total                                      5.818ns (1.005ns logic, 4.813ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y31.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul2/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y35.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y32.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul2/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y36.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X1Y28.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd2/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd2/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X1Y53.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd3/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd3/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y56.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd4/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd4/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X1Y55.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd5/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd5/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X1Y52.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fsub1/xilinx_fsub_i/blk00000003/blk00000105/CLK
  Logical resource: fsub1/xilinx_fsub_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X1Y47.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fsub2/xilinx_fsub_i/blk00000003/blk00000105/CLK
  Logical resource: fsub2/xilinx_fsub_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y44.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fsub3/xilinx_fsub_i/blk00000003/blk00000105/CLK
  Logical resource: fsub3/xilinx_fsub_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y51.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul2/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul2/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y37.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y33.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y34.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd2/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd2/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y48.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd3/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd3/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y46.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd4/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd4/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y47.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd5/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd5/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y49.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fsub1/xilinx_fsub_i/blk00000003/blk0000009c/CLK
  Logical resource: fsub1/xilinx_fsub_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X1Y46.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 286 paths analyzed, 286 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_11 (FF)
  Destination:          fadd2_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_11 to fadd2_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y101.DQ     Tcko                  0.396   fadd2_out_r<11>
                                                       fadd2_out_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_out10_rdy_r (FF)
  Destination:          dct_out10_rdy_r
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_out10_rdy_r to dct_out10_rdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y91.AQ     Tcko                  0.396   dct_out10_rdy_r
                                                       dct_out10_rdy_r
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_out6_rdy_r (FF)
  Destination:          dct_out6_rdy_r
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_out6_rdy_r to dct_out6_rdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y100.AQ    Tcko                  0.396   dct_out6_rdy_r
                                                       dct_out6_rdy_r
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_27 (FF)
  Destination:          fadd3_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_27 to fadd3_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.DQ     Tcko                  0.396   fadd3_out_r<27>
                                                       fadd3_out_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_26 (FF)
  Destination:          fadd3_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_26 to fadd3_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.CQ     Tcko                  0.396   fadd3_out_r<27>
                                                       fadd3_out_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_25 (FF)
  Destination:          fadd3_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_25 to fadd3_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.BQ     Tcko                  0.396   fadd3_out_r<27>
                                                       fadd3_out_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_24 (FF)
  Destination:          fadd3_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_24 to fadd3_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y132.AQ     Tcko                  0.396   fadd3_out_r<27>
                                                       fadd3_out_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_3 (FF)
  Destination:          fsub1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_3 to fsub1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.DQ      Tcko                  0.396   fsub1_out_r<3>
                                                       fsub1_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_2 (FF)
  Destination:          fsub1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_2 to fsub1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.CQ      Tcko                  0.396   fsub1_out_r<3>
                                                       fsub1_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_1 (FF)
  Destination:          fsub1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_1 to fsub1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.BQ      Tcko                  0.396   fsub1_out_r<3>
                                                       fsub1_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_0 (FF)
  Destination:          fsub1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_0 to fsub1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y96.AQ      Tcko                  0.396   fsub1_out_r<3>
                                                       fsub1_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_3 (FF)
  Destination:          fadd3_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_3 to fadd3_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y102.DQ     Tcko                  0.396   fadd3_out_r<3>
                                                       fadd3_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_2 (FF)
  Destination:          fadd3_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_2 to fadd3_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y102.CQ     Tcko                  0.396   fadd3_out_r<3>
                                                       fadd3_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_1 (FF)
  Destination:          fadd3_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_1 to fadd3_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y102.BQ     Tcko                  0.396   fadd3_out_r<3>
                                                       fadd3_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_0 (FF)
  Destination:          fadd3_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_0 to fadd3_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y102.AQ     Tcko                  0.396   fadd3_out_r<3>
                                                       fadd3_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd1_out_r_23 (FF)
  Destination:          fadd1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd1_out_r_23 to fadd1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y117.DQ     Tcko                  0.396   fadd1_out_r<23>
                                                       fadd1_out_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd1_out_r_22 (FF)
  Destination:          fadd1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd1_out_r_22 to fadd1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y117.CQ     Tcko                  0.396   fadd1_out_r<23>
                                                       fadd1_out_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd1_out_r_21 (FF)
  Destination:          fadd1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd1_out_r_21 to fadd1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y117.BQ     Tcko                  0.396   fadd1_out_r<23>
                                                       fadd1_out_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd1_out_r_20 (FF)
  Destination:          fadd1_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd1_out_r_20 to fadd1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y117.AQ     Tcko                  0.396   fadd1_out_r<23>
                                                       fadd1_out_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_27 (FF)
  Destination:          fsub2_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_27 to fsub2_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y116.DQ     Tcko                  0.396   fsub2_out_r<27>
                                                       fsub2_out_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_26 (FF)
  Destination:          fsub2_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_26 to fsub2_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y116.CQ     Tcko                  0.396   fsub2_out_r<27>
                                                       fsub2_out_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_25 (FF)
  Destination:          fsub2_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_25 to fsub2_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y116.BQ     Tcko                  0.396   fsub2_out_r<27>
                                                       fsub2_out_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_24 (FF)
  Destination:          fsub2_out_r<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_24 to fsub2_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y116.AQ     Tcko                  0.396   fsub2_out_r<27>
                                                       fsub2_out_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_7 (FF)
  Destination:          fsub1_out_r<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_7 to fsub1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.DQ      Tcko                  0.396   fsub1_out_r<7>
                                                       fsub1_out_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_6 (FF)
  Destination:          fsub1_out_r<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_6 to fsub1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.CQ      Tcko                  0.396   fsub1_out_r<7>
                                                       fsub1_out_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_5 (FF)
  Destination:          fsub1_out_r<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_5 to fsub1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.BQ      Tcko                  0.396   fsub1_out_r<7>
                                                       fsub1_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub1_out_r_4 (FF)
  Destination:          fsub1_out_r<7>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub1_out_r_4 to fsub1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.AQ      Tcko                  0.396   fsub1_out_r<7>
                                                       fsub1_out_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_19 (FF)
  Destination:          fadd2_out_r<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_19 to fadd2_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y105.DQ     Tcko                  0.396   fadd2_out_r<19>
                                                       fadd2_out_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_18 (FF)
  Destination:          fadd2_out_r<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_18 to fadd2_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y105.CQ     Tcko                  0.396   fadd2_out_r<19>
                                                       fadd2_out_r_18
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_17 (FF)
  Destination:          fadd2_out_r<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_17 to fadd2_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y105.BQ     Tcko                  0.396   fadd2_out_r<19>
                                                       fadd2_out_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_16 (FF)
  Destination:          fadd2_out_r<19>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_16 to fadd2_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y105.AQ     Tcko                  0.396   fadd2_out_r<19>
                                                       fadd2_out_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd5_out_r_12 (FF)
  Destination:          fadd5_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd5_out_r_12 to fadd5_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y74.AQ       Tcko                  0.396   fadd5_out_r<15>
                                                       fadd5_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_10 (FF)
  Destination:          fadd2_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_10 to fadd2_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y101.CQ     Tcko                  0.396   fadd2_out_r<11>
                                                       fadd2_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_9 (FF)
  Destination:          fadd2_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_9 to fadd2_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y101.BQ     Tcko                  0.396   fadd2_out_r<11>
                                                       fadd2_out_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd2_out_r_8 (FF)
  Destination:          fadd2_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_8 to fadd2_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y101.AQ     Tcko                  0.396   fadd2_out_r<11>
                                                       fadd2_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_11 (FF)
  Destination:          fsub3_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_11 to fsub3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y77.DQ       Tcko                  0.396   fsub3_out_r<11>
                                                       fsub3_out_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_10 (FF)
  Destination:          fsub3_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_10 to fsub3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y77.CQ       Tcko                  0.396   fsub3_out_r<11>
                                                       fsub3_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_9 (FF)
  Destination:          fsub3_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_9 to fsub3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y77.BQ       Tcko                  0.396   fsub3_out_r<11>
                                                       fsub3_out_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_8 (FF)
  Destination:          fsub3_out_r<11>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_8 to fsub3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y77.AQ       Tcko                  0.396   fsub3_out_r<11>
                                                       fsub3_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_23 (FF)
  Destination:          fsub3_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_23 to fsub3_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y132.DQ      Tcko                  0.396   fsub3_out_r<23>
                                                       fsub3_out_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_22 (FF)
  Destination:          fsub3_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_22 to fsub3_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y132.CQ      Tcko                  0.396   fsub3_out_r<23>
                                                       fsub3_out_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_21 (FF)
  Destination:          fsub3_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_21 to fsub3_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y132.BQ      Tcko                  0.396   fsub3_out_r<23>
                                                       fsub3_out_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub3_out_r_20 (FF)
  Destination:          fsub3_out_r<23>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub3_out_r_20 to fsub3_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y132.AQ      Tcko                  0.396   fsub3_out_r<23>
                                                       fsub3_out_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_15 (FF)
  Destination:          fadd3_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_15 to fadd3_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.DQ       Tcko                  0.396   fadd3_out_r<15>
                                                       fadd3_out_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_14 (FF)
  Destination:          fadd3_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_14 to fadd3_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.CQ       Tcko                  0.396   fadd3_out_r<15>
                                                       fadd3_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_13 (FF)
  Destination:          fadd3_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_13 to fadd3_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.BQ       Tcko                  0.396   fadd3_out_r<15>
                                                       fadd3_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd3_out_r_12 (FF)
  Destination:          fadd3_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_12 to fadd3_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.396   fadd3_out_r<15>
                                                       fadd3_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_15 (FF)
  Destination:          fsub2_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_15 to fsub2_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.DQ       Tcko                  0.396   fsub2_out_r<15>
                                                       fsub2_out_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_14 (FF)
  Destination:          fsub2_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_14 to fsub2_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.CQ       Tcko                  0.396   fsub2_out_r<15>
                                                       fsub2_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_13 (FF)
  Destination:          fsub2_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_13 to fsub2_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.BQ       Tcko                  0.396   fsub2_out_r<15>
                                                       fsub2_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fsub2_out_r_12 (FF)
  Destination:          fsub2_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fsub2_out_r_12 to fsub2_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.AQ       Tcko                  0.396   fsub2_out_r<15>
                                                       fsub2_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd5_out_r_15 (FF)
  Destination:          fadd5_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd5_out_r_15 to fadd5_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y74.DQ       Tcko                  0.396   fadd5_out_r<15>
                                                       fadd5_out_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd5_out_r_14 (FF)
  Destination:          fadd5_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd5_out_r_14 to fadd5_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y74.CQ       Tcko                  0.396   fadd5_out_r<15>
                                                       fadd5_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fadd5_out_r_13 (FF)
  Destination:          fadd5_out_r<15>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd5_out_r_13 to fadd5_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y74.BQ       Tcko                  0.396   fadd5_out_r<15>
                                                       fadd5_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               dct_out21_rdy_r (FF)
  Destination:          dct_out21_rdy_r
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: dct_out21_rdy_r to dct_out21_rdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y79.CQ     Tcko                  0.396   dct_out21_rdy_r
                                                       dct_out21_rdy_r
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd1_out_r_7 (FF)
  Destination:          fadd1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd1_out_r_7 to fadd1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.DQ      Tcko                  0.375   fadd1_out_r<7>
                                                       fadd1_out_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd2_out_r_2 (FF)
  Destination:          fadd2_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_2 to fadd2_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y99.CQ      Tcko                  0.375   fadd2_out_r<3>
                                                       fadd2_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd2_out_r_1 (FF)
  Destination:          fadd2_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_1 to fadd2_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y99.BQ      Tcko                  0.375   fadd2_out_r<3>
                                                       fadd2_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd2_out_r_0 (FF)
  Destination:          fadd2_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_0 to fadd2_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y99.AQ      Tcko                  0.375   fadd2_out_r<3>
                                                       fadd2_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd2_out_r_3 (FF)
  Destination:          fadd2_out_r<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd2_out_r_3 to fadd2_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y99.DQ      Tcko                  0.375   fadd2_out_r<3>
                                                       fadd2_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd3_out_r_10 (FF)
  Destination:          fadd3_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_10 to fadd3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y85.CQ      Tcko                  0.375   fadd3_out_r<11>
                                                       fadd3_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd3_out_r_9 (FF)
  Destination:          fadd3_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_9 to fadd3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y85.BQ      Tcko                  0.375   fadd3_out_r<11>
                                                       fadd3_out_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd3_out_r_8 (FF)
  Destination:          fadd3_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_8 to fadd3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y85.AQ      Tcko                  0.375   fadd3_out_r<11>
                                                       fadd3_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fadd3_out_r_11 (FF)
  Destination:          fadd3_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fadd3_out_r_11 to fadd3_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y85.DQ      Tcko                  0.375   fadd3_out_r<11>
                                                       fadd3_out_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 15114  Score: 13478969  (Setup/Max: 13478969, Hold: 0)

Constraints cover 174804 paths, 0 nets, and 98724 connections

Design statistics:
   Minimum period:   6.003ns{1}   (Maximum frequency: 166.583MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep  4 13:52:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1058 MB



