// Seed: 2029654805
module module_0 #(
    parameter id_3 = 32'd42
) (
    input uwire id_0,
    input uwire id_1
);
  logic _id_3, id_4;
  logic [1 : id_3] id_5;
  ;
  id_6 :
  assert property (@(posedge ~id_1) id_0)
  else id_4[1] <= id_0 !== id_1;
  final begin : LABEL_0
    id_5 <= -1;
  end
  localparam id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wand id_10,
    output uwire id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri1 id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    input supply0 id_18,
    output tri0 id_19,
    input wire id_20,
    input wor id_21,
    input wire id_22,
    output wand id_23,
    output tri0 id_24,
    input tri1 id_25
    , id_45,
    output tri id_26,
    input supply1 id_27,
    output tri id_28
    , id_46,
    output wor id_29,
    input supply1 id_30,
    output wand id_31,
    input wor id_32,
    input wor id_33,
    input uwire id_34,
    input supply1 id_35,
    input tri id_36,
    output wand id_37,
    input supply0 id_38,
    output wor id_39,
    input tri0 id_40,
    input supply0 id_41,
    input wand id_42,
    input supply0 id_43
);
  assign id_26 = id_7 & 1;
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
