$date
	Mon Apr 13 21:20:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module onebitfullsubTB $end
$var wire 1 ! BorrowOut $end
$var wire 1 " Diff $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % BorrowIn $end
$scope module DUT $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( BorrowIn $end
$var wire 1 ! BorrowOut $end
$var wire 1 " Diff $end
$var wire 1 ) Diff1 $end
$var wire 1 * borrow1 $end
$var wire 1 + borrow2 $end
$scope module hs1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var reg 1 , Borrow $end
$var reg 1 - Diff $end
$upscope $end
$scope module hs2 $end
$var wire 1 ) A $end
$var wire 1 ( B $end
$var reg 1 . Borrow $end
$var reg 1 / Diff $end
$upscope $end
$upscope $end
$scope task initialize $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1.
1+
1/
1"
1%
1(
#15
0.
0+
1/
1"
1,
1*
1-
1)
0%
0(
1$
1'
#20
0/
0"
1%
1(
#25
0!
1/
1"
0,
0*
0%
0(
0$
0'
1#
1&
#30
0/
0"
1%
1(
#35
0/
0"
0-
0)
0%
0(
1$
1'
#40
1!
1.
1+
1/
1"
1%
1(
#45
