// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x100 ~
// 0x1ff : Memory 'A' (50 * 32b)
//         Word n : bit [31:0] - A[n]
// 0x200 ~
// 0x2ff : Memory 'B' (50 * 32b)
//         Word n : bit [31:0] - B[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XADDER5_AXILITES_ADDR_A_BASE 0x100
#define XADDER5_AXILITES_ADDR_A_HIGH 0x1ff
#define XADDER5_AXILITES_WIDTH_A     32
#define XADDER5_AXILITES_DEPTH_A     50
#define XADDER5_AXILITES_ADDR_B_BASE 0x200
#define XADDER5_AXILITES_ADDR_B_HIGH 0x2ff
#define XADDER5_AXILITES_WIDTH_B     32
#define XADDER5_AXILITES_DEPTH_B     50

