$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2987
b00000000 "
#3050
b00000000 "
#3051
b00000000 "
#3425
1!
#3950
b00000000 "
#4012
b00000000 "
#4013
b00000000 "
#5025
b00000000 "
#5087
b00000000 "
#5088
b00000000 "
#5575
0!
#6062
b00000000 "
#6125
b00000000 "
#6126
b00000000 "
#7437
b00000000 "
#7500
b00000000 "
#7501
b00000000 "
#8112
1!
#8600
b00000000 "
#8662
b00000000 "
#8663
b00000000 "
#9237
0!
#9975
b00000000 "
#10037
b00000000 "
#10038
b00000000 "
#11137
b00000000 "
#11200
b00000000 "
#11201
b00000000 "
#12437
b00000000 "
#12525
b00000001 "
#12526
b00000001 "
#13325
1!
#13450
b00000001 "
#13512
b00000001 "
#13513
b00000001 "
#14000
0!
#14525
b00000000 "
#14526
b00000000 "
