module extender(input logic [7:0] oper, output logic [15:0] out);
out = {8'b00000000,oper}
endmodule
