-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity main_main_Pipeline_VITIS_LOOP_167_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sub_ln535 : IN STD_LOGIC_VECTOR (5 downto 0);
    b_num_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_num_ce0 : OUT STD_LOGIC;
    b_num_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_num_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_num_ce1 : OUT STD_LOGIC;
    b_num_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_num_address2 : OUT STD_LOGIC_VECTOR (5 downto 0);
    b_num_ce2 : OUT STD_LOGIC;
    b_num_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_num_load_77 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_num_load_37 : IN STD_LOGIC_VECTOR (31 downto 0);
    b_num_load_38 : IN STD_LOGIC_VECTOR (31 downto 0);
    aux_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    aux_4_ce0 : OUT STD_LOGIC;
    aux_4_we0 : OUT STD_LOGIC;
    aux_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12738_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12738_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12738_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_12738_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12738_p_ce : OUT STD_LOGIC;
    grp_fu_4178_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4178_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4178_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_4178_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4178_p_ce : OUT STD_LOGIC;
    grp_fu_4185_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4185_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4185_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_4185_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4185_p_ce : OUT STD_LOGIC;
    grp_fu_4193_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4193_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4193_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4193_p_ce : OUT STD_LOGIC;
    grp_fu_4199_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4199_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4199_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_4199_p_ce : OUT STD_LOGIC;
    grp_fu_12742_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12742_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12742_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_12742_p_ce : OUT STD_LOGIC );
end;


architecture behav of main_main_Pipeline_VITIS_LOOP_167_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln167_fu_161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_61_reg_297 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter10_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter11_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter12_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter13_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter14_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter15_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal i_61_reg_297_pp0_iter16_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln170_16_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_16_reg_312_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_fu_221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_17_reg_322_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_332 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_332_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_332_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_332_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_332_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_332_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln170_reg_332_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal b_num_load_reg_337 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_num_load_3_reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_num_load_4_reg_347 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_i_i23_i_reg_352 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i30_i_reg_357 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i30_i_reg_357_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i30_i_reg_357_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i30_i_reg_357_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_1_i_i30_i_reg_357_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_2_i_i37_i_reg_362_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_fu_252_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_reg_367 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_reg_367_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_reg_367_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_135_reg_367_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_fu_259_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_reg_373 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_reg_373_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_reg_373_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_137_reg_373_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_fu_265_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_139_reg_379 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln171_7_fu_183_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln171_fu_210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_8_fu_237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln170_4_cast_fu_271_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_50 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln167_fu_167_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_61 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln171_6_fu_173_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln171_fu_177_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln170_fu_188_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln171_fu_200_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln171_4_fu_204_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln170_9_fu_215_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln171_2_fu_227_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln171_5_fu_231_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component main_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component main_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component main_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter16_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_50_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln167_fu_161_p2 = ap_const_lv1_0))) then 
                    i_fu_50 <= add_ln167_fu_167_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_50 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                i_61_reg_297_pp0_iter10_reg <= i_61_reg_297_pp0_iter9_reg;
                i_61_reg_297_pp0_iter11_reg <= i_61_reg_297_pp0_iter10_reg;
                i_61_reg_297_pp0_iter12_reg <= i_61_reg_297_pp0_iter11_reg;
                i_61_reg_297_pp0_iter13_reg <= i_61_reg_297_pp0_iter12_reg;
                i_61_reg_297_pp0_iter14_reg <= i_61_reg_297_pp0_iter13_reg;
                i_61_reg_297_pp0_iter15_reg <= i_61_reg_297_pp0_iter14_reg;
                i_61_reg_297_pp0_iter16_reg <= i_61_reg_297_pp0_iter15_reg;
                i_61_reg_297_pp0_iter2_reg <= i_61_reg_297_pp0_iter1_reg;
                i_61_reg_297_pp0_iter3_reg <= i_61_reg_297_pp0_iter2_reg;
                i_61_reg_297_pp0_iter4_reg <= i_61_reg_297_pp0_iter3_reg;
                i_61_reg_297_pp0_iter5_reg <= i_61_reg_297_pp0_iter4_reg;
                i_61_reg_297_pp0_iter6_reg <= i_61_reg_297_pp0_iter5_reg;
                i_61_reg_297_pp0_iter7_reg <= i_61_reg_297_pp0_iter6_reg;
                i_61_reg_297_pp0_iter8_reg <= i_61_reg_297_pp0_iter7_reg;
                i_61_reg_297_pp0_iter9_reg <= i_61_reg_297_pp0_iter8_reg;
                icmp_ln170_16_reg_312_pp0_iter10_reg <= icmp_ln170_16_reg_312_pp0_iter9_reg;
                icmp_ln170_16_reg_312_pp0_iter11_reg <= icmp_ln170_16_reg_312_pp0_iter10_reg;
                icmp_ln170_16_reg_312_pp0_iter2_reg <= icmp_ln170_16_reg_312_pp0_iter1_reg;
                icmp_ln170_16_reg_312_pp0_iter3_reg <= icmp_ln170_16_reg_312_pp0_iter2_reg;
                icmp_ln170_16_reg_312_pp0_iter4_reg <= icmp_ln170_16_reg_312_pp0_iter3_reg;
                icmp_ln170_16_reg_312_pp0_iter5_reg <= icmp_ln170_16_reg_312_pp0_iter4_reg;
                icmp_ln170_16_reg_312_pp0_iter6_reg <= icmp_ln170_16_reg_312_pp0_iter5_reg;
                icmp_ln170_16_reg_312_pp0_iter7_reg <= icmp_ln170_16_reg_312_pp0_iter6_reg;
                icmp_ln170_16_reg_312_pp0_iter8_reg <= icmp_ln170_16_reg_312_pp0_iter7_reg;
                icmp_ln170_16_reg_312_pp0_iter9_reg <= icmp_ln170_16_reg_312_pp0_iter8_reg;
                icmp_ln170_17_reg_322_pp0_iter10_reg <= icmp_ln170_17_reg_322_pp0_iter9_reg;
                icmp_ln170_17_reg_322_pp0_iter11_reg <= icmp_ln170_17_reg_322_pp0_iter10_reg;
                icmp_ln170_17_reg_322_pp0_iter12_reg <= icmp_ln170_17_reg_322_pp0_iter11_reg;
                icmp_ln170_17_reg_322_pp0_iter13_reg <= icmp_ln170_17_reg_322_pp0_iter12_reg;
                icmp_ln170_17_reg_322_pp0_iter14_reg <= icmp_ln170_17_reg_322_pp0_iter13_reg;
                icmp_ln170_17_reg_322_pp0_iter15_reg <= icmp_ln170_17_reg_322_pp0_iter14_reg;
                icmp_ln170_17_reg_322_pp0_iter2_reg <= icmp_ln170_17_reg_322_pp0_iter1_reg;
                icmp_ln170_17_reg_322_pp0_iter3_reg <= icmp_ln170_17_reg_322_pp0_iter2_reg;
                icmp_ln170_17_reg_322_pp0_iter4_reg <= icmp_ln170_17_reg_322_pp0_iter3_reg;
                icmp_ln170_17_reg_322_pp0_iter5_reg <= icmp_ln170_17_reg_322_pp0_iter4_reg;
                icmp_ln170_17_reg_322_pp0_iter6_reg <= icmp_ln170_17_reg_322_pp0_iter5_reg;
                icmp_ln170_17_reg_322_pp0_iter7_reg <= icmp_ln170_17_reg_322_pp0_iter6_reg;
                icmp_ln170_17_reg_322_pp0_iter8_reg <= icmp_ln170_17_reg_322_pp0_iter7_reg;
                icmp_ln170_17_reg_322_pp0_iter9_reg <= icmp_ln170_17_reg_322_pp0_iter8_reg;
                icmp_ln170_reg_332_pp0_iter2_reg <= icmp_ln170_reg_332;
                icmp_ln170_reg_332_pp0_iter3_reg <= icmp_ln170_reg_332_pp0_iter2_reg;
                icmp_ln170_reg_332_pp0_iter4_reg <= icmp_ln170_reg_332_pp0_iter3_reg;
                icmp_ln170_reg_332_pp0_iter5_reg <= icmp_ln170_reg_332_pp0_iter4_reg;
                icmp_ln170_reg_332_pp0_iter6_reg <= icmp_ln170_reg_332_pp0_iter5_reg;
                icmp_ln170_reg_332_pp0_iter7_reg <= icmp_ln170_reg_332_pp0_iter6_reg;
                mul_1_i_i30_i_reg_357_pp0_iter5_reg <= mul_1_i_i30_i_reg_357;
                mul_1_i_i30_i_reg_357_pp0_iter6_reg <= mul_1_i_i30_i_reg_357_pp0_iter5_reg;
                mul_1_i_i30_i_reg_357_pp0_iter7_reg <= mul_1_i_i30_i_reg_357_pp0_iter6_reg;
                mul_1_i_i30_i_reg_357_pp0_iter8_reg <= mul_1_i_i30_i_reg_357_pp0_iter7_reg;
                mul_2_i_i37_i_reg_362_pp0_iter10_reg <= mul_2_i_i37_i_reg_362_pp0_iter9_reg;
                mul_2_i_i37_i_reg_362_pp0_iter11_reg <= mul_2_i_i37_i_reg_362_pp0_iter10_reg;
                mul_2_i_i37_i_reg_362_pp0_iter12_reg <= mul_2_i_i37_i_reg_362_pp0_iter11_reg;
                mul_2_i_i37_i_reg_362_pp0_iter5_reg <= mul_2_i_i37_i_reg_362;
                mul_2_i_i37_i_reg_362_pp0_iter6_reg <= mul_2_i_i37_i_reg_362_pp0_iter5_reg;
                mul_2_i_i37_i_reg_362_pp0_iter7_reg <= mul_2_i_i37_i_reg_362_pp0_iter6_reg;
                mul_2_i_i37_i_reg_362_pp0_iter8_reg <= mul_2_i_i37_i_reg_362_pp0_iter7_reg;
                mul_2_i_i37_i_reg_362_pp0_iter9_reg <= mul_2_i_i37_i_reg_362_pp0_iter8_reg;
                tmp_135_reg_367 <= tmp_135_fu_252_p3;
                tmp_135_reg_367_pp0_iter10_reg <= tmp_135_reg_367_pp0_iter9_reg;
                tmp_135_reg_367_pp0_iter11_reg <= tmp_135_reg_367_pp0_iter10_reg;
                tmp_135_reg_367_pp0_iter9_reg <= tmp_135_reg_367;
                tmp_137_reg_373 <= tmp_137_fu_259_p3;
                tmp_137_reg_373_pp0_iter13_reg <= tmp_137_reg_373;
                tmp_137_reg_373_pp0_iter14_reg <= tmp_137_reg_373_pp0_iter13_reg;
                tmp_137_reg_373_pp0_iter15_reg <= tmp_137_reg_373_pp0_iter14_reg;
                tmp_139_reg_379 <= tmp_139_fu_265_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_61_reg_297 <= ap_sig_allocacmp_i_61;
                i_61_reg_297_pp0_iter1_reg <= i_61_reg_297;
                icmp_ln170_16_reg_312_pp0_iter1_reg <= icmp_ln170_16_reg_312;
                icmp_ln170_17_reg_322_pp0_iter1_reg <= icmp_ln170_17_reg_322;
                icmp_ln170_reg_332 <= icmp_ln170_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                b_num_load_3_reg_342 <= b_num_q1;
                b_num_load_4_reg_347 <= b_num_q0;
                b_num_load_reg_337 <= b_num_q2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln167_fu_161_p2 = ap_const_lv1_0))) then
                icmp_ln170_16_reg_312 <= icmp_ln170_16_fu_194_p2;
                icmp_ln170_17_reg_322 <= icmp_ln170_17_fu_221_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln170_16_reg_312_pp0_iter3_reg = ap_const_lv1_1))) then
                mul_1_i_i30_i_reg_357 <= grp_fu_4199_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln170_17_reg_322_pp0_iter3_reg = ap_const_lv1_1))) then
                mul_2_i_i37_i_reg_362 <= grp_fu_12742_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln170_reg_332_pp0_iter3_reg = ap_const_lv1_1))) then
                mul_i_i23_i_reg_352 <= grp_fu_4193_p_dout0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln167_fu_167_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_61) + unsigned(ap_const_lv3_1));
    add_ln170_9_fu_215_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_61) + unsigned(ap_const_lv3_6));
    add_ln170_fu_188_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_61) + unsigned(ap_const_lv3_7));
    add_ln171_4_fu_204_p2 <= std_logic_vector(unsigned(sub_ln535) + unsigned(sext_ln171_fu_200_p1));
    add_ln171_5_fu_231_p2 <= std_logic_vector(unsigned(sub_ln535) + unsigned(sext_ln171_2_fu_227_p1));
    add_ln171_fu_177_p2 <= std_logic_vector(unsigned(sub_ln535) + unsigned(zext_ln171_6_fu_173_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln167_fu_161_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln167_fu_161_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter16_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter16_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_61_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_50, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_61 <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_i_61 <= i_fu_50;
        end if; 
    end process;

    aux_4_address0 <= trunc_ln170_4_cast_fu_271_p1(3 - 1 downto 0);

    aux_4_ce0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
            aux_4_ce0 <= ap_const_logic_1;
        else 
            aux_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    aux_4_d0 <= tmp_139_reg_379;

    aux_4_we0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter17 = ap_const_logic_1))) then 
            aux_4_we0 <= ap_const_logic_1;
        else 
            aux_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    b_num_address0 <= zext_ln171_8_fu_237_p1(6 - 1 downto 0);
    b_num_address1 <= zext_ln171_fu_210_p1(6 - 1 downto 0);
    b_num_address2 <= zext_ln171_7_fu_183_p1(6 - 1 downto 0);

    b_num_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            b_num_ce0 <= ap_const_logic_1;
        else 
            b_num_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    b_num_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            b_num_ce1 <= ap_const_logic_1;
        else 
            b_num_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    b_num_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            b_num_ce2 <= ap_const_logic_1;
        else 
            b_num_ce2 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_12738_p_ce <= ap_const_logic_1;
    grp_fu_12738_p_din0 <= mul_i_i23_i_reg_352;
    grp_fu_12738_p_din1 <= ap_const_lv32_0;
    grp_fu_12738_p_opcode <= ap_const_lv2_0;
    grp_fu_12742_p_ce <= ap_const_logic_1;
    grp_fu_12742_p_din0 <= b_num_load_4_reg_347;
    grp_fu_12742_p_din1 <= b_num_load_38;
    grp_fu_4178_p_ce <= ap_const_logic_1;
    grp_fu_4178_p_din0 <= tmp_135_reg_367;
    grp_fu_4178_p_din1 <= mul_1_i_i30_i_reg_357_pp0_iter8_reg;
    grp_fu_4178_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_4185_p_ce <= ap_const_logic_1;
    grp_fu_4185_p_din0 <= tmp_137_reg_373;
    grp_fu_4185_p_din1 <= mul_2_i_i37_i_reg_362_pp0_iter12_reg;
    grp_fu_4185_p_opcode <= ap_const_lv2_0;
    grp_fu_4193_p_ce <= ap_const_logic_1;
    grp_fu_4193_p_din0 <= b_num_load_reg_337;
    grp_fu_4193_p_din1 <= b_num_load_77;
    grp_fu_4199_p_ce <= ap_const_logic_1;
    grp_fu_4199_p_din0 <= b_num_load_3_reg_342;
    grp_fu_4199_p_din1 <= b_num_load_37;
    icmp_ln167_fu_161_p2 <= "1" when (ap_sig_allocacmp_i_61 = ap_const_lv3_5) else "0";
    icmp_ln170_16_fu_194_p2 <= "1" when (unsigned(add_ln170_fu_188_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln170_17_fu_221_p2 <= "1" when (unsigned(add_ln170_9_fu_215_p2) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln170_fu_247_p2 <= "1" when (unsigned(i_61_reg_297) < unsigned(ap_const_lv3_3)) else "0";
        sext_ln171_2_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln170_9_fu_215_p2),6));

        sext_ln171_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln170_fu_188_p2),6));

    tmp_135_fu_252_p3 <= 
        grp_fu_12738_p_dout0 when (icmp_ln170_reg_332_pp0_iter7_reg(0) = '1') else 
        ap_const_lv32_0;
    tmp_137_fu_259_p3 <= 
        grp_fu_4178_p_dout0 when (icmp_ln170_16_reg_312_pp0_iter11_reg(0) = '1') else 
        tmp_135_reg_367_pp0_iter11_reg;
    tmp_139_fu_265_p3 <= 
        grp_fu_4185_p_dout0 when (icmp_ln170_17_reg_322_pp0_iter15_reg(0) = '1') else 
        tmp_137_reg_373_pp0_iter15_reg;
    trunc_ln170_4_cast_fu_271_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_61_reg_297_pp0_iter16_reg),64));
    zext_ln171_6_fu_173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_61),6));
    zext_ln171_7_fu_183_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_fu_177_p2),64));
    zext_ln171_8_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_5_fu_231_p2),64));
    zext_ln171_fu_210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_4_fu_204_p2),64));
end behav;
