// Seed: 3436277615
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3,
    output id_4
);
  defparam id_5.id_6 = 1;
  logic id_7;
  initial begin
    id_5 <= 1;
    id_4 <= 1;
  end
  assign id_5 = 1 + 1'b0;
  always @(*) begin
    @(posedge id_7);
    id_7 = 1;
    id_5 <= 1;
  end
  logic id_8;
endmodule
