rx_fifo_depth	,	V_67
"0x%08x\n"	,	L_5
ic_con	,	V_43
DW_IC_CLR_STOP_DET	,	V_118
dev	,	V_2
len	,	V_63
DW_IC_CLR_RX_UNDER	,	V_103
pm_runtime_put_autosuspend	,	F_33
"timeout waiting for bus ready\n"	,	L_8
tx_fifo_depth	,	V_32
i2c_get_adapdata	,	F_26
adapter	,	V_127
STATUS_READ_IN_PROGRESS	,	V_76
DW_IC_COMP_TYPE	,	V_25
EIO	,	V_87
wait_for_completion_interruptible_timeout	,	F_30
input_clock_khz	,	V_20
hcnt	,	V_21
i2c_adapter	,	V_88
rx_outstanding	,	V_71
"Unknown Synopsys component type: "	,	L_4
rx_valid	,	V_74
INIT_COMPLETION	,	F_29
DW_IC_FS_SCL_LCNT	,	V_31
abort_source	,	V_79
i2c_dw_xfer	,	F_25
"%s: invalid message length\n"	,	L_10
i2c_dw_read_clear_intrbits	,	F_36
IRQ_NONE	,	V_129
msgs_num	,	V_59
usleep_range	,	F_11
pm_runtime_mark_last_busy	,	F_32
mutex_unlock	,	F_34
swab32	,	F_4
intr_mask	,	V_52
DW_IC_RXFLR	,	V_68
cmd_err	,	V_94
DW_IC_SS_SCL_LCNT	,	V_29
b	,	V_9
"timeout in %sabling adapter\n"	,	L_1
stat	,	V_100
i2c_dw_read_comp_param	,	F_43
u8	,	T_2
i2c_dw_scl_lcnt	,	F_9
i	,	V_80
pm_runtime_get_sync	,	F_28
DW_IC_INTR_RX_FULL	,	V_131
tf	,	V_13
get_clk_rate_khz	,	V_24
buf	,	V_57
tx_limit	,	V_53
tLOW	,	V_15
DW_IC_CLR_INTR	,	V_133
mutex_lock	,	F_27
"dis"	,	L_3
"Fast-mode HCNT:LCNT = %d:%d\n"	,	L_7
DW_IC_CON	,	V_36
this_irq	,	V_123
DW_IC_INTR_RX_UNDER	,	V_102
DW_IC_CLR_START_DET	,	V_120
DW_IC_CLR_RX_OVER	,	V_105
i2c_dw_isr	,	F_37
DW_IC_TX_ARB_LOST	,	V_84
tx_buf	,	V_58
DW_IC_RX_TL	,	V_34
i2c_dw_read	,	F_22
dev_dbg	,	F_16
"Standard-mode HCNT:LCNT = %d:%d\n"	,	L_6
reg	,	V_23
ret	,	V_91
I2C_M_TEN	,	V_48
DW_IC_INTR_ACTIVITY	,	V_115
DW_IC_INTR_RX_OVER	,	V_104
DW_IC_ENABLE	,	V_18
ic_clk	,	V_11
ETIMEDOUT	,	V_40
DW_IC_TX_ABRT_GCALL_READ	,	V_86
name	,	V_128
DW_IC_CON_10BITADDR_MASTER	,	V_49
DW_IC_TX_ABRT_SOURCE	,	V_111
DW_IC_CLR_GEN_CALL	,	V_122
"%s: msgs: %d\n"	,	L_12
dw_writel	,	F_5
DW_IC_CLR_RD_REQ	,	V_109
DW_IC_CLR_TX_OVER	,	V_107
i2c_dw_disable	,	F_41
DW_IC_INTR_STOP_DET	,	V_117
timeout	,	V_17
dev_err	,	F_15
DW_IC_INTR_RD_REQ	,	V_108
DW_IC_SS_SCL_HCNT	,	V_28
DW_IC_CLR_RX_DONE	,	V_114
"%s: invalid target address\n"	,	L_9
BIT	,	F_21
tx_buf_len	,	V_56
rx_limit	,	V_54
STATUS_IDLE	,	V_95
DW_IC_INTR_STAT	,	V_101
DW_IC_INTR_TX_OVER	,	V_106
___constant_swab32	,	F_14
DW_IC_INTR_START_DET	,	V_119
accessor_flags	,	V_5
base	,	V_7
i2c_dw_init	,	F_13
ACCESS_SWAP	,	V_8
DW_IC_INTR_DEFAULT_MASK	,	V_50
cond	,	V_14
i2c_dw_xfer_init	,	F_18
msg_write_idx	,	V_44
HZ	,	V_97
enable	,	V_16
lock	,	V_92
i2c_dw_is_enabled	,	F_40
msgs	,	V_42
likely	,	F_31
ACCESS_16BIT	,	V_6
__i2c_dw_enable	,	F_10
"en"	,	L_2
dw_i2c_dev	,	V_1
IRQ_HANDLED	,	V_132
msg_read_idx	,	V_75
__func__	,	V_60
DW_IC_RAW_INTR_STAT	,	V_126
abort_sources	,	V_82
TIMEOUT	,	V_37
cmd	,	V_69
i2c_msg	,	V_41
status	,	V_64
ENODEV	,	V_27
flags	,	V_47
functionality	,	V_99
enabled	,	V_125
lcnt	,	V_22
i2c_dw_disable_int	,	F_42
DW_IC_DATA_CMD	,	V_72
for_each_set_bit	,	F_24
DW_IC_STATUS_ACTIVITY	,	V_39
u16	,	V_10
DW_IC_INTR_RX_DONE	,	V_113
dw_readl	,	F_1
DW_IC_STATUS	,	V_38
EAGAIN	,	V_85
DW_IC_INTR_TX_EMPTY	,	V_73
EINVAL	,	V_62
STATUS_WRITE_IN_PROGRESS	,	V_65
DW_IC_TXFLR	,	V_66
DW_IC_COMP_PARAM_1	,	V_134
complete	,	F_38
master_cfg	,	V_35
DW_IC_ENABLE_STATUS	,	V_19
num	,	V_90
DW_IC_CLR_TX_ABRT	,	V_112
DW_IC_INTR_MASK	,	V_51
u32	,	T_1
i2c_dw_clear_int	,	F_19
DW_IC_TAR	,	V_46
tx_aborted	,	V_130
offset	,	V_3
i2c_dw_wait_bus_not_busy	,	F_17
DW_IC_INTR_TX_ABRT	,	V_110
rx_buf	,	V_78
DW_IC_INTR_GEN_CALL	,	V_121
DW_IC_TX_TL	,	V_33
done	,	V_96
"%s:  %s enabled= 0x%x stat=0x%x\n"	,	L_14
EREMOTEIO	,	V_83
DW_IC_COMP_TYPE_VALUE	,	V_26
msg_err	,	V_61
rx_buf_len	,	V_77
"controller timed out\n"	,	L_13
DW_IC_FS_SCL_HCNT	,	V_30
i2c_dw_xfer_msg	,	F_20
adap	,	V_89
DW_IC_ERR_TX_ABRT	,	V_98
i2c_dw_enable	,	F_39
DW_IC_CLR_ACTIVITY	,	V_116
I2C_M_RD	,	V_70
readw	,	F_2
buf_len	,	V_55
addr	,	V_45
value	,	V_4
i2c_dw_func	,	F_35
readl	,	F_3
"%s: %s\n"	,	L_11
writel	,	F_7
i2c_dw_scl_hcnt	,	F_8
irqreturn_t	,	T_3
dev_warn	,	F_12
DW_IC_TX_ABRT_NOACK	,	V_81
i2c_dw_handle_tx_abort	,	F_23
dev_id	,	V_124
writew	,	F_6
tSYMBOL	,	V_12
cmd_complete	,	V_93
