// 4X1 MUX
module mux_four_one(y,i0,i1,i2,i3,s0,s1);
output y;
input i0,i1,i2,i3,s0,s1;


//logic equation for output
assign y = (~s1&~s0&i0)|(~s1&s0&i1)|(s1&~s0&i2)|(s0&s1&i3);

endmodule