/*
 * Device Tree for the MGCOGE Board from keymile.
 *
 * Copyright 2008 DENX Software Engineering GmbH
 *                Heiko Schocher <hs@denx.de>
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

/dts-v1/;
/ {
	model = "mgcoge";
	compatible = "fsl,mgcoge";
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		ethernet0 = &eth0;
		serial0 = &smc2;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8247@0 {
			device_type = "cpu";
			reg = <0>;
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <16384>;
			i-cache-size = <16384>;
			bus-frequency = <0>; /* Filled in by U-Boot */
			timebase-frequency = <0>; /* Filled in by U-Boot */
			clock-frequency = <0>; /* Filled in by U-Boot */
		};
	};

	localbus {
		compatible = "fsl,mgcoge-localbus",
		             "fsl,mpc8247-localbus",
		             "fsl,pq2-localbus";
		#address-cells = <2>;
		#size-cells = <1>;
		reg = <0xf0010100 0x40>;

		ranges = <0 0 0x50000000 0x20000000
			  1 0 0xfe000000 0x400000
			>; /* Filled in by U-Boot */

		flash@0,0 {
			compatible = "cfi-flash";
			reg = <0 0x0 0x400000>;
			#address-cells = <1>;
			#size-cells = <1>;
			bank-width = <1>;
			device-width = <1>;
			partition@0 {
				label = "u-boot";
				reg = <0 0x40000>;
			};
			partition@40000 {
				label = "env";
				reg = <0x40000 0x20000>;
			};
			partition@60000 {
				label = "user";
				reg = <0x60000 0x3a0000>;
			};
		};

		flash@1,0 {
			compatible = "cfi-flash";
			reg = <1 0x0 0x2000000>;
			#address-cells = <1>;
			#size-cells = <1>;
			bank-width = <2>;
			device-width = <2>;
			partition@0 {
				label = "cfg";
				reg = <0 0x2000000>;
			};
		};

	};

	memory {
		device_type = "memory";
		reg = <0 0>; /* Filled in by U-Boot */
	};

	soc@f0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "fsl,mpc8247", "fsl,pq2-soc";
		ranges = <0x00000000 0xf0000000 0x00053000>;
		reg = <0xf0000000 0x00053000>;

		cpm@119c0 {
			#address-cells = <1>;
			#size-cells = <1>;
			#interrupt-cells = <2>;
			compatible = "fsl,mpc8247-cpm", "fsl,cpm2";
			reg = <0x119c0 0x30>;
			ranges;

			muram {
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0 0x10000>;

				data@0 {
					compatible = "fsl,cpm-muram-data";
					reg = <0 0x1100 0x1100 0x40 0x8300 0x100 0x88fc 0x4>;
				};
			};

			brg@119f0 {
				compatible = "fsl,mpc8272-brg",
				             "fsl,cpm2-brg",
				             "fsl,cpm-brg";
				reg = <0x119f0 0x10 0x115f0 0x10>;
			};

			/* Monitor port/SMC2 */
			smc2: serial@11a90 {
				device_type = "serial";
				compatible = "fsl,mpc8247-smc-uart",
				             "cpm_uart",
				             "fsl,cpm2-smc-uart";
				model = "SMC";
				device-id = <2>;
				reg = <0x11a90 0x20 0x1100 0x40 0x88fc 0x4>;
				interrupts = <5 8>;
				interrupt-parent = <&PIC>;
				fsl,cpm-brg = <2>;
				fsl,cpm-command = <0x21200000>;
				current-speed = <115200>;
			};

			eth0: ethernet@11a60 {
				device_type = "network";
				compatible = "fsl,mpc8272-scc-enet",
				             "fsl,cpm2-scc-enet";
				device-id = <4>;
				reg = <0x11A60 0x20 0x8300 0x100>;
				mac-address = [ 00 00 00 00 00 00 ]; /* Filled in by U-Boot */
				interrupts = <0x2b 8>;
				interrupt-parent = <&PIC>;
				linux,network-index = <0>;
				fsl,cpm-command = <0xce00000>;
				fixed-link = <1 0 10 0 0>;
			};
		};

		PIC: interrupt-controller@10c00 {
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = <0x10c00 0x80>;
			compatible = "fsl,mpc8247-pic", "fsl,pq2-pic";
		};
	};
};
