// Seed: 559378085
module module_0 (
    output tri id_0,
    output wor id_1
    , id_4,
    output supply1 id_2
);
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wor   id_2,
    output logic id_3,
    output wire  id_4
);
  always @(*) begin
    id_3 <= id_0;
    id_1 <= id_0;
  end
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2 (
    input  wand id_0,
    input  tri1 id_1,
    input  wor  id_2,
    input  wire id_3,
    output tri1 id_4,
    output wire id_5
);
  initial assume (1);
  module_0(
      id_4, id_5, id_5
  );
endmodule
