// Seed: 4055233192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always if (id_4) id_4 = id_4;
  id_5(
      1 == id_1
  );
  wire id_6, id_7, id_8, id_9, id_10;
  module_0(
      id_2, id_6, id_10, id_9, id_9
  );
endmodule
