<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32650 Peripheral Driver API: gpio_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32650 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32650</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gpio__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gpio_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gpio__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_GPIO_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_GPIO_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__gpio__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ad64ed354f35ac607fc9568da4fd80337">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ad64ed354f35ac607fc9568da4fd80337">en</a>;                   </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a7069c7ef79cb8ed7cbdb976da926d1b7">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a7069c7ef79cb8ed7cbdb976da926d1b7">en_set</a>;               </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ac995db7c0c4a8ff5a6d0a143f2edfc66">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ac995db7c0c4a8ff5a6d0a143f2edfc66">en_clr</a>;               </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a41910a99859b77e93dfb49f207ef99a9">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a41910a99859b77e93dfb49f207ef99a9">out_en</a>;               </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a83d7a2fb776767d69622e20da64c6465">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a83d7a2fb776767d69622e20da64c6465">out_en_set</a>;           </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a8c6597473236ccc5991ce6d08aac993a">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a8c6597473236ccc5991ce6d08aac993a">out_en_clr</a>;           </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">out</a>;                  </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">   84</a></span>&#160;    __O  uint32_t <a class="code" href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">out_set</a>;              </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">   85</a></span>&#160;    __O  uint32_t <a class="code" href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">out_clr</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">   86</a></span>&#160;    __I  uint32_t <a class="code" href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">in</a>;                   </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a1962eb5eb942e1de49b9b4cff482a470">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a1962eb5eb942e1de49b9b4cff482a470">int_mode</a>;             </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aad301f9ef76445dec5ca71d750d0c0bf">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aad301f9ef76445dec5ca71d750d0c0bf">int_pol</a>;              </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a9465c419afe05aa1fb72a5ac19f43fb8">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a9465c419afe05aa1fb72a5ac19f43fb8">in_en</a>;                </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">int_en</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#acdb9bef766e5d0b611a870843775a4c7">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#acdb9bef766e5d0b611a870843775a4c7">int_en_set</a>;           </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ae02628ac5e7ce0363e4f44c609bd8b13">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ae02628ac5e7ce0363e4f44c609bd8b13">int_en_clr</a>;           </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a2bdfcae3e617d93ee178788949f22d4b">   93</a></span>&#160;    __I  uint32_t <a class="code" href="group__gpio__registers.html#a2bdfcae3e617d93ee178788949f22d4b">int_stat</a>;             </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __R  uint32_t rsv_0x44;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a419634313ef369ecc8a0a33d0b2cb3c9">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a419634313ef369ecc8a0a33d0b2cb3c9">int_clr</a>;              </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#affedcd0310ea8b53fcecb4538a47b550">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#affedcd0310ea8b53fcecb4538a47b550">wake_en</a>;              </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a63c8833a7905e360443c1802c3c9ca8d">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a63c8833a7905e360443c1802c3c9ca8d">wake_en_set</a>;          </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a3613071cf4f8a3e502a18ec7631584c9">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a3613071cf4f8a3e502a18ec7631584c9">wake_en_clr</a>;          </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __R  uint32_t rsv_0x58;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aaefe455980f3d65119c524ed6c820f9b">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aaefe455980f3d65119c524ed6c820f9b">int_dual_edge</a>;        </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a6ada7fb479e13cccf8f63ba51b31d230">  101</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a6ada7fb479e13cccf8f63ba51b31d230">pdpu_sel0</a>;            </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a32c2f6d95f27de32ba46a8bbe53b2f1c">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a32c2f6d95f27de32ba46a8bbe53b2f1c">pdpu_sel1</a>;            </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a70f7eea1dfd4344814fefa9ea71115d6">  103</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a70f7eea1dfd4344814fefa9ea71115d6">af_sel</a>;               </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aec150af158c54e9f5b61043e2609affd">  104</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aec150af158c54e9f5b61043e2609affd">af_sel_set</a>;           </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aee9d5ed877bd35b9a9b884585c78891e">  105</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aee9d5ed877bd35b9a9b884585c78891e">af_sel_clr</a>;           </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    __R  uint32_t rsv_0x74_0xaf[15];</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a590910eea9dafa0e3e5200ce8d51db70">  107</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a590910eea9dafa0e3e5200ce8d51db70">ds_sel0</a>;              </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a9ef859a4a5b896deddec879d56f41ea8">  108</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a9ef859a4a5b896deddec879d56f41ea8">ds_sel1</a>;              </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ad88bf49b067c948255ded28f8a303259">  109</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ad88bf49b067c948255ded28f8a303259">pssel</a>;                </div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    __R  uint32_t rsv_0xbc;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a8d5d18509b33e19dcdd4f5b63d269f90">  111</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a8d5d18509b33e19dcdd4f5b63d269f90">vssel</a>;                </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;} <a class="code" href="group__gpio__registers.html#structmxc__gpio__regs__t">mxc_gpio_regs_t</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* Register offsets for module GPIO */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga2dd795d5dc058c4442a19bd7cf1c7a9d">  121</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN                      ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gadb9cc9cd4c0a8a962581db3d8a324e22">  122</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN_SET                  ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaac082442a39bb364e9b2facef607e87d">  123</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN_CLR                  ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga39abe8ea9c9cca4c36569e24c1c1a955">  124</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_EN                  ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaca62cc1d87cd41857e1c64cc0af54a2f">  125</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_EN_SET              ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga69be75eb84cc5e5c86534aa6c69c27ce">  126</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_EN_CLR              ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gacedd52f61c661de1cfdb2ec550ce0f2b">  127</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT                     ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab4c80b1e1d756c951150c4c3d92fc10c">  128</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_SET                 ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab8d0414874e7a723126cb452a0e0eec4">  129</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_CLR                 ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gadd058220f09d4fa558eae6aa2577d210">  130</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_IN                      ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga7dbc040e78638b8f3c1b706583395bce">  131</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_MODE                ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf45e24dff8f4c63869c98683ffe3f7f1">  132</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_POL                 ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga9fefcf1855f78ea1d86bae79d8bd31d1">  133</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_IN_EN                   ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga8e43896a7dae653d606fc1b6ceae8d1e">  134</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_EN                  ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gae49adb067d0f0cbcfa1e617f849d2839">  135</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_EN_SET              ((uint32_t)0x00000038UL) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga2085b59188ee0fc2b18aea73712b1f4a">  136</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_EN_CLR              ((uint32_t)0x0000003CUL) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga568051a18cfeb923dd66174577d7e484">  137</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_STAT                ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga4e1bb5efe2d55931ad066985c5a5ff69">  138</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_CLR                 ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaed5b341948ea5cb2e0a15890c698ede4">  139</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WAKE_EN                 ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga872c82d804151dff57ae7b282471af68">  140</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WAKE_EN_SET             ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf93f122a8219b17479517bed53af0bdc">  141</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WAKE_EN_CLR             ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga8622f35f7d89141d2dbc4f18ef4e14b9">  142</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INT_DUAL_EDGE           ((uint32_t)0x0000005CUL) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaaa18af74098663ea29691e6496948b74">  143</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PDPU_SEL0               ((uint32_t)0x00000060UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga1f642dba630d091f42b7bb5558775cf4">  144</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PDPU_SEL1               ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gabd086c2d3d9e4ccde70f74f536710e97">  145</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_AF_SEL                  ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gad6edbeb28ea489f8022f6e747ee37504">  146</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_AF_SEL_SET              ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gacc0e90d14fe95bcce2f161345fa4f977">  147</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_AF_SEL_CLR              ((uint32_t)0x00000070UL) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga3889d22599079813dcad550dab6834cc">  148</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_DS_SEL0                 ((uint32_t)0x000000B0UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga3ca1e9abd3eaa6beeda74df4b1b25835">  149</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_DS_SEL1                 ((uint32_t)0x000000B4UL) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga03a5281be8bf7227d83c8c579f1c85c7">  150</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PSSEL                   ((uint32_t)0x000000B8UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga263d5b2fe4fa353b8ca726894799497d">  151</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_VSSEL                   ((uint32_t)0x000000C0UL) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n.html#ga6d74c8fc1b9a28951219d8fab67d678b">  161</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN_GPIO_EN_POS                      0 </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n.html#ga07c4593df5b48749f882b942164fb3b5">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN_GPIO_EN                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN_GPIO_EN_POS)) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n.html#ga10df8f1950aa07d835162dbaa2f543b4">  163</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN_GPIO_EN_ALTERNATE                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n.html#gab6a71028094ab09633528827f4a206c7">  164</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN_GPIO_EN_ALTERNATE                (MXC_V_GPIO_EN_GPIO_EN_ALTERNATE &lt;&lt; MXC_F_GPIO_EN_GPIO_EN_POS) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n.html#ga70ce7650a26b935cae6b4f5dbeb27b14">  165</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN_GPIO_EN_GPIO                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n.html#ga2168d84c4b49c7ec0656b34f43d6ac6b">  166</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN_GPIO_EN_GPIO                     (MXC_V_GPIO_EN_GPIO_EN_GPIO &lt;&lt; MXC_F_GPIO_EN_GPIO_EN_POS) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___s_e_t.html#gada7840a59f425dfbfbecb55e0a9e9f59">  178</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN_SET_GPIO_EN_SET_POS              0 </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___s_e_t.html#ga174ad50f3df700fad9c902330a10b847">  179</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN_SET_GPIO_EN_SET                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN_SET_GPIO_EN_SET_POS)) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___s_e_t.html#gad62529d0ee78061a6d19fca42160d33c">  180</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN_SET_GPIO_EN_SET_NO               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___s_e_t.html#gaf840e4e23c0829df4497b6ba92a571a0">  181</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN_SET_GPIO_EN_SET_NO               (MXC_V_GPIO_EN_SET_GPIO_EN_SET_NO &lt;&lt; MXC_F_GPIO_EN_SET_GPIO_EN_SET_POS) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___s_e_t.html#gaa2c805991eebfb5793e4fba291cefd02">  182</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN_SET_GPIO_EN_SET_SET              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___s_e_t.html#ga02eb342631aa6e37d6a811b13e85ddbe">  183</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN_SET_GPIO_EN_SET_SET              (MXC_V_GPIO_EN_SET_GPIO_EN_SET_SET &lt;&lt; MXC_F_GPIO_EN_SET_GPIO_EN_SET_POS) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___c_l_r.html#gad88daec39af2c54fede1db5acce22e06">  195</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN_CLR_GPIO_EN_CLR_POS              0 </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___c_l_r.html#ga5cc7ec8a1b7a765a4e1b0a9eeeaa9cea">  196</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN_CLR_GPIO_EN_CLR                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN_CLR_GPIO_EN_CLR_POS)) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___c_l_r.html#gaaf9f85cf5375370a9d7455ee88c705cc">  197</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN_CLR_GPIO_EN_CLR_NO               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___c_l_r.html#ga6bef065452aafdc07edf898b44c07834">  198</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN_CLR_GPIO_EN_CLR_NO               (MXC_V_GPIO_EN_CLR_GPIO_EN_CLR_NO &lt;&lt; MXC_F_GPIO_EN_CLR_GPIO_EN_CLR_POS) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___c_l_r.html#ga68134fae75c2f8e5c76e646ecf500bf7">  199</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN_CLR_GPIO_EN_CLR_CLEAR            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n___c_l_r.html#gac76e83405c9496206223390bb19115f2">  200</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN_CLR_GPIO_EN_CLR_CLEAR            (MXC_V_GPIO_EN_CLR_GPIO_EN_CLR_CLEAR &lt;&lt; MXC_F_GPIO_EN_CLR_GPIO_EN_CLR_POS) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga2fdeff86005b15b94ac6a18c356cb771">  211</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS              0 </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga128fd3b7e7444ae5cf4eced2dee7e718">  212</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_GPIO_OUT_EN                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS)) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga1ac90f34f16339f706636d6e5d3e9a27">  213</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_DIS              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga33a93366522841a6a88c08b8a14fd977">  214</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_GPIO_OUT_EN_DIS              (MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_DIS &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#ga2c1a12174106b1b519fb63846126b4a1">  215</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_EN               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n.html#gaf5b5c65a8d501bdd16dbf1a131ebe9d5">  216</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_GPIO_OUT_EN_EN               (MXC_V_GPIO_OUT_EN_GPIO_OUT_EN_EN &lt;&lt; MXC_F_GPIO_OUT_EN_GPIO_OUT_EN_POS) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#ga0af9bb334541b250dcc68a19f3f79198">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_POS      0 </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#ga667bb5b0d99f16e7013ede4eea7c9f5e">  229</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_POS)) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#ga49566ce637693a78b275d31e4dbc76f3">  230</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#ga86c7a580f3c611d5868fbbba90d8d72d">  231</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_NO       (MXC_V_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_NO &lt;&lt; MXC_F_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_POS) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#ga7f5763d9e0be4c36f23effc1c7ba2915">  232</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_SET      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___s_e_t.html#gac834adb3beb7e70a8db621eefe02ca9e">  233</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_SET      (MXC_V_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_SET &lt;&lt; MXC_F_GPIO_OUT_EN_SET_GPIO_OUT_EN_SET_POS) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#gaabe42eaafb345d140421152d7455b4d6">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_POS      0 </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#ga2ce0d00711459b2d7201b16bc3c75f87">  246</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_POS)) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#ga261b18d7490d4600b18930638f53a3d9">  247</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#ga6224fc93f8136c89f6eedee808ffc2e2">  248</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_NO       (MXC_V_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_NO &lt;&lt; MXC_F_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_POS) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#ga03a152aee3c98b5fd78ecc8de6aefbcb">  249</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_CLEAR    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___e_n___c_l_r.html#ga884a5c1bbee0db09d96cf2eeb678193e">  250</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_CLEAR    (MXC_V_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_CLEAR &lt;&lt; MXC_F_GPIO_OUT_EN_CLR_GPIO_OUT_EN_CLR_POS) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#gac4fab39a1a698b572f8d168ce195a7b0">  262</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_GPIO_OUT_POS                    0 </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga6c818e902ab9cc94006b0d8e854ac83c">  263</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_GPIO_OUT                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS)) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga49c5cb2a9bea00ef5c93f8e0d1181341">  264</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_GPIO_OUT_LOW                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga942cbf531303a8a158225a34ea6a31a2">  265</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_GPIO_OUT_LOW                    (MXC_V_GPIO_OUT_GPIO_OUT_LOW &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#gac39c2062974b8158195592699626e109">  266</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_GPIO_OUT_HIGH                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga9d390b39684e0cafbaf219c0f1a97261">  267</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_GPIO_OUT_HIGH                   (MXC_V_GPIO_OUT_GPIO_OUT_HIGH &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#gaa82f721e63b00f2f41f4934c86484297">  279</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS            0 </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga5a9cc6a352f23b5977dc0c231424742c">  280</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS)) </span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga2cf923a86445b99706c58de44a71221b">  281</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga0f9bbb99248d10768ce95b527f5e2f47">  282</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_NO             (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga8374c6d6ca12d6ccec1084a45b66372a">  283</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga350556688902ab8d7e91f0f8bdb39701">  284</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_SET            (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#gaea49754bc59ac193ee602547333d0733">  296</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS            0 </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#ga34be6b2874b6a6c8bfc01185e3583a12">  297</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS)) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#ga81f205fa5e26d577064d498cea51df45">  298</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_CLR_GPIO_OUT_CLR_NO             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#ga2af86b32840aa12f483e5062c1c0c0aa">  299</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_CLR_GPIO_OUT_CLR_NO             (MXC_V_GPIO_OUT_CLR_GPIO_OUT_CLR_NO &lt;&lt; MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#ga78f2b0a2693b32bd333f7a0f467230ab">  300</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_CLR_GPIO_OUT_CLR_CLEAR          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#ga4d3e6c42d13e74a5c8c5268e6c79b6d5">  301</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_CLR_GPIO_OUT_CLR_CLEAR          (MXC_V_GPIO_OUT_CLR_GPIO_OUT_CLR_CLEAR &lt;&lt; MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga0e6c50f7f11dde5324b45d67f113c0cb">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_GPIO_IN_POS                      0 </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga7a8581225a93489013e9f7b8461659e3">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_GPIO_IN                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_IN_GPIO_IN_POS)) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#gad02a2868e3b516d0587e84007d8737cc">  314</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_IN_GPIO_IN_LOW                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga0420d361ea1ac7625fa14b145e27bb2c">  315</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_IN_GPIO_IN_LOW                      (MXC_V_GPIO_IN_GPIO_IN_LOW &lt;&lt; MXC_F_GPIO_IN_GPIO_IN_POS) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#gaa5aefaeeac22c250472baa983f925e5f">  316</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_IN_GPIO_IN_HIGH                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga35abfb36b04f80831c0dbde3faf754a8">  317</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_IN_GPIO_IN_HIGH                     (MXC_V_GPIO_IN_GPIO_IN_HIGH &lt;&lt; MXC_F_GPIO_IN_GPIO_IN_POS) </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d_e.html#gaf263bbf0c92a31c8fe556dffb125ab31">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_MODE_GPIO_INT_MODE_POS          0 </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d_e.html#ga3bd00979f71fbc3f5e5ff17680e6cf40">  329</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_MODE_GPIO_INT_MODE              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_MODE_GPIO_INT_MODE_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d_e.html#gaa0170e924b4bf48caa8c9eb72d12a884">  330</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_MODE_GPIO_INT_MODE_LEVEL        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d_e.html#ga7ef98e39ae5329df6f6ceed43bf379a9">  331</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_MODE_GPIO_INT_MODE_LEVEL        (MXC_V_GPIO_INT_MODE_GPIO_INT_MODE_LEVEL &lt;&lt; MXC_F_GPIO_INT_MODE_GPIO_INT_MODE_POS) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d_e.html#ga3ed2136526761c8d0aa3a4e292ab97bd">  332</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_MODE_GPIO_INT_MODE_EDGE         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___m_o_d_e.html#ga603b13be65340a9de11140025f38a351">  333</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_MODE_GPIO_INT_MODE_EDGE         (MXC_V_GPIO_INT_MODE_GPIO_INT_MODE_EDGE &lt;&lt; MXC_F_GPIO_INT_MODE_GPIO_INT_MODE_POS) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gaf7642a4e46009fb784b10a5b5ed9323f">  344</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS            0 </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gaed925beb749458f2b39448721525758c">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_POL_GPIO_INT_POL                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS)) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#ga5573663abbd9dcab76d3bcd30cfbb10a">  346</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_POL_GPIO_INT_POL_FALLING        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gab365d25bafd5f200e171292be98acb82">  347</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_POL_GPIO_INT_POL_FALLING        (MXC_V_GPIO_INT_POL_GPIO_INT_POL_FALLING &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#gab2cf1b7bbc7c088eaa3bba0b00297d46">  348</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_POL_GPIO_INT_POL_RISING         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___p_o_l.html#ga339580e5912389cbbe0de2818a3781b5">  349</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_POL_GPIO_INT_POL_RISING         (MXC_V_GPIO_INT_POL_GPIO_INT_POL_RISING &lt;&lt; MXC_F_GPIO_INT_POL_GPIO_INT_POL_POS) </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#gaf9258e3f1a0f2c06f873d9fd44cb97a1">  359</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS                0 </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga59f6dc00fcb471e0bf836ae2b05044dc">  360</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_EN_GPIO_IN_EN                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS)) </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga63d87bbf00e13f398d9cca41c32be962">  361</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_IN_EN_GPIO_IN_EN_DIS                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga095fbbc2a2535efa7c87584cc4398172">  362</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_IN_EN_GPIO_IN_EN_DIS                (MXC_V_GPIO_IN_EN_GPIO_IN_EN_DIS &lt;&lt; MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga2499d6208c11970537974121c56747fa">  363</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_IN_EN_GPIO_IN_EN_EN                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n___e_n.html#ga0ec72103964ad08ada80899cd2f89da5">  364</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_IN_EN_GPIO_IN_EN_EN                 (MXC_V_GPIO_IN_EN_GPIO_IN_EN_EN &lt;&lt; MXC_F_GPIO_IN_EN_GPIO_IN_EN_POS) </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#gab9600d31b81f25d1097809c22bb0a754">  375</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS              0 </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#gabc277cf79371a75eaaecbc41a7793355">  376</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_GPIO_INT_EN                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS)) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#ga7cf45430acd0def6b5bacfaf7694c04e">  377</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_GPIO_INT_EN_DIS              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#ga47d53db9b65138db6de6eae593d63f06">  378</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_GPIO_INT_EN_DIS              (MXC_V_GPIO_INT_EN_GPIO_INT_EN_DIS &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#ga2e4fd708b7eb3f52797d0cc194794663">  379</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_GPIO_INT_EN_EN               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n.html#gab37a3fef5ee5cb3a378cf9957c94d6c0">  380</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_GPIO_INT_EN_EN               (MXC_V_GPIO_INT_EN_GPIO_INT_EN_EN &lt;&lt; MXC_F_GPIO_INT_EN_GPIO_INT_EN_POS) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#gacecfa7f7ded9473ee9d4c2b21ac66836">  392</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS      0 </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#gaf292bd963c3b83708f565a835a121962">  393</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS)) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga3315651bea00d1fb49355b2a12a1abd4">  394</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga9bfca6180d6bd4fb672fb887cdf938a6">  395</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO       (MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_NO &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga030fc5712481ba967818df90c32382e4">  396</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___s_e_t.html#ga04b91301fae7574614fb105fef7806c7">  397</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET      (MXC_V_GPIO_INT_EN_SET_GPIO_INT_EN_SET_SET &lt;&lt; MXC_F_GPIO_INT_EN_SET_GPIO_INT_EN_SET_POS) </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#gaef43aa0436a24603edd3d8cb00a31dbf">  409</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS      0 </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga11fff0baf6506d123f56c7e896145a87">  410</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS)) </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga34eb73b689d0fa3d8c61b89b99aeb9de">  411</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga4ea55c1e91914e348e26e7fceb38877e">  412</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO       (MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_NO &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS) </span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga51f34696244b971a31ea29bb2b223b44">  413</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___e_n___c_l_r.html#ga822f66f49a20ea6c09dad7111ef75967">  414</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR    (MXC_V_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_CLEAR &lt;&lt; MXC_F_GPIO_INT_EN_CLR_GPIO_INT_EN_CLR_POS) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#ga4a8896dc4ff31fcb30da5f5786f9ac1c">  425</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS          0 </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#ga4d187137bc92866c6f44d40c0461585e">  426</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_STAT_GPIO_INT_STAT              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS)) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gaf4d8ab951557571cb797b709ce85a2be">  427</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_NO           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gaa39d8238bcdb20670a9b4366f5ed2c70">  428</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_STAT_GPIO_INT_STAT_NO           (MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_NO &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS) </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gab8b0dbf75669f89c7608d89a39e61076">  429</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_PENDING      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___s_t_a_t.html#gac09f0f3897bbaa498d35c5f2f9b4a711">  430</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_STAT_GPIO_INT_STAT_PENDING      (MXC_V_GPIO_INT_STAT_GPIO_INT_STAT_PENDING &lt;&lt; MXC_F_GPIO_INT_STAT_GPIO_INT_STAT_POS) </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#ga4c05c5ed51fe47093f885f8d68db4139">  442</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_CLR_GPIO_INT_CLR_POS            0 </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#ga6218d3d2c854c613eb75701183d9d761">  443</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_CLR_GPIO_INT_CLR                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_CLR_GPIO_INT_CLR_POS)) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#ga9aa80eb8bdf00158e1586dbf3ca1de68">  444</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_CLR_GPIO_INT_CLR_NO             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#gadc73631b9dd8401b77e97f8e2c8da321">  445</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_CLR_GPIO_INT_CLR_NO             (MXC_V_GPIO_INT_CLR_GPIO_INT_CLR_NO &lt;&lt; MXC_F_GPIO_INT_CLR_GPIO_INT_CLR_POS) </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#ga7c4c579f404b1a25345de2fedb3b33f9">  446</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_CLR_GPIO_INT_CLR_CLEAR          ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___c_l_r.html#gaf7a64752145e772b10af7915030b064d">  447</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_CLR_GPIO_INT_CLR_CLEAR          (MXC_V_GPIO_INT_CLR_GPIO_INT_CLR_CLEAR &lt;&lt; MXC_F_GPIO_INT_CLR_GPIO_INT_CLR_POS) </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga5f1e01a7c85aac4c7bcf47fe73035a5d">  458</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS            0 </span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga11c66804493d7552a082b6649e2d8d24">  459</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS)) </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga4c4b3f87ac89adc1be55663ebda38b6c">  460</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga6d0186952c5df60dc25f3efc6734b4e0">  461</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS            (MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_DIS &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS) </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#ga72b884817720a5cc27a01561b37d9712">  462</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_EN             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n.html#gafc48f2b7bb177640b2781324d548e2f5">  463</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_GPIO_WAKE_EN_EN             (MXC_V_GPIO_WAKE_EN_GPIO_WAKE_EN_EN &lt;&lt; MXC_F_GPIO_WAKE_EN_GPIO_WAKE_EN_POS) </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#ga44b339b9fde3f9ec4b3cbe3cd8aedd28">  475</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_POS    0 </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#gaf22977fec16fbf5e523a627af29a5d53">  476</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_POS)) </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#gaf48a0a2dd09dfec5f340539caec3adc0">  477</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_NO     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#ga94be05d08ae7fc8d1e0db68a8e7ff8a5">  478</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_NO     (MXC_V_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_NO &lt;&lt; MXC_F_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_POS) </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#gad2ca60aa8e57dbc5884e69055a1d54ec">  479</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_SET    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___s_e_t.html#ga99b97d0d8bfa4afaa374f9c45af7d90c">  480</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_SET    (MXC_V_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_SET &lt;&lt; MXC_F_GPIO_WAKE_EN_SET_GPIO_WAKE_EN_SET_POS) </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#ga0be6313a4b3dd59f1c42182c99a107ce">  492</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_POS    0 </span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#gacbcf407393172ff6bec59fe44a86980d">  493</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_POS)) </span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#gaba0738e6297b376c7028ef87553e1b2c">  494</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_NO     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#gada59031d1287e2478d7e90db1fe281d8">  495</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_NO     (MXC_V_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_NO &lt;&lt; MXC_F_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_POS) </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#gae1742f6476f898b63839384e6385ee77">  496</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_CLEAR  ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_a_k_e___e_n___c_l_r.html#gae07469a99d4b45deb98ca801aca97ff5">  497</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_CLEAR  (MXC_V_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_CLEAR &lt;&lt; MXC_F_GPIO_WAKE_EN_CLR_GPIO_WAKE_EN_CLR_POS) </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#gad858c9975958376ca05f4fa61799f616">  508</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS 0 </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#ga2da4065b2dda907deb9d2667e6a563d5">  509</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS)) </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#ga5cb1e1b246cf12d4968482dee154c410">  510</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#gabda1d70e4894aa5f1b9fbf92feeb5ee3">  511</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO (MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_NO &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS) </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#ga44812a7d7b756f44be8baf9b897dd9e1">  512</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_DUAL ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t___d_u_a_l___e_d_g_e.html#gabffdaf1b7f813175025d4f400abf3907">  513</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_DUAL (MXC_V_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_DUAL &lt;&lt; MXC_F_GPIO_INT_DUAL_EDGE_GPIO_INT_DUAL_EDGE_POS) </span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l0.html#gaea78e2dc7ddf0ef3f16d008afc79966e">  524</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_POS        0 </span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l0.html#ga786eb351b99dca9e3ff183fe0b069a08">  525</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0            ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_POS)) </span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l0.html#gad85c66f79a905171a99c3c5147634aff">  526</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_IMPEDANCE  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l0.html#ga804eb40d061b24c1b1990f97c446e364">  527</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_IMPEDANCE  (MXC_V_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_IMPEDANCE &lt;&lt; MXC_F_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_POS) </span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l0.html#ga6a3ddbfbd139a1b78b91a243c773f9c1">  528</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_PU         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l0.html#gab837fdd32ef96a09b42757a53e02ef63">  529</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_PU         (MXC_V_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_PU &lt;&lt; MXC_F_GPIO_PDPU_SEL0_GPIO_PDPU_SEL0_POS) </span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l1.html#gaca74edf9a0fbb5b309e9e29e29abd62f">  540</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_POS        0 </span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l1.html#ga3bbeb1e0bdef38d97d7c89356508380a">  541</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1            ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_POS)) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l1.html#ga5b817fd79f7ceea17b168e23f6e8feac">  542</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_IMPEDANCE  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l1.html#ga1350410fc2711a04a881e7c972105ec8">  543</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_IMPEDANCE  (MXC_V_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_IMPEDANCE &lt;&lt; MXC_F_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_POS) </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l1.html#ga39f8c25d988805723f3905ee3e6ff3e5">  544</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_PD         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_d_p_u___s_e_l1.html#gaf0db5fa062e63b6c6559cb0b930eb28b">  545</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_PD         (MXC_V_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_PD &lt;&lt; MXC_F_GPIO_PDPU_SEL1_GPIO_PDPU_SEL1_POS) </span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l.html#gae843d12c3ed81e0887641fb4496b018c">  556</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_AF_SEL_GPIO_AF_SEL_POS              0 </span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l.html#gaac19750dd56e425094d86ab9a062238e">  557</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_AF_SEL_GPIO_AF_SEL                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_AF_SEL_GPIO_AF_SEL_POS)) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l.html#ga16d892f12f8e8da3c298b68e13041f4f">  558</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_AF_SEL_GPIO_AF_SEL_PRIMARY          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l.html#ga45577f6ee6e512e818478fa92e60688c">  559</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_AF_SEL_GPIO_AF_SEL_PRIMARY          (MXC_V_GPIO_AF_SEL_GPIO_AF_SEL_PRIMARY &lt;&lt; MXC_F_GPIO_AF_SEL_GPIO_AF_SEL_POS) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l.html#ga70bf83e5d9280698affe59a0786ade50">  560</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_AF_SEL_GPIO_AF_SEL_SECONDARY        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l.html#gad7b04025ca079300a6e2ea5a9acd7b29">  561</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_AF_SEL_GPIO_AF_SEL_SECONDARY        (MXC_V_GPIO_AF_SEL_GPIO_AF_SEL_SECONDARY &lt;&lt; MXC_F_GPIO_AF_SEL_GPIO_AF_SEL_POS) </span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___s_e_t.html#ga0735d83fabb82a6b144ca9d1fa70d794">  573</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_AF_SEL_SET_AF_SEL_SET_POS           0 </span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___s_e_t.html#ga976820900c21146f622e3c4deecddba5">  574</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_AF_SEL_SET_AF_SEL_SET               ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_AF_SEL_SET_AF_SEL_SET_POS)) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___s_e_t.html#ga6f1af31d41b4947be9f1cdbd6f4e1fad">  575</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_AF_SEL_SET_AF_SEL_SET_NO            ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___s_e_t.html#ga71782e23c20eb814e4720c9b57433ab9">  576</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_AF_SEL_SET_AF_SEL_SET_NO            (MXC_V_GPIO_AF_SEL_SET_AF_SEL_SET_NO &lt;&lt; MXC_F_GPIO_AF_SEL_SET_AF_SEL_SET_POS) </span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___s_e_t.html#ga44fce13774df808eecc742841a14edaa">  577</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_AF_SEL_SET_AF_SEL_SET_SET           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___s_e_t.html#ga906f711398afab2202fe1af988b2888f">  578</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_AF_SEL_SET_AF_SEL_SET_SET           (MXC_V_GPIO_AF_SEL_SET_AF_SEL_SET_SET &lt;&lt; MXC_F_GPIO_AF_SEL_SET_AF_SEL_SET_POS) </span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___c_l_r.html#ga5c700b9861c4627b4151e7d964d7fb86">  590</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_POS      0 </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___c_l_r.html#ga77d8eacdcb30ef476d61cce2e3bccfbf">  591</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_POS)) </span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___c_l_r.html#gabedf2f69c28e1bb7c2e159b5ad3df11e">  592</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_NO       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___c_l_r.html#ga252f657c83a8cd1bf514859801f83134">  593</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_NO       (MXC_V_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_NO &lt;&lt; MXC_F_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_POS) </span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___c_l_r.html#gae8cadeb7eb44f33680e338f357823fff">  594</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_CLEAR    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="group___g_p_i_o___a_f___s_e_l___c_l_r.html#ga7d47150968af84ea1a98339d977b7fb6">  595</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_CLEAR    (MXC_V_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_CLEAR &lt;&lt; MXC_F_GPIO_AF_SEL_CLR_GPIO_AF_SEL_CLR_POS) </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l0.html#gaa8894a1d0ed4da0fa05cb5d56a056f52">  609</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS_SEL0_GPIO_DS_SEL0_POS            0 </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l0.html#ga551aaf3d35ace2582ef246289eb62ad3">  610</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS_SEL0_GPIO_DS_SEL0                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS_SEL0_GPIO_DS_SEL0_POS)) </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l0.html#ga2c68a51c168a6a64b4493a68832ad5a2">  611</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS_SEL0_GPIO_DS_SEL0_1X             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l0.html#ga5cdce1294fb98184c5274e9063fa9c43">  612</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS_SEL0_GPIO_DS_SEL0_1X             (MXC_V_GPIO_DS_SEL0_GPIO_DS_SEL0_1X &lt;&lt; MXC_F_GPIO_DS_SEL0_GPIO_DS_SEL0_POS) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l0.html#ga5ec5ab68c31f94713212dfe6072ad3c5">  613</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS_SEL0_GPIO_DS_SEL0_2X             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l0.html#ga369d48a0b646b59a589f3ef856d6db43">  614</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS_SEL0_GPIO_DS_SEL0_2X             (MXC_V_GPIO_DS_SEL0_GPIO_DS_SEL0_2X &lt;&lt; MXC_F_GPIO_DS_SEL0_GPIO_DS_SEL0_POS) </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l1.html#gafa9a6bf4d0d2f60d2edd1dd54490701f">  628</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS_SEL1_GPIO_DS_SEL1_POS            0 </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l1.html#ga6d57bafd2626196ec637b7c782c3f9d4">  629</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS_SEL1_GPIO_DS_SEL1                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS_SEL1_GPIO_DS_SEL1_POS)) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l1.html#gaf708db45601ff9485dfb5e4d456db028">  630</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS_SEL1_GPIO_DS_SEL1_1X             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l1.html#ga700eb9d3198344424e6f648c9bead31b">  631</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS_SEL1_GPIO_DS_SEL1_1X             (MXC_V_GPIO_DS_SEL1_GPIO_DS_SEL1_1X &lt;&lt; MXC_F_GPIO_DS_SEL1_GPIO_DS_SEL1_POS) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l1.html#ga2287a4b27131b1aea48a768e61bbff12">  632</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS_SEL1_GPIO_DS_SEL1_4X             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s___s_e_l1.html#ga24d9e6ea89a5e0759bdaa67abae87d5c">  633</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS_SEL1_GPIO_DS_SEL1_4X             (MXC_V_GPIO_DS_SEL1_GPIO_DS_SEL1_4X &lt;&lt; MXC_F_GPIO_DS_SEL1_GPIO_DS_SEL1_POS) </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s_s_e_l.html#ga7c0e3a92c38eabe8d197d4369af44e73">  643</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PSSEL_GPIO_PSSEL_POS                0 </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s_s_e_l.html#ga7501ab5d3bcd1a0ef50fc607359fb187">  644</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PSSEL_GPIO_PSSEL                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PSSEL_GPIO_PSSEL_POS)) </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s_s_e_l.html#gabca396e80a8ca1dca97824bcfbdf5dc5">  645</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PSSEL_GPIO_PSSEL_WEAK_PDPU          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s_s_e_l.html#gaf4617353db14c13f32b450dbdd94436e">  646</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PSSEL_GPIO_PSSEL_WEAK_PDPU          (MXC_V_GPIO_PSSEL_GPIO_PSSEL_WEAK_PDPU &lt;&lt; MXC_F_GPIO_PSSEL_GPIO_PSSEL_POS) </span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s_s_e_l.html#ga978d1a87c0e20b00d3088309e0f8370f">  647</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PSSEL_GPIO_PSSEL_STRONG_PDPU        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s_s_e_l.html#ga5e0059d4c4b013a8892bb3cafdc3d886">  648</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PSSEL_GPIO_PSSEL_STRONG_PDPU        (MXC_V_GPIO_PSSEL_GPIO_PSSEL_STRONG_PDPU &lt;&lt; MXC_F_GPIO_PSSEL_GPIO_PSSEL_POS) </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#gad683781a792c0159eeffe2077ac2fa8b">  658</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_VSSEL_GPIO_VSSEL_POS                0 </span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#ga00be92931c3a7b4a8b5d57675347f1da">  659</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_VSSEL_GPIO_VSSEL                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_VSSEL_GPIO_VSSEL_POS)) </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#ga271b3eda94d8d7a6d5f2aeef55d2d439">  660</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_VSSEL_GPIO_VSSEL_VDDIO              ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#gad11775488f75b169f1b96ba529145957">  661</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_VSSEL_GPIO_VSSEL_VDDIO              (MXC_V_GPIO_VSSEL_GPIO_VSSEL_VDDIO &lt;&lt; MXC_F_GPIO_VSSEL_GPIO_VSSEL_POS) </span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#gaa03e6ffc8fbd2fb81c45e5c00aa785a4">  662</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_VSSEL_GPIO_VSSEL_VDDIOH             ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___g_p_i_o___v_s_s_e_l.html#gafe39dc426e07b4047d6b4114a2d39ee3">  663</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_VSSEL_GPIO_VSSEL_VDDIOH             (MXC_V_GPIO_VSSEL_GPIO_VSSEL_VDDIOH &lt;&lt; MXC_F_GPIO_VSSEL_GPIO_VSSEL_POS) </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32650_INCLUDE_GPIO_REGS_H_</span></div><div class="ttc" id="group__gpio__registers_html_a83d7a2fb776767d69622e20da64c6465"><div class="ttname"><a href="group__gpio__registers.html#a83d7a2fb776767d69622e20da64c6465">mxc_gpio_regs_t::out_en_set</a></div><div class="ttdeci">__IO uint32_t out_en_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:81</div></div>
<div class="ttc" id="group__gpio__registers_html_a32c2f6d95f27de32ba46a8bbe53b2f1c"><div class="ttname"><a href="group__gpio__registers.html#a32c2f6d95f27de32ba46a8bbe53b2f1c">mxc_gpio_regs_t::pdpu_sel1</a></div><div class="ttdeci">__IO uint32_t pdpu_sel1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:102</div></div>
<div class="ttc" id="group__gpio__registers_html_acdb9bef766e5d0b611a870843775a4c7"><div class="ttname"><a href="group__gpio__registers.html#acdb9bef766e5d0b611a870843775a4c7">mxc_gpio_regs_t::int_en_set</a></div><div class="ttdeci">__IO uint32_t int_en_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:91</div></div>
<div class="ttc" id="group__gpio__registers_html_structmxc__gpio__regs__t"><div class="ttname"><a href="group__gpio__registers.html#structmxc__gpio__regs__t">mxc_gpio_regs_t</a></div><div class="ttdef"><b>Definition:</b> gpio_regs.h:76</div></div>
<div class="ttc" id="group__gpio__registers_html_ae02628ac5e7ce0363e4f44c609bd8b13"><div class="ttname"><a href="group__gpio__registers.html#ae02628ac5e7ce0363e4f44c609bd8b13">mxc_gpio_regs_t::int_en_clr</a></div><div class="ttdeci">__IO uint32_t int_en_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:92</div></div>
<div class="ttc" id="group__gpio__registers_html_aee9d5ed877bd35b9a9b884585c78891e"><div class="ttname"><a href="group__gpio__registers.html#aee9d5ed877bd35b9a9b884585c78891e">mxc_gpio_regs_t::af_sel_clr</a></div><div class="ttdeci">__IO uint32_t af_sel_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:105</div></div>
<div class="ttc" id="group__gpio__registers_html_a1962eb5eb942e1de49b9b4cff482a470"><div class="ttname"><a href="group__gpio__registers.html#a1962eb5eb942e1de49b9b4cff482a470">mxc_gpio_regs_t::int_mode</a></div><div class="ttdeci">__IO uint32_t int_mode</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:87</div></div>
<div class="ttc" id="group__gpio__registers_html_a8d5d18509b33e19dcdd4f5b63d269f90"><div class="ttname"><a href="group__gpio__registers.html#a8d5d18509b33e19dcdd4f5b63d269f90">mxc_gpio_regs_t::vssel</a></div><div class="ttdeci">__IO uint32_t vssel</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:111</div></div>
<div class="ttc" id="group__gpio__registers_html_a3e6d001d1e0e8d1e47c89262c1acc0f2"><div class="ttname"><a href="group__gpio__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">mxc_gpio_regs_t::int_en</a></div><div class="ttdeci">__IO uint32_t int_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:90</div></div>
<div class="ttc" id="group__gpio__registers_html_ac62ea7024ef7188e6d2a325df28a4244"><div class="ttname"><a href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">mxc_gpio_regs_t::out</a></div><div class="ttdeci">__IO uint32_t out</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:83</div></div>
<div class="ttc" id="group__gpio__registers_html_a145604370dee8aea94098479af5d089e"><div class="ttname"><a href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">mxc_gpio_regs_t::in</a></div><div class="ttdeci">__I uint32_t in</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:86</div></div>
<div class="ttc" id="group__gpio__registers_html_a2bdfcae3e617d93ee178788949f22d4b"><div class="ttname"><a href="group__gpio__registers.html#a2bdfcae3e617d93ee178788949f22d4b">mxc_gpio_regs_t::int_stat</a></div><div class="ttdeci">__I uint32_t int_stat</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:93</div></div>
<div class="ttc" id="group__gpio__registers_html_aad301f9ef76445dec5ca71d750d0c0bf"><div class="ttname"><a href="group__gpio__registers.html#aad301f9ef76445dec5ca71d750d0c0bf">mxc_gpio_regs_t::int_pol</a></div><div class="ttdeci">__IO uint32_t int_pol</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:88</div></div>
<div class="ttc" id="group__gpio__registers_html_a6ada7fb479e13cccf8f63ba51b31d230"><div class="ttname"><a href="group__gpio__registers.html#a6ada7fb479e13cccf8f63ba51b31d230">mxc_gpio_regs_t::pdpu_sel0</a></div><div class="ttdeci">__IO uint32_t pdpu_sel0</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:101</div></div>
<div class="ttc" id="group__gpio__registers_html_ad88bf49b067c948255ded28f8a303259"><div class="ttname"><a href="group__gpio__registers.html#ad88bf49b067c948255ded28f8a303259">mxc_gpio_regs_t::pssel</a></div><div class="ttdeci">__IO uint32_t pssel</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:109</div></div>
<div class="ttc" id="group__gpio__registers_html_a590910eea9dafa0e3e5200ce8d51db70"><div class="ttname"><a href="group__gpio__registers.html#a590910eea9dafa0e3e5200ce8d51db70">mxc_gpio_regs_t::ds_sel0</a></div><div class="ttdeci">__IO uint32_t ds_sel0</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:107</div></div>
<div class="ttc" id="group__gpio__registers_html_a3613071cf4f8a3e502a18ec7631584c9"><div class="ttname"><a href="group__gpio__registers.html#a3613071cf4f8a3e502a18ec7631584c9">mxc_gpio_regs_t::wake_en_clr</a></div><div class="ttdeci">__IO uint32_t wake_en_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:98</div></div>
<div class="ttc" id="group__gpio__registers_html_ad64ed354f35ac607fc9568da4fd80337"><div class="ttname"><a href="group__gpio__registers.html#ad64ed354f35ac607fc9568da4fd80337">mxc_gpio_regs_t::en</a></div><div class="ttdeci">__IO uint32_t en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:77</div></div>
<div class="ttc" id="group__gpio__registers_html_a4713ab6ab471a96ea60a11dd4a7cb43c"><div class="ttname"><a href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">mxc_gpio_regs_t::out_clr</a></div><div class="ttdeci">__O uint32_t out_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:85</div></div>
<div class="ttc" id="group__gpio__registers_html_a41910a99859b77e93dfb49f207ef99a9"><div class="ttname"><a href="group__gpio__registers.html#a41910a99859b77e93dfb49f207ef99a9">mxc_gpio_regs_t::out_en</a></div><div class="ttdeci">__IO uint32_t out_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:80</div></div>
<div class="ttc" id="group__gpio__registers_html_aaefe455980f3d65119c524ed6c820f9b"><div class="ttname"><a href="group__gpio__registers.html#aaefe455980f3d65119c524ed6c820f9b">mxc_gpio_regs_t::int_dual_edge</a></div><div class="ttdeci">__IO uint32_t int_dual_edge</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:100</div></div>
<div class="ttc" id="group__gpio__registers_html_a9465c419afe05aa1fb72a5ac19f43fb8"><div class="ttname"><a href="group__gpio__registers.html#a9465c419afe05aa1fb72a5ac19f43fb8">mxc_gpio_regs_t::in_en</a></div><div class="ttdeci">__IO uint32_t in_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:89</div></div>
<div class="ttc" id="group__gpio__registers_html_a63c8833a7905e360443c1802c3c9ca8d"><div class="ttname"><a href="group__gpio__registers.html#a63c8833a7905e360443c1802c3c9ca8d">mxc_gpio_regs_t::wake_en_set</a></div><div class="ttdeci">__IO uint32_t wake_en_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:97</div></div>
<div class="ttc" id="group__gpio__registers_html_a419634313ef369ecc8a0a33d0b2cb3c9"><div class="ttname"><a href="group__gpio__registers.html#a419634313ef369ecc8a0a33d0b2cb3c9">mxc_gpio_regs_t::int_clr</a></div><div class="ttdeci">__IO uint32_t int_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:95</div></div>
<div class="ttc" id="group__gpio__registers_html_aec150af158c54e9f5b61043e2609affd"><div class="ttname"><a href="group__gpio__registers.html#aec150af158c54e9f5b61043e2609affd">mxc_gpio_regs_t::af_sel_set</a></div><div class="ttdeci">__IO uint32_t af_sel_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:104</div></div>
<div class="ttc" id="group__gpio__registers_html_a7069c7ef79cb8ed7cbdb976da926d1b7"><div class="ttname"><a href="group__gpio__registers.html#a7069c7ef79cb8ed7cbdb976da926d1b7">mxc_gpio_regs_t::en_set</a></div><div class="ttdeci">__IO uint32_t en_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:78</div></div>
<div class="ttc" id="group__gpio__registers_html_ac995db7c0c4a8ff5a6d0a143f2edfc66"><div class="ttname"><a href="group__gpio__registers.html#ac995db7c0c4a8ff5a6d0a143f2edfc66">mxc_gpio_regs_t::en_clr</a></div><div class="ttdeci">__IO uint32_t en_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:79</div></div>
<div class="ttc" id="group__gpio__registers_html_a9ef859a4a5b896deddec879d56f41ea8"><div class="ttname"><a href="group__gpio__registers.html#a9ef859a4a5b896deddec879d56f41ea8">mxc_gpio_regs_t::ds_sel1</a></div><div class="ttdeci">__IO uint32_t ds_sel1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:108</div></div>
<div class="ttc" id="group__gpio__registers_html_affedcd0310ea8b53fcecb4538a47b550"><div class="ttname"><a href="group__gpio__registers.html#affedcd0310ea8b53fcecb4538a47b550">mxc_gpio_regs_t::wake_en</a></div><div class="ttdeci">__IO uint32_t wake_en</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:96</div></div>
<div class="ttc" id="group__gpio__registers_html_a4238e84d49ef268e7e24906306284ba4"><div class="ttname"><a href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">mxc_gpio_regs_t::out_set</a></div><div class="ttdeci">__O uint32_t out_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:84</div></div>
<div class="ttc" id="group__gpio__registers_html_a8c6597473236ccc5991ce6d08aac993a"><div class="ttname"><a href="group__gpio__registers.html#a8c6597473236ccc5991ce6d08aac993a">mxc_gpio_regs_t::out_en_clr</a></div><div class="ttdeci">__IO uint32_t out_en_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:82</div></div>
<div class="ttc" id="group__gpio__registers_html_a70f7eea1dfd4344814fefa9ea71115d6"><div class="ttname"><a href="group__gpio__registers.html#a70f7eea1dfd4344814fefa9ea71115d6">mxc_gpio_regs_t::af_sel</a></div><div class="ttdeci">__IO uint32_t af_sel</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:103</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_e2bdd9dc7b9a352f3f4a533908e5e3e0.html">MAX32650</a></li><li class="navelem"><a class="el" href="dir_e851be3a3e5719b09cf5e3a2932ccf9c.html">Include</a></li><li class="navelem"><a class="el" href="gpio__regs_8h.html">gpio_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 14:46:54 for MAX32650 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
