// Seed: 3236027371
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output supply1 id_2
);
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output tri id_8,
    output wand id_9,
    input supply0 id_10,
    output wor id_11,
    input tri id_12,
    input wire id_13,
    input wire id_14,
    input supply0 id_15,
    inout supply0 id_16
);
  wire id_18;
  assign id_0 = 1'h0 == 'b0;
  module_0(
      id_9, id_16, id_8
  );
  always @(posedge id_5 or posedge 1) begin
    id_0 <= 1;
  end
endmodule
