// Generated by CIRCT unknown git version
module bn_selector_4_1_and_or(	// file.cleaned.mlir:2:3
  input  [7:0] data,	// file.cleaned.mlir:2:48
  input  [3:0] sel,	// file.cleaned.mlir:2:63
  output [1:0] y	// file.cleaned.mlir:2:78
);

  wire [7:0] masked_data = data & {{2{sel[3]}}, {2{sel[2]}}, {2{sel[1]}}, {2{sel[0]}}};	// file.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10
  assign y = masked_data[7:6] | masked_data[5:4] | masked_data[3:2] | masked_data[1:0];	// file.cleaned.mlir:12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:5
endmodule

module lab4(	// file.cleaned.mlir:20:3
  input  [1:0] KEY,	// file.cleaned.mlir:20:22
  input  [9:0] SW,	// file.cleaned.mlir:20:36
  output [9:0] LEDR	// file.cleaned.mlir:20:51
);

  wire [1:0] _SW_9to8;	// file.cleaned.mlir:27:10
  wire [1:0] _bn_selector_4_1_and_or_y;	// file.cleaned.mlir:29:33
  assign _SW_9to8 = SW[9:8];	// file.cleaned.mlir:27:10
  bn_selector_4_1_and_or bn_selector_4_1_and_or (	// file.cleaned.mlir:29:33
    .data (SW[7:0]),	// file.cleaned.mlir:26:10
    .sel  ({_SW_9to8, KEY}),	// file.cleaned.mlir:27:10, :28:10
    .y    (_bn_selector_4_1_and_or_y)
  );	// file.cleaned.mlir:29:33
  assign LEDR = {_bn_selector_4_1_and_or_y, 8'h0} | {6'h0, _SW_9to8, KEY};	// file.cleaned.mlir:21:14, :22:14, :23:10, :24:10, :25:10, :27:10, :29:33, :30:5
endmodule

