[2025-09-17 08:55:07] START suite=qualcomm_srv trace=srv76_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv76_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2720763 heartbeat IPC: 3.675 cumulative IPC: 3.675 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5111449 heartbeat IPC: 4.183 cumulative IPC: 3.913 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5111449 cumulative IPC: 3.913 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5111449 cumulative IPC: 3.913 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 12019162 heartbeat IPC: 1.448 cumulative IPC: 1.448 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 19361960 heartbeat IPC: 1.362 cumulative IPC: 1.403 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 26300585 heartbeat IPC: 1.441 cumulative IPC: 1.416 (Simulation time: 00 hr 04 min 17 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 33512786 heartbeat IPC: 1.387 cumulative IPC: 1.408 (Simulation time: 00 hr 05 min 22 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 40657645 heartbeat IPC: 1.4 cumulative IPC: 1.407 (Simulation time: 00 hr 06 min 23 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 47563684 heartbeat IPC: 1.448 cumulative IPC: 1.413 (Simulation time: 00 hr 07 min 27 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 54805372 heartbeat IPC: 1.381 cumulative IPC: 1.409 (Simulation time: 00 hr 08 min 30 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 61786409 heartbeat IPC: 1.432 cumulative IPC: 1.412 (Simulation time: 00 hr 09 min 31 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv76_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 69008149 heartbeat IPC: 1.385 cumulative IPC: 1.409 (Simulation time: 00 hr 10 min 36 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 71104322 cumulative IPC: 1.406 (Simulation time: 00 hr 11 min 38 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 71104322 cumulative IPC: 1.406 (Simulation time: 00 hr 11 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv76_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.406 instructions: 100000000 cycles: 71104322
CPU 0 Branch Prediction Accuracy: 93.78% MPKI: 11.57 Average ROB Occupancy at Mispredict: 33.36
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00236
BRANCH_INDIRECT: 0.425
BRANCH_CONDITIONAL: 10.93
BRANCH_DIRECT_CALL: 0.00211
BRANCH_INDIRECT_CALL: 0.2102
BRANCH_RETURN: 0.00362


====Backend Stall Breakdown====
ROB_STALL: 840600
LQ_STALL: 0
SQ_STALL: 4308


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 122.72125
REPLAY_LOAD: 85.92958
NON_REPLAY_LOAD: 33.298958

== Total ==
ADDR_TRANS: 35221
REPLAY_LOAD: 36606
NON_REPLAY_LOAD: 768773

== Counts ==
ADDR_TRANS: 287
REPLAY_LOAD: 426
NON_REPLAY_LOAD: 23087

cpu0->cpu0_STLB TOTAL        ACCESS:    1798822 HIT:    1793419 MISS:       5403 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1798822 HIT:    1793419 MISS:       5403 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 149.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7994350 HIT:    7581177 MISS:     413173 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7333512 HIT:    6982666 MISS:     350846 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     184472 HIT:     138302 MISS:      46170 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     465955 HIT:     459398 MISS:       6557 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10411 HIT:        811 MISS:       9600 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15661148 HIT:    7117061 MISS:    8544087 MSHR_MERGE:    2218708
cpu0->cpu0_L1I LOAD         ACCESS:   15661148 HIT:    7117061 MISS:    8544087 MSHR_MERGE:    2218708
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.52 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27404951 HIT:   25543009 MISS:    1861942 MSHR_MERGE:     658920
cpu0->cpu0_L1D LOAD         ACCESS:   15025140 HIT:   13642017 MISS:    1383123 MSHR_MERGE:     374988
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12368800 HIT:   11900434 MISS:     468366 MSHR_MERGE:     283890
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11011 HIT:        558 MISS:      10453 MSHR_MERGE:         42
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.34 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13043271 HIT:   11048808 MISS:    1994463 MSHR_MERGE:    1036391
cpu0->cpu0_ITLB LOAD         ACCESS:   13043271 HIT:   11048808 MISS:    1994463 MSHR_MERGE:    1036391
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.064 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25854260 HIT:   24675512 MISS:    1178748 MSHR_MERGE:     337998
cpu0->cpu0_DTLB LOAD         ACCESS:   25854260 HIT:   24675512 MISS:    1178748 MSHR_MERGE:     337998
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.89 cycles
cpu0->LLC TOTAL        ACCESS:     600154 HIT:     547821 MISS:      52333 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     350844 HIT:     311732 MISS:      39112 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      46170 HIT:      37204 MISS:       8966 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     193540 HIT:     193331 MISS:        209 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9600 HIT:       5554 MISS:       4046 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 89.01 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1460
  ROW_BUFFER_MISS:      50652
  AVG DBUS CONGESTED CYCLE: 7.244
Channel 0 WQ ROW_BUFFER_HIT:       3608
  ROW_BUFFER_MISS:      23415
  FULL:          0
Channel 0 REFRESHES ISSUED:       5926

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       659771       282532        72790         8065
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           52          446          363
  STLB miss resolved @ L2C                0           22           87          888          368
  STLB miss resolved @ LLC                0           64          239         4280          776
  STLB miss resolved @ MEM                0            2          148         3019         2011

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             144704        48072      1479629        18501         1893
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           16          189          114
  STLB miss resolved @ L2C                0            3            5          194          184
  STLB miss resolved @ LLC                0           64           69          767          184
  STLB miss resolved @ MEM                0            1           37          618          495
[2025-09-17 09:06:45] END   suite=qualcomm_srv trace=srv76_ap (rc=0)
