TimeQuest Timing Analyzer report for osc
Fri Jan 11 23:18:48 2019
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'uart_control:inst8|rd_uart_signal'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'uart_control:inst8|rd_uart_signal'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'uart_control:inst8|rd_uart_signal'
 19. Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'uart_control:inst8|rd_uart_signal'
 21. Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'uart_control:inst8|rd_uart_signal'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. MTBF Summary
 30. Synchronizer Summary
 31. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'uart_control:inst8|rd_uart_signal'
 60. Slow 1200mV 0C Model Setup: 'clk'
 61. Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'uart_control:inst8|rd_uart_signal'
 63. Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Hold: 'clk'
 65. Slow 1200mV 0C Model Recovery: 'uart_control:inst8|rd_uart_signal'
 66. Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Removal: 'uart_control:inst8|rd_uart_signal'
 68. Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'uart_control:inst8|rd_uart_signal'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
100. Fast 1200mV 0C Model Setup Summary
101. Fast 1200mV 0C Model Hold Summary
102. Fast 1200mV 0C Model Recovery Summary
103. Fast 1200mV 0C Model Removal Summary
104. Fast 1200mV 0C Model Minimum Pulse Width Summary
105. Fast 1200mV 0C Model Setup: 'clk'
106. Fast 1200mV 0C Model Setup: 'uart_control:inst8|rd_uart_signal'
107. Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Hold: 'uart_control:inst8|rd_uart_signal'
109. Fast 1200mV 0C Model Hold: 'clk'
110. Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
111. Fast 1200mV 0C Model Recovery: 'uart_control:inst8|rd_uart_signal'
112. Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
113. Fast 1200mV 0C Model Removal: 'uart_control:inst8|rd_uart_signal'
114. Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'uart_control:inst8|rd_uart_signal'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. MTBF Summary
123. Synchronizer Summary
124. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
146. Multicorner Timing Analysis Summary
147. Setup Times
148. Hold Times
149. Clock to Output Times
150. Minimum Clock to Output Times
151. Board Trace Model Assignments
152. Input Transition Times
153. Signal Integrity Metrics (Slow 1200mv 0c Model)
154. Signal Integrity Metrics (Slow 1200mv 85c Model)
155. Signal Integrity Metrics (Fast 1200mv 0c Model)
156. Setup Transfers
157. Hold Transfers
158. Recovery Transfers
159. Removal Transfers
160. Report TCCS
161. Report RSKM
162. Unconstrained Paths
163. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; osc                                                 ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 50.000 ; 20.0 MHz   ; 0.000 ; 25.000 ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; clk    ; inst9|altpll_component|auto_generated|pll1|inclk[0] ; { inst9|altpll_component|auto_generated|pll1|clk[0] } ;
; uart_control:inst8|rd_uart_signal                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { uart_control:inst8|rd_uart_signal }                 ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 125.94 MHz ; 125.94 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 181.85 MHz ; 181.85 MHz      ; clk                                               ;      ;
; 233.92 MHz ; 233.92 MHz      ; uart_control:inst8|rd_uart_signal                 ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -3.275 ; -114.585      ;
; clk                                               ; -2.611 ; -20.944       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.784  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -0.386 ; -7.373        ;
; clk                                               ; 0.392  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.413  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; 0.035  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 46.729 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -0.422 ; -23.391       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 2.205  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -3.201 ; -100.185      ;
; clk                                               ; 9.754  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 24.697 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.275 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.194      ;
; -3.266 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.185      ;
; -3.254 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.173      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.238 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.279      ; 4.433      ;
; -3.222 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.141      ;
; -3.192 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.112      ;
; -3.183 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.103      ;
; -3.175 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.080     ; 4.096      ;
; -3.171 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.091      ;
; -3.170 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.090      ;
; -3.167 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.286      ; 4.501      ;
; -3.166 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.080     ; 4.087      ;
; -3.161 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.081      ;
; -3.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.075      ;
; -3.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.075      ;
; -3.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.075      ;
; -3.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.075      ;
; -3.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.075      ;
; -3.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.075      ;
; -3.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.075      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.155 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.351      ;
; -3.154 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.080     ; 4.075      ;
; -3.150 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.070      ;
; -3.149 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.069      ;
; -3.141 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.061      ;
; -3.139 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.059      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.138 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.281      ; 4.335      ;
; -3.134 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.054      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.133 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.329      ;
; -3.129 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.049      ;
; -3.125 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.045      ;
; -3.122 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.080     ; 4.043      ;
; -3.117 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.037      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.033      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.113 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.309      ;
; -3.106 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.026      ;
; -3.106 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.026      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.280      ; 4.293      ;
; -3.097 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.017      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.003      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.003      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.003      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.003      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.003      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.003      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.082     ; 4.003      ;
; -3.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.287      ; 4.419      ;
; -3.081 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 4.001      ;
; -3.073 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 3.993      ;
; -3.073 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 3.993      ;
; -3.073 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 3.993      ;
; -3.073 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 3.993      ;
; -3.073 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 3.993      ;
; -3.073 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 3.993      ;
; -3.073 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.081     ; 3.993      ;
; -3.067 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.288      ; 4.403      ;
; -3.062 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.287      ; 4.397      ;
; -3.056 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.080     ; 3.977      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.611 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                             ; uart_tx:inst|tx_data[0]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -1.025     ; 2.077      ;
; -2.609 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                             ; uart_tx:inst|tx_data[1]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -1.025     ; 2.075      ;
; -2.606 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                             ; uart_tx:inst|tx_data[2]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -1.025     ; 2.072      ;
; -2.599 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                             ; uart_tx:inst|tx_data[7]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -1.025     ; 2.065      ;
; -2.539 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                             ; uart_tx:inst|tx_data[6]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.980     ; 2.050      ;
; -2.458 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                             ; uart_tx:inst|tx_data[3]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.980     ; 1.969      ;
; -2.388 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                             ; uart_tx:inst|tx_data[5]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -1.025     ; 1.854      ;
; -2.340 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                             ; uart_tx:inst|tx_data[4]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.980     ; 1.851      ;
; -0.408 ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_control:inst8|rd_uart_signal    ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; 2.526      ; 3.686      ;
; -0.386 ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_tx:inst|rx_int0                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; 2.518      ; 3.656      ;
; -0.096 ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_control:inst8|rd_uart_signal    ; uart_control:inst8|rd_uart_signal                 ; clk         ; 1.000        ; 2.526      ; 3.874      ;
; 0.126  ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_tx:inst|rx_int0                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 1.000        ; 2.518      ; 3.644      ;
; 4.507  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.109      ; 7.523      ;
; 4.716  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.109      ; 7.314      ;
; 4.748  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.109      ; 7.282      ;
; 4.815  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.109      ; 7.215      ;
; 4.902  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.109      ; 7.128      ;
; 5.038  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.122      ; 7.005      ;
; 5.238  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.109      ; 6.792      ;
; 5.643  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.099      ; 6.377      ;
; 5.654  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.108      ; 6.375      ;
; 5.833  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.121      ; 6.209      ;
; 5.876  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.099      ; 6.144      ;
; 5.898  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.099      ; 6.122      ;
; 5.945  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.108      ; 6.084      ;
; 5.959  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.108      ; 6.070      ;
; 5.974  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.108      ; 6.055      ;
; 5.981  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.099      ; 6.039      ;
; 6.047  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.108      ; 5.982      ;
; 6.102  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                 ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.108      ; 5.927      ;
; 6.132  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.099      ; 5.888      ;
; 6.152  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.099      ; 5.868      ;
; 6.173  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.121      ; 5.869      ;
; 6.308  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 2.108      ; 5.721      ;
; 14.501 ; command_platform:inst3|gather_set[1]                                                                                        ; uart_control:inst8|rd_uart_signal    ; clk                                               ; clk         ; 20.000       ; -0.062     ; 5.438      ;
; 14.822 ; command_platform:inst3|gather_set[0]                                                                                        ; uart_control:inst8|rd_uart_signal    ; clk                                               ; clk         ; 20.000       ; -0.062     ; 5.117      ;
; 15.187 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.072     ; 4.742      ;
; 15.187 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.072     ; 4.742      ;
; 15.610 ; uart_rx:inst1|rx_data_r[1]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 4.315      ;
; 15.610 ; uart_rx:inst1|rx_data_r[1]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 4.315      ;
; 15.643 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[3]        ; clk                                               ; clk         ; 20.000       ; -0.109     ; 4.249      ;
; 15.775 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[5]           ; clk                                               ; clk         ; 20.000       ; -0.105     ; 4.121      ;
; 15.775 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[6]           ; clk                                               ; clk         ; 20.000       ; -0.105     ; 4.121      ;
; 15.775 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[7]           ; clk                                               ; clk         ; 20.000       ; -0.105     ; 4.121      ;
; 15.775 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[0]           ; clk                                               ; clk         ; 20.000       ; -0.105     ; 4.121      ;
; 15.775 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[1]           ; clk                                               ; clk         ; 20.000       ; -0.105     ; 4.121      ;
; 15.775 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[3]           ; clk                                               ; clk         ; 20.000       ; -0.105     ; 4.121      ;
; 15.799 ; uart_rx:inst1|rx_data_r[5]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 4.126      ;
; 15.799 ; uart_rx:inst1|rx_data_r[5]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 4.126      ;
; 15.842 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[4]           ; clk                                               ; clk         ; 20.000       ; -0.109     ; 4.050      ;
; 15.874 ; uart_rx:inst1|rx_data_r[0]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 4.051      ;
; 15.874 ; uart_rx:inst1|rx_data_r[0]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 4.051      ;
; 15.893 ; uart_tx:inst|tx_data[5]                                                                                                     ; uart_tx:inst|rs232_tx_r              ; clk                                               ; clk         ; 20.000       ; -0.535     ; 3.573      ;
; 15.902 ; uart_tx:inst|num[0]                                                                                                         ; uart_tx:inst|rs232_tx_r              ; clk                                               ; clk         ; 20.000       ; -0.081     ; 4.018      ;
; 15.919 ; uart_tx:inst|num[1]                                                                                                         ; uart_tx:inst|rs232_tx_r              ; clk                                               ; clk         ; 20.000       ; -0.081     ; 4.001      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[8]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[9]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[0]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[1]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[2]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[3]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[4]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[5]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[6]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[7]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[11]                   ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[10]                   ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.941 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[12]                   ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.978      ;
; 15.968 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[6]        ; clk                                               ; clk         ; 20.000       ; -0.109     ; 3.924      ;
; 15.969 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[2]        ; clk                                               ; clk         ; 20.000       ; -0.109     ; 3.923      ;
; 15.972 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[4]        ; clk                                               ; clk         ; 20.000       ; -0.109     ; 3.920      ;
; 15.972 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[0]        ; clk                                               ; clk         ; 20.000       ; -0.109     ; 3.920      ;
; 15.975 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[5]        ; clk                                               ; clk         ; 20.000       ; -0.109     ; 3.917      ;
; 15.975 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[1]        ; clk                                               ; clk         ; 20.000       ; -0.109     ; 3.917      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[8]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[9]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[0]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[1]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[2]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[3]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[4]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[5]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[6]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[7]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[11]                   ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[10]                   ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 15.989 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[12]                   ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.930      ;
; 16.027 ; uart_rx:inst1|rx_data_r[7]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 3.898      ;
; 16.027 ; uart_rx:inst1|rx_data_r[7]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.076     ; 3.898      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[8]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[9]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[0]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[1]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[2]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[3]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[4]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[5]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[6]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[7]                    ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
; 16.058 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[11]                   ; clk                                               ; clk         ; 20.000       ; -0.082     ; 3.861      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.784  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_1_wr                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.613     ; 5.554      ;
; 1.784  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_1_rd                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.613     ; 5.554      ;
; 2.093  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_1_wr                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.613     ; 5.245      ;
; 2.093  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_1_rd                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.613     ; 5.245      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[9]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[10]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[0]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[8]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[11]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[1]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[2]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[3]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[7]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[5]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[6]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 2.998  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[4]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.315      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[9]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[10]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[0]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[8]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[11]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[1]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[2]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[3]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[7]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[5]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[6]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.258  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[4]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.638     ; 4.055      ;
; 3.977  ; command_platform:inst3|trigger_level[0]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 3.335      ;
; 4.122  ; command_platform:inst3|trigger_level[2]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 3.190      ;
; 4.217  ; command_platform:inst3|trigger_level[1]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 3.095      ;
; 4.265  ; command_platform:inst3|trigger_level[4]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 3.047      ;
; 4.355  ; command_platform:inst3|trigger_level[3]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 2.957      ;
; 4.411  ; command_platform:inst3|trigger_level[6]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 2.901      ;
; 4.508  ; command_platform:inst3|trigger_level[5]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 2.804      ;
; 5.108  ; command_platform:inst3|trigger_level[7]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.639     ; 2.204      ;
; 5.649  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_full_rst                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.636     ; 1.666      ;
; 6.017  ; command_platform:inst3|trigger_set                                         ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.635     ; 1.299      ;
; 6.066  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_full_rst                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.636     ; 1.249      ;
; 42.060 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.885      ;
; 42.060 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.885      ;
; 42.066 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.879      ;
; 42.066 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.879      ;
; 42.069 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.876      ;
; 42.069 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.876      ;
; 42.076 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.869      ;
; 42.076 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.869      ;
; 42.271 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.674      ;
; 42.271 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.674      ;
; 42.276 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.669      ;
; 42.276 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.669      ;
; 42.403 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.542      ;
; 42.403 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.542      ;
; 42.411 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.534      ;
; 42.411 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 7.534      ;
; 42.779 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 7.143      ;
; 42.785 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 7.137      ;
; 42.788 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 7.134      ;
; 42.795 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 7.127      ;
; 42.958 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.961      ;
; 42.958 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.961      ;
; 42.990 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 6.932      ;
; 42.995 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 6.927      ;
; 43.003 ; fifo_control:inst5|cnt[11]                                                 ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 6.942      ;
; 43.003 ; fifo_control:inst5|cnt[11]                                                 ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 6.942      ;
; 43.122 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 6.800      ;
; 43.130 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.079     ; 6.792      ;
; 43.135 ; fifo_control:inst5|cnt[8]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 6.810      ;
; 43.135 ; fifo_control:inst5|cnt[8]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.056     ; 6.810      ;
; 43.167 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.752      ;
; 43.167 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.752      ;
; 43.180 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.739      ;
; 43.180 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.739      ;
; 43.189 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.730      ;
; 43.189 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 6.707      ;
; 43.199 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.720      ;
; 43.199 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.720      ;
; 43.266 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.653      ;
; 43.266 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.653      ;
; 43.353 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.566      ;
; 43.353 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.566      ;
; 43.389 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.530      ;
; 43.389 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.530      ;
; 43.396 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 6.500      ;
; 43.398 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.521      ;
; 43.421 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.498      ;
; 43.421 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.498      ;
; 43.430 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.489      ;
; 43.430 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 6.466      ;
; 43.485 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 6.447      ;
; 43.485 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 6.447      ;
; 43.488 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.431      ;
; 43.488 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.431      ;
; 43.497 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.422      ;
; 43.497 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 6.399      ;
; 43.536 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.096     ; 6.369      ;
; 43.575 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.344      ;
; 43.575 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.344      ;
; 43.584 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.082     ; 6.335      ;
; 43.584 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.105     ; 6.312      ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.386 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.632      ; 3.028      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.360 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.993      ; 3.414      ;
; -0.336 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.077      ;
; -0.336 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.077      ;
; -0.336 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.077      ;
; -0.306 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.107      ;
; -0.301 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.112      ;
; -0.278 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.001      ; 3.547      ;
; -0.177 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.235      ;
; -0.173 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.239      ;
; -0.136 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.277      ;
; -0.136 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.277      ;
; -0.136 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.277      ;
; -0.136 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.277      ;
; -0.136 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.277      ;
; -0.136 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.277      ;
; -0.136 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.631      ; 3.277      ;
; -0.115 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.297      ;
; -0.111 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.301      ;
; -0.105 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.632      ; 3.309      ;
; -0.105 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.632      ; 3.309      ;
; -0.068 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.344      ;
; -0.068 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.344      ;
; -0.068 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.344      ;
; -0.068 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.344      ;
; -0.068 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.344      ;
; -0.068 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.344      ;
; -0.068 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.630      ; 3.344      ;
; 0.453  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.746      ;
; 0.502  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.794      ;
; 0.518  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.810      ;
; 0.545  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.250      ;
; 0.562  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.267      ;
; 0.569  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.274      ;
; 0.587  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.292      ;
; 0.626  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.918      ;
; 0.682  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.974      ;
; 0.683  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.975      ;
; 0.686  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.978      ;
; 0.692  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.984      ;
; 0.699  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 0.991      ;
; 0.733  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.025      ;
; 0.734  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.026      ;
; 0.735  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.028      ;
; 0.743  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.035      ;
; 0.768  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.060      ;
; 0.775  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.068      ;
; 0.786  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.078      ;
; 0.802  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.507      ;
; 0.806  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.099      ;
; 0.810  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.103      ;
; 0.825  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.450      ; 1.529      ;
; 0.854  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.559      ;
; 0.866  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.571      ;
; 0.894  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.079      ; 1.185      ;
; 0.948  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.241      ;
; 0.980  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.272      ;
; 1.004  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.297      ;
; 1.034  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.326      ;
; 1.037  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.329      ;
; 1.049  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.342      ;
; 1.085  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.451      ; 1.790      ;
; 1.093  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.079      ; 1.384      ;
; 1.099  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.391      ;
; 1.123  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.415      ;
; 1.127  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.079      ; 1.418      ;
; 1.151  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.079      ; 1.442      ;
; 1.161  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.454      ;
; 1.171  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.079      ; 1.462      ;
; 1.173  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.082      ; 1.467      ;
; 1.182  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.474      ;
; 1.190  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.079      ; 1.481      ;
; 1.191  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.484      ;
; 1.202  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.495      ;
; 1.239  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.079      ; 1.530      ;
; 1.244  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.536      ;
; 1.248  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.540      ;
; 1.256  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.548      ;
; 1.256  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.548      ;
; 1.256  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.080      ; 1.548      ;
; 1.267  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.560      ;
; 1.271  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.081      ; 1.564      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                               ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.392 ; uart_control:inst8|rd_uart_signal  ; uart_tx:inst|rx_int0                    ; uart_control:inst8|rd_uart_signal ; clk         ; 0.000        ; 2.614      ; 3.509      ;
; 0.453 ; uart_tx:inst|num[0]                ; uart_tx:inst|num[0]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:inst|num[1]                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:inst|num[2]                ; uart_tx:inst|num[2]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:inst|num[3]                ; uart_tx:inst|num[3]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:inst|bps_start_r           ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[5]      ; uart_rx:inst1|rx_temp_data[5]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[4]      ; uart_rx:inst1|rx_temp_data[4]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[6]      ; uart_rx:inst1|rx_temp_data[6]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[7]      ; uart_rx:inst1|rx_temp_data[7]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[0]      ; uart_rx:inst1|rx_temp_data[0]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[1]      ; uart_rx:inst1|rx_temp_data[1]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[3]      ; uart_rx:inst1|rx_temp_data[3]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|rx_temp_data[2]      ; uart_rx:inst1|rx_temp_data[2]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[1]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|num[3]               ; uart_rx:inst1|num[3]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|num[2]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|bps_start_r          ; uart_rx:inst1|bps_start_r               ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:inst1|num[0]               ; uart_rx:inst1|num[0]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; command_platform:inst3|trigger_set ; command_platform:inst3|trigger_set      ; clk                               ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.491 ; uart_tx:inst|rx_int2               ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.784      ;
; 0.501 ; uart_tx:inst|rx_int0               ; uart_tx:inst|rx_int1                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; uart_rx:inst1|rx_temp_data[4]      ; uart_rx:inst1|rx_data_r[4]              ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; uart_control:inst8|rd_uart_signal  ; uart_control:inst8|rd_uart_signal       ; uart_control:inst8|rd_uart_signal ; clk         ; 0.000        ; 2.623      ; 3.628      ;
; 0.507 ; bps:inst10|cnt[12]                 ; bps:inst10|cnt[12]                      ; clk                               ; clk         ; 0.000        ; 0.082      ; 0.801      ;
; 0.538 ; uart_rx:inst1|bps_start_r          ; uart_rx:inst1|num[0]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.831      ;
; 0.550 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|bps_start_r               ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.843      ;
; 0.706 ; uart_rx:inst1|rx_data_r[5]         ; command_platform:inst3|trigger_level[5] ; clk                               ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.708 ; uart_rx:inst1|rs232_rx2            ; uart_rx:inst1|rs232_rx3                 ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.001      ;
; 0.712 ; uart_tx:inst|rx_int1               ; uart_tx:inst|rx_int2                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.005      ;
; 0.713 ; bps:inst2|cnt[8]                   ; bps:inst2|clk_bps_r                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.006      ;
; 0.714 ; uart_rx:inst1|rx_data_r[3]         ; command_platform:inst3|trigger_level[3] ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.007      ;
; 0.724 ; uart_rx:inst1|rs232_rx0            ; uart_rx:inst1|rs232_rx1                 ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.743 ; bps:inst10|cnt[8]                  ; bps:inst10|clk_bps_r                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; bps:inst10|cnt[1]                  ; bps:inst10|cnt[1]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.744 ; bps:inst10|cnt[3]                  ; bps:inst10|cnt[3]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; bps:inst10|cnt[7]                  ; bps:inst10|cnt[7]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; bps:inst2|cnt[3]                   ; bps:inst2|cnt[3]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; bps:inst2|cnt[7]                   ; bps:inst2|cnt[7]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.040      ;
; 0.749 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[0]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.752 ; bps:inst2|cnt[2]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.046      ;
; 0.753 ; bps:inst10|cnt[5]                  ; bps:inst10|cnt[5]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; bps:inst10|cnt[4]                  ; bps:inst10|cnt[4]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.048      ;
; 0.755 ; bps:inst10|cnt[2]                  ; bps:inst10|cnt[2]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.049      ;
; 0.756 ; bps:inst2|cnt[6]                   ; bps:inst2|cnt[6]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.050      ;
; 0.756 ; bps:inst10|cnt[6]                  ; bps:inst10|cnt[6]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.050      ;
; 0.761 ; bps:inst2|cnt[1]                   ; bps:inst2|cnt[1]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; bps:inst10|cnt[9]                  ; bps:inst10|cnt[9]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; bps:inst10|cnt[11]                 ; bps:inst10|cnt[11]                      ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.055      ;
; 0.763 ; bps:inst2|cnt[11]                  ; bps:inst2|cnt[11]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; bps:inst2|cnt[9]                   ; bps:inst2|cnt[9]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; bps:inst2|cnt[10]                  ; bps:inst2|cnt[10]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; bps:inst2|cnt[8]                   ; bps:inst2|cnt[8]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; bps:inst2|cnt[12]                  ; bps:inst2|cnt[12]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; bps:inst10|cnt[8]                  ; bps:inst10|cnt[8]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; bps:inst10|cnt[10]                 ; bps:inst10|cnt[10]                      ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[3]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.060      ;
; 0.769 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[0]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.063      ;
; 0.769 ; bps:inst2|cnt[5]                   ; bps:inst2|cnt[5]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; bps:inst10|cnt[0]                  ; bps:inst10|cnt[0]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; bps:inst2|cnt[4]                   ; bps:inst2|cnt[4]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.065      ;
; 0.789 ; uart_rx:inst1|num[0]               ; uart_rx:inst1|num[1]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.082      ;
; 0.789 ; uart_control:inst8|rd_uart_signal  ; uart_control:inst8|rd_uart_signal       ; uart_control:inst8|rd_uart_signal ; clk         ; -0.500       ; 2.623      ; 3.415      ;
; 0.817 ; uart_tx:inst|rx_int1               ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.110      ;
; 0.823 ; uart_tx:inst|num[0]                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.116      ;
; 0.903 ; uart_control:inst8|rd_uart_signal  ; uart_tx:inst|rx_int0                    ; uart_control:inst8|rd_uart_signal ; clk         ; -0.500       ; 2.614      ; 3.520      ;
; 0.911 ; uart_tx:inst|rs232_tx_r            ; uart_tx:inst|rs232_tx_r                 ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.204      ;
; 0.911 ; uart_rx:inst1|rs232_rx1            ; uart_rx:inst1|rs232_rx2                 ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.204      ;
; 0.930 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|rx_temp_data[7]           ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.223      ;
; 0.948 ; uart_rx:inst1|rx_temp_data[2]      ; uart_rx:inst1|rx_data_r[2]              ; clk                               ; clk         ; 0.000        ; 0.080      ; 1.240      ;
; 0.950 ; uart_rx:inst1|rx_data_r[1]         ; command_platform:inst3|trigger_level[1] ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.243      ;
; 0.967 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[3]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 0.967 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[2]                    ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.260      ;
; 0.972 ; uart_rx:inst1|rx_data_r[7]         ; command_platform:inst3|trigger_level[7] ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.265      ;
; 1.004 ; uart_rx:inst1|rx_temp_data[7]      ; uart_rx:inst1|rx_data_r[7]              ; clk                               ; clk         ; 0.000        ; 0.086      ; 1.302      ;
; 1.032 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[2]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.325      ;
; 1.033 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.326      ;
; 1.050 ; uart_tx:inst|num[2]                ; uart_tx:inst|rs232_tx_r                 ; clk                               ; clk         ; 0.000        ; 0.081      ; 1.343      ;
; 1.052 ; uart_rx:inst1|rx_data_r[2]         ; command_platform:inst3|trigger_set      ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.346      ;
; 1.065 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|rx_temp_data[6]           ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.359      ;
; 1.090 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|rx_temp_data[2]           ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.384      ;
; 1.099 ; bps:inst10|cnt[3]                  ; bps:inst10|cnt[4]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; bps:inst10|cnt[1]                  ; bps:inst10|cnt[2]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; bps:inst10|cnt[7]                  ; bps:inst10|cnt[8]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; bps:inst2|cnt[7]                   ; bps:inst2|cnt[8]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; bps:inst2|cnt[3]                   ; bps:inst2|cnt[4]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.394      ;
; 1.107 ; bps:inst10|cnt[5]                  ; bps:inst10|cnt[6]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[1]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; bps:inst10|cnt[0]                  ; bps:inst10|cnt[1]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.402      ;
; 1.113 ; bps:inst2|cnt[2]                   ; bps:inst2|cnt[3]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.407      ;
; 1.115 ; bps:inst2|cnt[1]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; bps:inst10|cnt[4]                  ; bps:inst10|cnt[5]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; bps:inst10|cnt[11]                 ; bps:inst10|cnt[12]                      ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; bps:inst10|cnt[2]                  ; bps:inst10|cnt[3]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; bps:inst10|cnt[9]                  ; bps:inst10|cnt[10]                      ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.410      ;
; 1.116 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; bps:inst2|cnt[9]                   ; bps:inst2|cnt[10]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; bps:inst2|cnt[11]                  ; bps:inst2|cnt[12]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; bps:inst10|cnt[6]                  ; bps:inst10|cnt[7]                       ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; bps:inst2|cnt[6]                   ; bps:inst2|cnt[7]                        ; clk                               ; clk         ; 0.000        ; 0.082      ; 1.411      ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.413 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.162      ;
; 0.420 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.155      ;
; 0.424 ; DA:inst11|DA_DATA[7]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.154      ;
; 0.430 ; DA:inst11|DA_DATA[1]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.160      ;
; 0.433 ; DA:inst11|DA_DATA[3]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.163      ;
; 0.436 ; DA:inst11|DA_DATA[5]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.166      ;
; 0.441 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.177      ;
; 0.442 ; DA:inst11|DA_DATA[4]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.172      ;
; 0.446 ; DA:inst11|DA_DATA[8]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.176      ;
; 0.448 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.176      ;
; 0.448 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.176      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.181      ;
; 0.453 ; fifo_control:inst5|fifo_full_rst                                                                                                                     ; fifo_control:inst5|fifo_full_rst                                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; DA:inst11|DA_DATA[0]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.184      ;
; 0.457 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.193      ;
; 0.459 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.187      ;
; 0.459 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.194      ;
; 0.461 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.189      ;
; 0.465 ; DA:inst11|DA_DATA[0]                                                                                                                                 ; DA:inst11|DA_DATA[0]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.475 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.203      ;
; 0.475 ; DA:inst11|DA_DATA[2]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.205      ;
; 0.477 ; DA:inst11|DA_DATA[6]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.207      ;
; 0.497 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.225      ;
; 0.499 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.514 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.168      ;
; 0.515 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.169      ;
; 0.525 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.179      ;
; 0.527 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.533 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.538 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.192      ;
; 0.542 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.196      ;
; 0.544 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.198      ;
; 0.562 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.216      ;
; 0.592 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.328      ;
; 0.644 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.380      ;
; 0.649 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.943      ;
; 0.672 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.407      ;
; 0.687 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.415      ;
; 0.695 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.989      ;
; 0.695 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.987      ;
; 0.697 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.992      ;
; 0.698 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.994      ;
; 0.702 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.996      ;
; 0.712 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.006      ;
; 0.723 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.017      ;
; 0.726 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.020      ;
; 0.745 ; fifo_control:inst5|cnt[1]                                                                                                                            ; fifo_control:inst5|cnt[1]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; fifo_control:inst5|cnt[3]                                                                                                                            ; fifo_control:inst5|cnt[3]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; fifo_control:inst5|cnt[11]                                                                                                                           ; fifo_control:inst5|cnt[11]                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; fifo_control:inst5|cnt[7]                                                                                                                            ; fifo_control:inst5|cnt[7]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; fifo_control:inst5|cnt[5]                                                                                                                            ; fifo_control:inst5|cnt[5]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; fifo_control:inst5|cnt[4]                                                                                                                            ; fifo_control:inst5|cnt[4]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; fifo_control:inst5|cnt[2]                                                                                                                            ; fifo_control:inst5|cnt[2]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; fifo_control:inst5|cnt[8]                                                                                                                            ; fifo_control:inst5|cnt[8]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; fifo_control:inst5|cnt[6]                                                                                                                            ; fifo_control:inst5|cnt[6]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.754 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.754 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.756 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.052      ;
; 0.758 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.761 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DA:inst11|DA_DATA[4]                                                                                                                                 ; DA:inst11|DA_DATA[4]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; DA:inst11|DA_DATA[2]                                                                                                                                 ; DA:inst11|DA_DATA[2]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; fifo_control:inst5|cnt[9]                                                                                                                            ; fifo_control:inst5|cnt[9]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; DA:inst11|DA_DATA[6]                                                                                                                                 ; DA:inst11|DA_DATA[6]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.419      ;
; 0.765 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                    ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.035 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.422      ; 3.723      ;
; 0.166 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.429      ; 3.731      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.062      ; 3.210      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.062      ; 3.210      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.062      ; 3.210      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.063      ; 3.211      ;
; 0.273 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.209      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
; 0.274 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 3.061      ; 3.208      ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 46.729 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 3.200      ;
; 46.729 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 3.200      ;
; 46.729 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 3.200      ;
; 46.729 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.072     ; 3.200      ;
; 46.729 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.071     ; 3.201      ;
; 46.730 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.202      ;
; 46.730 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.202      ;
; 46.730 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.202      ;
; 46.730 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.202      ;
; 46.730 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 3.182      ;
; 46.730 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.089     ; 3.182      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.731 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.091     ; 3.179      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.069     ; 3.190      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 3.211      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 3.211      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 3.211      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 3.211      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 3.211      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.057     ; 3.202      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 3.211      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 3.211      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.742 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 3.210      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.743 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.058     ; 3.200      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.073     ; 3.184      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 3.211      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 3.211      ;
; 46.744 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 3.211      ;
; 47.206 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.407      ; 3.202      ;
; 47.206 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.407      ; 3.202      ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                      ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.016      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.016      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.016      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.657      ; 3.017      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.657      ; 3.017      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.657      ; 3.017      ;
; -0.422 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.655      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.654      ; 3.015      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.421 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.656      ; 3.017      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.025      ; 3.498      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
; -0.351 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 4.017      ; 3.447      ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.205 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.590      ; 3.007      ;
; 2.205 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.590      ; 3.007      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 3.005      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.017      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.017      ;
; 2.688 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.117      ; 3.017      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 3.007      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.689 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.016      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.995      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.992      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.017      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.017      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.017      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.017      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.017      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.017      ;
; 2.690 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 3.017      ;
; 2.701 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.004      ;
; 2.701 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.004      ;
; 2.701 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.004      ;
; 2.701 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 3.004      ;
; 2.702 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.006      ;
; 2.702 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.007      ;
; 2.702 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.007      ;
; 2.702 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.007      ;
; 2.702 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.007      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.705 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.987      ;
; 2.706 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.990      ;
; 2.706 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.990      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ;
; 0.223  ; 0.458        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ;
; 0.227  ; 0.462        ; 0.235          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ;
; 0.241  ; 0.429        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                        ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; 9.754 ; 9.974        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[0]                 ;
; 9.754 ; 9.974        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[1]                 ;
; 9.754 ; 9.974        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[2]                 ;
; 9.754 ; 9.974        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[5]                 ;
; 9.754 ; 9.974        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[7]                 ;
; 9.773 ; 9.993        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[3]                 ;
; 9.773 ; 9.993        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[4]                 ;
; 9.773 ; 9.993        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[6]                 ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|clk_bps_r                    ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[0]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[10]                      ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[11]                      ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[12]                      ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[1]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[2]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[3]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[4]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[5]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[6]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[7]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[8]                       ;
; 9.780 ; 10.000       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[9]                       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_control:inst8|rd_uart_signal       ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|bps_start_r                ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int0                    ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int1                    ;
; 9.781 ; 10.001       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int2                    ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|gather_set[0]    ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|gather_set[1]    ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[0]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[10]                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[11]                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[12]                       ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[1]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[2]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[3]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[4]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[5]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[6]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[7]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[8]                        ;
; 9.784 ; 10.004       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[9]                        ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|clk_bps_r                     ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[4]              ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[0]           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[1]           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[2]           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[3]           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[4]           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[5]           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[6]           ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[0]                     ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[1]                     ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[2]                     ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[3]                     ;
; 9.785 ; 10.005       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rs232_tx_r                 ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[0] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[1] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[2] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[3] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[4] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[5] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[6] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[7] ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_set      ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|bps_start_r               ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[0]                    ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[1]                    ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[2]                    ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[3]                    ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx0                 ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx1                 ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx2                 ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx3                 ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[0]              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[1]              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[2]              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[3]              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[5]              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[6]              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[7]              ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[7]           ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[0] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[1] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[2] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[3] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[4] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[5] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[6] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_level[7] ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; command_platform:inst3|trigger_set      ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|bps_start_r               ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[0]                    ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[1]                    ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[2]                    ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[3]                    ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx0                 ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx1                 ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx2                 ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx3                 ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 24.697 ; 24.917       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ;
; 24.697 ; 24.917       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ;
; 24.717 ; 24.937       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ;
; 24.717 ; 24.937       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ;
; 24.717 ; 24.937       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ;
; 24.717 ; 24.937       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ;
; 24.718 ; 24.938       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ;
; 24.718 ; 24.938       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ;
; 24.718 ; 24.938       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ;
; 24.718 ; 24.938       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ;
; 24.718 ; 24.938       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ;
; 24.718 ; 24.938       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_full_rst                                                                                                                     ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; trigger_control:inst4|temp_0                                                                                                                         ;
; 24.719 ; 24.939       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; trigger_control:inst4|temp_1                                                                                                                         ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ;
; 24.720 ; 24.940       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ;
; 24.721 ; 24.941       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; trigger_control:inst4|activation                                                                                                                     ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_1_rd                                                                                                                         ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_1_wr                                                                                                                         ;
; 24.722 ; 24.942       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_2_rd                                                                                                                         ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ;
; 24.723 ; 24.943       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ;
; 24.723 ; 24.958       ; 0.235          ; Low Pulse Width  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                         ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ;
; 24.724 ; 24.944       ; 0.220          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ;
; 24.724 ; 24.959       ; 0.235          ; Low Pulse Width  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; 3.058 ; 3.370 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; 7.882 ; 7.689 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; 7.882 ; 7.689 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; 7.302 ; 7.463 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; 7.298 ; 7.158 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; 7.178 ; 7.292 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; 6.923 ; 6.843 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; 6.678 ; 6.852 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; 7.457 ; 7.370 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; 6.380 ; 6.513 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; -2.155 ; -2.360 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; -3.269 ; -3.453 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; -3.618 ; -3.772 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; -3.337 ; -3.552 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; -3.292 ; -3.469 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; -3.269 ; -3.453 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; -3.320 ; -3.549 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; -3.337 ; -3.530 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; -3.756 ; -3.985 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; -4.009 ; -4.217 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 7.610 ; 7.787 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 3.266 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 3.276 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 7.113 ; 7.012 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 6.681 ; 6.439 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 5.654 ; 5.450 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 7.113 ; 7.012 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 5.635 ; 5.453 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 5.330 ; 5.157 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 5.610 ; 5.404 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 5.321 ; 5.150 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 5.622 ; 5.418 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 3.158 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 3.168 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 7.343 ; 7.515 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 2.768 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 2.778 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 4.752 ; 4.586 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 6.057 ; 5.823 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 5.066 ; 4.869 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 6.524 ; 6.430 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 5.048 ; 4.872 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 4.762 ; 4.593 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 5.029 ; 4.830 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 4.752 ; 4.586 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 5.040 ; 4.843 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 2.663 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 2.673 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                         ; Synchronization Node                                                                                                       ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]         ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.582         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3] ;                ;              ;                  ; -0.633       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3] ;                ;              ;                  ; -2.949       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.542         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7] ;                ;              ;                  ; -0.372       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7] ;                ;              ;                  ; -3.170       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.432         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8] ;                ;              ;                  ; -0.705       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8] ;                ;              ;                  ; -2.727       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.348         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4] ;                ;              ;                  ; -0.620       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4] ;                ;              ;                  ; -2.728       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; -3.235         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;                ;              ;                  ; 0.040        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;                ;              ;                  ; -3.275       ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.185         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6] ;                ;              ;                  ; -0.644       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6] ;                ;              ;                  ; -2.541       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.015         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9] ;                ;              ;                  ; 0.040        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9] ;                ;              ;                  ; -3.055       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.012         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5] ;                ;              ;                  ; -0.124       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5] ;                ;              ;                  ; -2.888       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.001         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2] ;                ;              ;                  ; -0.608       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2] ;                ;              ;                  ; -2.393       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.871         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1] ;                ;              ;                  ; -0.575       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1] ;                ;              ;                  ; -2.296       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.675         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0] ;                ;              ;                  ; -0.169       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0] ;                ;              ;                  ; -2.506       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.375         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; 48.542       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0] ;                ;              ;                  ; 5.833        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.505         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 48.332       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3] ;                ;              ;                  ; 6.173        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.572         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 48.696       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6] ;                ;              ;                  ; 5.876        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.681         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 49.038       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4] ;                ;              ;                  ; 5.643        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.722         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 48.824       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8] ;                ;              ;                  ; 5.898        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.773         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 48.828       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9] ;                ;              ;                  ; 5.945        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.809         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 48.828       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7] ;                ;              ;                  ; 5.981        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.979         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 48.827       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5] ;                ;              ;                  ; 6.152        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 54.998         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                        ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                           ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 49.039       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ;                ;              ;                  ; 5.959        ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 55.084         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 49.037       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1] ;                ;              ;                  ; 6.047        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 55.169         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 49.037       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2] ;                ;              ;                  ; 6.132        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 134.21 MHz ; 134.21 MHz      ; inst9|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 192.12 MHz ; 192.12 MHz      ; clk                                               ;                                                ;
; 245.4 MHz  ; 238.04 MHz      ; uart_control:inst8|rd_uart_signal                 ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -3.075 ; -106.432      ;
; clk                                               ; -2.311 ; -18.274       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 2.461  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -0.186 ; -2.137        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.390  ; 0.000         ;
; clk                                               ; 0.401  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -0.104 ; -0.832        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 47.000 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -0.197 ; -10.540       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.959  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -3.201 ; -100.185      ;
; clk                                               ; 9.724  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 24.672 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -3.075 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 4.005      ;
; -3.075 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 4.005      ;
; -3.056 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.986      ;
; -3.023 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.953      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.998 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.260      ; 4.182      ;
; -2.972 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.267      ; 4.278      ;
; -2.965 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.897      ;
; -2.965 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.897      ;
; -2.946 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.878      ;
; -2.940 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.870      ;
; -2.940 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.870      ;
; -2.940 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.870      ;
; -2.940 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.870      ;
; -2.940 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.870      ;
; -2.940 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.870      ;
; -2.940 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.870      ;
; -2.924 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.855      ;
; -2.924 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.855      ;
; -2.913 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.845      ;
; -2.906 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.837      ;
; -2.906 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.837      ;
; -2.905 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.836      ;
; -2.905 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.836      ;
; -2.905 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.836      ;
; -2.890 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.821      ;
; -2.890 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.821      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.888 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.262      ; 4.074      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.816      ;
; -2.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.817      ;
; -2.874 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.805      ;
; -2.874 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.805      ;
; -2.872 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.803      ;
; -2.871 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.802      ;
; -2.867 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.797      ;
; -2.867 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.797      ;
; -2.862 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.269      ; 4.170      ;
; -2.855 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.786      ;
; -2.854 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.784      ;
; -2.854 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.784      ;
; -2.853 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.784      ;
; -2.848 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.778      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.847 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.032      ;
; -2.838 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.769      ;
; -2.832 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.762      ;
; -2.830 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.762      ;
; -2.830 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.762      ;
; -2.830 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.762      ;
; -2.830 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.762      ;
; -2.830 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.762      ;
; -2.830 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.762      ;
; -2.830 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.070     ; 3.762      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.828 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 4.013      ;
; -2.827 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.757      ;
; -2.822 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.753      ;
; -2.821 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.268      ; 4.128      ;
; -2.815 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.072     ; 3.745      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.813 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.261      ; 3.998      ;
; -2.804 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.071     ; 3.735      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                              ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.311 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                             ; uart_tx:inst|tx_data[0]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.842     ; 1.961      ;
; -2.309 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                             ; uart_tx:inst|tx_data[1]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.842     ; 1.959      ;
; -2.303 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                             ; uart_tx:inst|tx_data[2]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.842     ; 1.953      ;
; -2.295 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                             ; uart_tx:inst|tx_data[7]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.842     ; 1.945      ;
; -2.241 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                             ; uart_tx:inst|tx_data[6]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.794     ; 1.939      ;
; -2.163 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                             ; uart_tx:inst|tx_data[3]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.794     ; 1.861      ;
; -2.111 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                             ; uart_tx:inst|tx_data[5]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.842     ; 1.761      ;
; -2.066 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                             ; uart_tx:inst|tx_data[4]              ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.794     ; 1.764      ;
; -0.239 ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_control:inst8|rd_uart_signal    ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; 2.323      ; 3.294      ;
; -0.236 ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_tx:inst|rx_int0                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; 2.315      ; 3.283      ;
; -0.169 ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_control:inst8|rd_uart_signal    ; uart_control:inst8|rd_uart_signal                 ; clk         ; 1.000        ; 2.323      ; 3.724      ;
; 0.055  ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_tx:inst|rx_int0                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 1.000        ; 2.315      ; 3.492      ;
; 4.631  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.826      ; 7.117      ;
; 4.822  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.826      ; 6.926      ;
; 4.845  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.826      ; 6.903      ;
; 4.904  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.826      ; 6.844      ;
; 5.001  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.826      ; 6.747      ;
; 5.120  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.840      ; 6.642      ;
; 5.320  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.826      ; 6.428      ;
; 5.713  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.825      ; 6.034      ;
; 5.728  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.817      ; 6.011      ;
; 5.907  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.837      ; 5.852      ;
; 5.935  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.825      ; 5.812      ;
; 5.975  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.818      ; 5.765      ;
; 5.999  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.818      ; 5.741      ;
; 6.013  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.825      ; 5.734      ;
; 6.026  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.825      ; 5.721      ;
; 6.028  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.825      ; 5.719      ;
; 6.067  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.817      ; 5.672      ;
; 6.160  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                 ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.825      ; 5.587      ;
; 6.208  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.818      ; 5.532      ;
; 6.230  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.818      ; 5.510      ;
; 6.248  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.837      ; 5.511      ;
; 6.376  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                  ; uart_control:inst8|rd_uart_signal    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.825      ; 5.371      ;
; 14.795 ; command_platform:inst3|gather_set[1]                                                                                        ; uart_control:inst8|rd_uart_signal    ; clk                                               ; clk         ; 20.000       ; -0.055     ; 5.152      ;
; 15.064 ; command_platform:inst3|gather_set[0]                                                                                        ; uart_control:inst8|rd_uart_signal    ; clk                                               ; clk         ; 20.000       ; -0.055     ; 4.883      ;
; 15.427 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.065     ; 4.510      ;
; 15.427 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.065     ; 4.510      ;
; 15.842 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[3]        ; clk                                               ; clk         ; 20.000       ; -0.096     ; 4.064      ;
; 15.928 ; uart_rx:inst1|rx_data_r[1]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 4.003      ;
; 15.928 ; uart_rx:inst1|rx_data_r[1]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 4.003      ;
; 16.021 ; uart_rx:inst1|rx_data_r[5]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 3.910      ;
; 16.021 ; uart_rx:inst1|rx_data_r[5]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 3.910      ;
; 16.028 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[5]           ; clk                                               ; clk         ; 20.000       ; -0.091     ; 3.883      ;
; 16.028 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[6]           ; clk                                               ; clk         ; 20.000       ; -0.091     ; 3.883      ;
; 16.028 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[7]           ; clk                                               ; clk         ; 20.000       ; -0.091     ; 3.883      ;
; 16.028 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[0]           ; clk                                               ; clk         ; 20.000       ; -0.091     ; 3.883      ;
; 16.028 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[1]           ; clk                                               ; clk         ; 20.000       ; -0.091     ; 3.883      ;
; 16.028 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[3]           ; clk                                               ; clk         ; 20.000       ; -0.091     ; 3.883      ;
; 16.094 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[4]           ; clk                                               ; clk         ; 20.000       ; -0.096     ; 3.812      ;
; 16.123 ; uart_tx:inst|tx_data[5]                                                                                                     ; uart_tx:inst|rs232_tx_r              ; clk                                               ; clk         ; 20.000       ; -0.496     ; 3.383      ;
; 16.146 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[6]        ; clk                                               ; clk         ; 20.000       ; -0.096     ; 3.760      ;
; 16.147 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[2]        ; clk                                               ; clk         ; 20.000       ; -0.096     ; 3.759      ;
; 16.148 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[4]        ; clk                                               ; clk         ; 20.000       ; -0.096     ; 3.758      ;
; 16.148 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[0]        ; clk                                               ; clk         ; 20.000       ; -0.096     ; 3.758      ;
; 16.149 ; uart_tx:inst|num[0]                                                                                                         ; uart_tx:inst|rs232_tx_r              ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.780      ;
; 16.152 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[5]        ; clk                                               ; clk         ; 20.000       ; -0.096     ; 3.754      ;
; 16.152 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[1]        ; clk                                               ; clk         ; 20.000       ; -0.096     ; 3.754      ;
; 16.158 ; uart_tx:inst|num[1]                                                                                                         ; uart_tx:inst|rs232_tx_r              ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.771      ;
; 16.164 ; uart_rx:inst1|rx_data_r[0]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 3.767      ;
; 16.164 ; uart_rx:inst1|rx_data_r[0]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 3.767      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[8]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[9]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[0]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[1]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[2]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[3]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[4]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[5]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[6]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[7]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[11]                   ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[10]                   ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.191 ; bps:inst10|cnt[5]                                                                                                           ; bps:inst10|cnt[12]                   ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.738      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[8]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[9]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[0]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[1]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[2]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[3]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[4]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[5]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[6]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[7]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[11]                   ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[10]                   ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.210 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[12]                   ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.719      ;
; 16.232 ; uart_rx:inst1|rx_data_r[7]                                                                                                  ; command_platform:inst3|gather_set[0] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 3.699      ;
; 16.232 ; uart_rx:inst1|rx_data_r[7]                                                                                                  ; command_platform:inst3|gather_set[1] ; clk                                               ; clk         ; 20.000       ; -0.071     ; 3.699      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[8]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[9]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[0]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[1]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[2]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[3]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[4]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[5]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[6]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[7]                    ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
; 16.256 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[11]                   ; clk                                               ; clk         ; 20.000       ; -0.073     ; 3.673      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.461  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_1_wr                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.272     ; 5.219      ;
; 2.461  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_1_rd                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.272     ; 5.219      ;
; 2.730  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_1_wr                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.272     ; 4.950      ;
; 2.730  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_1_rd                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.272     ; 4.950      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[9]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[10]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[0]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[8]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[11]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[1]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[2]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[3]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[7]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[5]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[6]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.617  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[4]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 4.040      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[9]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[10]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[0]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[8]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[11]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[1]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[2]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[3]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[7]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[5]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[6]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 3.917  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[4]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.295     ; 3.740      ;
; 4.596  ; command_platform:inst3|trigger_level[0]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 3.058      ;
; 4.722  ; command_platform:inst3|trigger_level[2]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 2.932      ;
; 4.808  ; command_platform:inst3|trigger_level[1]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 2.846      ;
; 4.843  ; command_platform:inst3|trigger_level[4]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 2.811      ;
; 4.927  ; command_platform:inst3|trigger_level[3]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 2.727      ;
; 4.969  ; command_platform:inst3|trigger_level[6]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 2.685      ;
; 5.059  ; command_platform:inst3|trigger_level[5]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 2.595      ;
; 5.592  ; command_platform:inst3|trigger_level[7]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.298     ; 2.062      ;
; 6.139  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_full_rst                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.293     ; 1.520      ;
; 6.485  ; command_platform:inst3|trigger_set                                         ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.294     ; 1.173      ;
; 6.534  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_full_rst                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.293     ; 1.125      ;
; 42.549 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.404      ;
; 42.549 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.404      ;
; 42.556 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.397      ;
; 42.556 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.397      ;
; 42.556 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.397      ;
; 42.556 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.397      ;
; 42.564 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.389      ;
; 42.564 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.389      ;
; 42.726 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.227      ;
; 42.726 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.227      ;
; 42.733 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.220      ;
; 42.733 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.220      ;
; 42.849 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.104      ;
; 42.849 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.104      ;
; 42.859 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.094      ;
; 42.859 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 7.094      ;
; 43.167 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.765      ;
; 43.174 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.758      ;
; 43.174 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.758      ;
; 43.182 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.750      ;
; 43.344 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.588      ;
; 43.351 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.581      ;
; 43.409 ; fifo_control:inst5|cnt[11]                                                 ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 6.544      ;
; 43.409 ; fifo_control:inst5|cnt[11]                                                 ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 6.544      ;
; 43.432 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.494      ;
; 43.432 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.494      ;
; 43.467 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.465      ;
; 43.477 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.070     ; 6.455      ;
; 43.535 ; fifo_control:inst5|cnt[8]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 6.418      ;
; 43.535 ; fifo_control:inst5|cnt[8]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 6.418      ;
; 43.617 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 6.288      ;
; 43.623 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.303      ;
; 43.623 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.303      ;
; 43.627 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.301      ;
; 43.627 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.301      ;
; 43.627 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.299      ;
; 43.627 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.299      ;
; 43.634 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.294      ;
; 43.705 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.221      ;
; 43.705 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.221      ;
; 43.802 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.124      ;
; 43.802 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.076     ; 6.124      ;
; 43.808 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 6.097      ;
; 43.818 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.110      ;
; 43.818 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.110      ;
; 43.825 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.103      ;
; 43.831 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 6.074      ;
; 43.841 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.087      ;
; 43.841 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.087      ;
; 43.848 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.080      ;
; 43.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 6.054      ;
; 43.886 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 6.054      ;
; 43.890 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 6.015      ;
; 43.900 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.028      ;
; 43.900 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.028      ;
; 43.907 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 6.021      ;
; 43.948 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.088     ; 5.966      ;
; 43.987 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.097     ; 5.918      ;
; 43.997 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.931      ;
; 43.997 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.931      ;
; 44.004 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.074     ; 5.924      ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.186 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.701      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.152 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.450      ; 3.058      ;
; -0.145 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.742      ;
; -0.145 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.742      ;
; -0.145 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.742      ;
; -0.111 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.776      ;
; -0.106 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.781      ;
; -0.077 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.459      ; 3.182      ;
; -0.006 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 2.880      ;
; 0.000  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 2.886      ;
; 0.049  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 2.935      ;
; 0.059  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 2.945      ;
; 0.064  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.951      ;
; 0.064  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.951      ;
; 0.064  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.951      ;
; 0.064  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.951      ;
; 0.064  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.951      ;
; 0.064  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.951      ;
; 0.064  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.983      ;
; 0.096  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.122      ; 2.983      ;
; 0.127  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 3.013      ;
; 0.127  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 3.013      ;
; 0.127  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 3.013      ;
; 0.127  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 3.013      ;
; 0.127  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 3.013      ;
; 0.127  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 3.013      ;
; 0.127  ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.121      ; 3.013      ;
; 0.403  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.669      ;
; 0.473  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.738      ;
; 0.473  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.738      ;
; 0.479  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.744      ;
; 0.501  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.139      ;
; 0.516  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.154      ;
; 0.524  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.162      ;
; 0.539  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.177      ;
; 0.581  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.846      ;
; 0.611  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.069      ; 0.875      ;
; 0.617  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.882      ;
; 0.632  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.897      ;
; 0.645  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.910      ;
; 0.648  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.913      ;
; 0.662  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.927      ;
; 0.663  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.928      ;
; 0.671  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.937      ;
; 0.693  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.958      ;
; 0.714  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.979      ;
; 0.720  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 0.986      ;
; 0.731  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 0.996      ;
; 0.750  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.407      ; 1.387      ;
; 0.758  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.024      ;
; 0.764  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.030      ;
; 0.769  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.407      ;
; 0.775  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.413      ;
; 0.786  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.424      ;
; 0.797  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.068      ; 1.060      ;
; 0.870  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.136      ;
; 0.908  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.173      ;
; 0.920  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.185      ;
; 0.923  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.189      ;
; 0.926  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.191      ;
; 0.938  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.204      ;
; 0.971  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.069      ; 1.235      ;
; 0.974  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.408      ; 1.612      ;
; 0.979  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.244      ;
; 1.002  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.267      ;
; 1.024  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.069      ; 1.288      ;
; 1.047  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.313      ;
; 1.047  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.068      ; 1.310      ;
; 1.060  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.069      ; 1.324      ;
; 1.070  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.335      ;
; 1.079  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.069      ; 1.343      ;
; 1.080  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.346      ;
; 1.101  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.367      ;
; 1.105  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.371      ;
; 1.120  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.069      ; 1.384      ;
; 1.127  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.393      ;
; 1.128  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.393      ;
; 1.133  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.399      ;
; 1.144  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.409      ;
; 1.156  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.421      ;
; 1.163  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.071      ; 1.429      ;
; 1.168  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.070      ; 1.433      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.390 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.059      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.055      ;
; 0.401 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fifo_control:inst5|fifo_full_rst                                                                                                                     ; fifo_control:inst5|fifo_full_rst                                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; DA:inst11|DA_DATA[7]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.055      ;
; 0.406 ; DA:inst11|DA_DATA[1]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.058      ;
; 0.410 ; DA:inst11|DA_DATA[3]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.062      ;
; 0.411 ; DA:inst11|DA_DATA[5]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.063      ;
; 0.416 ; DA:inst11|DA_DATA[0]                                                                                                                                 ; DA:inst11|DA_DATA[0]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.418 ; DA:inst11|DA_DATA[4]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.070      ;
; 0.421 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.077      ;
; 0.422 ; DA:inst11|DA_DATA[8]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.074      ;
; 0.426 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.075      ;
; 0.426 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.075      ;
; 0.428 ; DA:inst11|DA_DATA[0]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.080      ;
; 0.433 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.082      ;
; 0.434 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.090      ;
; 0.435 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.084      ;
; 0.435 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.090      ;
; 0.438 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.087      ;
; 0.447 ; DA:inst11|DA_DATA[2]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.099      ;
; 0.448 ; DA:inst11|DA_DATA[6]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.100      ;
; 0.450 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.099      ;
; 0.468 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.119      ;
; 0.470 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.483 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.065      ;
; 0.484 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.066      ;
; 0.489 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.756      ;
; 0.494 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.076      ;
; 0.502 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.771      ;
; 0.503 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.085      ;
; 0.508 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.090      ;
; 0.509 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.091      ;
; 0.527 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.109      ;
; 0.588 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.244      ;
; 0.599 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.868      ;
; 0.625 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.280      ;
; 0.629 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.898      ;
; 0.630 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.898      ;
; 0.632 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.900      ;
; 0.632 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.901      ;
; 0.635 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.284      ;
; 0.644 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.300      ;
; 0.644 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.645 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.645 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.914      ;
; 0.647 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.916      ;
; 0.668 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.937      ;
; 0.672 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.941      ;
; 0.673 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.942      ;
; 0.692 ; fifo_control:inst5|cnt[1]                                                                                                                            ; fifo_control:inst5|cnt[1]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; fifo_control:inst5|cnt[3]                                                                                                                            ; fifo_control:inst5|cnt[3]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; fifo_control:inst5|cnt[11]                                                                                                                           ; fifo_control:inst5|cnt[11]                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; fifo_control:inst5|cnt[7]                                                                                                                            ; fifo_control:inst5|cnt[7]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; fifo_control:inst5|cnt[5]                                                                                                                            ; fifo_control:inst5|cnt[5]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; fifo_control:inst5|cnt[4]                                                                                                                            ; fifo_control:inst5|cnt[4]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.699 ; fifo_control:inst5|cnt[8]                                                                                                                            ; fifo_control:inst5|cnt[8]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; fifo_control:inst5|cnt[2]                                                                                                                            ; fifo_control:inst5|cnt[2]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.282      ;
; 0.700 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; fifo_control:inst5|cnt[6]                                                                                                                            ; fifo_control:inst5|cnt[6]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.702 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.970      ;
; 0.705 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; DA:inst11|DA_DATA[4]                                                                                                                                 ; DA:inst11|DA_DATA[4]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; DA:inst11|DA_DATA[6]                                                                                                                                 ; DA:inst11|DA_DATA[6]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; fifo_control:inst5|cnt[9]                                                                                                                            ; fifo_control:inst5|cnt[9]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; DA:inst11|DA_DATA[2]                                                                                                                                 ; DA:inst11|DA_DATA[2]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.401 ; uart_tx:inst|num[0]                ; uart_tx:inst|num[0]                     ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:inst|num[1]                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:inst|num[2]                ; uart_tx:inst|num[2]                     ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:inst|num[3]                ; uart_tx:inst|num[3]                     ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:inst|bps_start_r           ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; command_platform:inst3|trigger_set ; command_platform:inst3|trigger_set      ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[5]      ; uart_rx:inst1|rx_temp_data[5]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[4]      ; uart_rx:inst1|rx_temp_data[4]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[6]      ; uart_rx:inst1|rx_temp_data[6]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[7]      ; uart_rx:inst1|rx_temp_data[7]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[0]      ; uart_rx:inst1|rx_temp_data[0]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[1]      ; uart_rx:inst1|rx_temp_data[1]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[3]      ; uart_rx:inst1|rx_temp_data[3]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|rx_temp_data[2]      ; uart_rx:inst1|rx_temp_data[2]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[1]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|num[3]               ; uart_rx:inst1|num[3]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|num[2]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|bps_start_r          ; uart_rx:inst1|bps_start_r               ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:inst1|num[0]               ; uart_rx:inst1|num[0]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.453 ; uart_tx:inst|rx_int2               ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.721      ;
; 0.468 ; bps:inst10|cnt[12]                 ; bps:inst10|cnt[12]                      ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; uart_tx:inst|rx_int0               ; uart_tx:inst|rx_int1                    ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.471 ; uart_rx:inst1|rx_temp_data[4]      ; uart_rx:inst1|rx_data_r[4]              ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.738      ;
; 0.496 ; uart_control:inst8|rd_uart_signal  ; uart_tx:inst|rx_int0                    ; uart_control:inst8|rd_uart_signal ; clk         ; 0.000        ; 2.401      ; 3.362      ;
; 0.498 ; uart_rx:inst1|bps_start_r          ; uart_rx:inst1|num[0]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.765      ;
; 0.506 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|bps_start_r               ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.773      ;
; 0.613 ; uart_control:inst8|rd_uart_signal  ; uart_control:inst8|rd_uart_signal       ; uart_control:inst8|rd_uart_signal ; clk         ; 0.000        ; 2.409      ; 3.487      ;
; 0.653 ; uart_rx:inst1|rx_data_r[5]         ; command_platform:inst3|trigger_level[5] ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.921      ;
; 0.656 ; uart_rx:inst1|rs232_rx2            ; uart_rx:inst1|rs232_rx3                 ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.923      ;
; 0.659 ; uart_tx:inst|rx_int1               ; uart_tx:inst|rx_int2                    ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.927      ;
; 0.660 ; uart_rx:inst1|rx_data_r[3]         ; command_platform:inst3|trigger_level[3] ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.928      ;
; 0.662 ; bps:inst2|cnt[8]                   ; bps:inst2|clk_bps_r                     ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.930      ;
; 0.667 ; uart_rx:inst1|rs232_rx0            ; uart_rx:inst1|rs232_rx1                 ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.934      ;
; 0.673 ; uart_control:inst8|rd_uart_signal  ; uart_control:inst8|rd_uart_signal       ; uart_control:inst8|rd_uart_signal ; clk         ; -0.500       ; 2.409      ; 3.047      ;
; 0.685 ; bps:inst10|cnt[8]                  ; bps:inst10|clk_bps_r                    ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.953      ;
; 0.689 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[0]                     ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[3]                     ; clk                               ; clk         ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; bps:inst10|cnt[3]                  ; bps:inst10|cnt[3]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; bps:inst2|cnt[7]                   ; bps:inst2|cnt[7]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.962      ;
; 0.693 ; bps:inst10|cnt[1]                  ; bps:inst10|cnt[1]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; bps:inst2|cnt[3]                   ; bps:inst2|cnt[3]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.963      ;
; 0.695 ; bps:inst10|cnt[7]                  ; bps:inst10|cnt[7]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.701 ; bps:inst2|cnt[2]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.970      ;
; 0.704 ; bps:inst10|cnt[4]                  ; bps:inst10|cnt[4]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; bps:inst10|cnt[5]                  ; bps:inst10|cnt[5]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; bps:inst10|cnt[2]                  ; bps:inst10|cnt[2]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; bps:inst10|cnt[6]                  ; bps:inst10|cnt[6]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; bps:inst2|cnt[1]                   ; bps:inst2|cnt[1]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; bps:inst2|cnt[6]                   ; bps:inst2|cnt[6]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; bps:inst10|cnt[9]                  ; bps:inst10|cnt[9]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; bps:inst10|cnt[11]                 ; bps:inst10|cnt[11]                      ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; bps:inst2|cnt[10]                  ; bps:inst2|cnt[10]                       ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.976      ;
; 0.708 ; bps:inst2|cnt[11]                  ; bps:inst2|cnt[11]                       ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; bps:inst2|cnt[9]                   ; bps:inst2|cnt[9]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; bps:inst2|cnt[12]                  ; bps:inst2|cnt[12]                       ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.977      ;
; 0.711 ; bps:inst2|cnt[8]                   ; bps:inst2|cnt[8]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.980      ;
; 0.711 ; bps:inst10|cnt[10]                 ; bps:inst10|cnt[10]                      ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; bps:inst2|cnt[5]                   ; bps:inst2|cnt[5]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.981      ;
; 0.712 ; bps:inst10|cnt[8]                  ; bps:inst10|cnt[8]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; bps:inst2|cnt[4]                   ; bps:inst2|cnt[4]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.982      ;
; 0.720 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[0]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 0.989      ;
; 0.721 ; bps:inst10|cnt[0]                  ; bps:inst10|cnt[0]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 0.989      ;
; 0.736 ; uart_rx:inst1|num[0]               ; uart_rx:inst1|num[1]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 1.003      ;
; 0.757 ; uart_tx:inst|rx_int1               ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.025      ;
; 0.767 ; uart_tx:inst|num[0]                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.035      ;
; 0.795 ; uart_control:inst8|rd_uart_signal  ; uart_tx:inst|rx_int0                    ; uart_control:inst8|rd_uart_signal ; clk         ; -0.500       ; 2.401      ; 3.161      ;
; 0.835 ; uart_tx:inst|rs232_tx_r            ; uart_tx:inst|rs232_tx_r                 ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.103      ;
; 0.847 ; uart_rx:inst1|rs232_rx1            ; uart_rx:inst1|rs232_rx2                 ; clk                               ; clk         ; 0.000        ; 0.072      ; 1.114      ;
; 0.849 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|rx_temp_data[7]           ; clk                               ; clk         ; 0.000        ; 0.072      ; 1.116      ;
; 0.876 ; uart_rx:inst1|rx_temp_data[2]      ; uart_rx:inst1|rx_data_r[2]              ; clk                               ; clk         ; 0.000        ; 0.071      ; 1.142      ;
; 0.884 ; uart_rx:inst1|rx_data_r[1]         ; command_platform:inst3|trigger_level[1] ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.152      ;
; 0.889 ; uart_rx:inst1|rx_data_r[7]         ; command_platform:inst3|trigger_level[7] ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.157      ;
; 0.892 ; uart_rx:inst1|rx_temp_data[7]      ; uart_rx:inst1|rx_data_r[7]              ; clk                               ; clk         ; 0.000        ; 0.079      ; 1.166      ;
; 0.902 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[3]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 1.169      ;
; 0.903 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[2]                    ; clk                               ; clk         ; 0.000        ; 0.072      ; 1.170      ;
; 0.929 ; uart_rx:inst1|rx_data_r[2]         ; command_platform:inst3|trigger_set      ; clk                               ; clk         ; 0.000        ; 0.075      ; 1.199      ;
; 0.930 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.072      ; 1.197      ;
; 0.956 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[2]                     ; clk                               ; clk         ; 0.000        ; 0.072      ; 1.223      ;
; 0.968 ; uart_tx:inst|num[2]                ; uart_tx:inst|rs232_tx_r                 ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.236      ;
; 0.975 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|rx_temp_data[2]           ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.243      ;
; 0.997 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|rx_temp_data[6]           ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.265      ;
; 1.013 ; bps:inst10|cnt[3]                  ; bps:inst10|cnt[4]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.015 ; bps:inst10|cnt[1]                  ; bps:inst10|cnt[2]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[1]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.284      ;
; 1.016 ; bps:inst10|cnt[0]                  ; bps:inst10|cnt[1]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; bps:inst2|cnt[7]                   ; bps:inst2|cnt[8]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.286      ;
; 1.018 ; bps:inst2|cnt[3]                   ; bps:inst2|cnt[4]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.287      ;
; 1.019 ; bps:inst10|cnt[7]                  ; bps:inst10|cnt[8]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; bps:inst2|cnt[2]                   ; bps:inst2|cnt[3]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.289      ;
; 1.023 ; bps:inst10|cnt[4]                  ; bps:inst10|cnt[5]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; bps:inst10|cnt[2]                  ; bps:inst10|cnt[3]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; bps:inst10|cnt[6]                  ; bps:inst10|cnt[7]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.292      ;
; 1.025 ; bps:inst2|cnt[6]                   ; bps:inst2|cnt[7]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.294      ;
; 1.026 ; bps:inst2|cnt[10]                  ; bps:inst2|cnt[11]                       ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.295      ;
; 1.028 ; bps:inst10|cnt[11]                 ; bps:inst10|cnt[12]                      ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; bps:inst10|cnt[5]                  ; bps:inst10|cnt[6]                       ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; bps:inst10|cnt[9]                  ; bps:inst10|cnt[10]                      ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; bps:inst10|cnt[10]                 ; bps:inst10|cnt[11]                      ; clk                               ; clk         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; bps:inst2|cnt[8]                   ; bps:inst2|cnt[9]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.298      ;
; 1.030 ; bps:inst2|cnt[1]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.074      ; 1.299      ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                      ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; -0.104 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.955      ; 3.403      ;
; 0.014  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.962      ; 3.407      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.624      ; 2.951      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.624      ; 2.951      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.095  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.950      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.624      ; 2.950      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.623      ; 2.949      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.626      ; 2.952      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.626      ; 2.952      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.625      ; 2.951      ;
; 0.096  ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 2.626      ; 2.952      ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.943      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.943      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.943      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.059     ; 2.943      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.081     ; 2.921      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 2.924      ;
; 47.000 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.078     ; 2.924      ;
; 47.001 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.938      ;
; 47.001 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.938      ;
; 47.001 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.938      ;
; 47.001 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.063     ; 2.938      ;
; 47.001 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.062     ; 2.939      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.952      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.952      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.952      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.010 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 2.951      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.061     ; 2.930      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.065     ; 2.926      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.951      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.951      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.951      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.951      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.951      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.951      ;
; 47.011 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.951      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.049     ; 2.939      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.014 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.048     ; 2.940      ;
; 47.448 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.389      ; 2.943      ;
; 47.448 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.389      ; 2.943      ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                       ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.197 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.715      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.715      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.146      ; 2.715      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.145      ; 2.714      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.148      ; 2.717      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.148      ; 2.717      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.147      ; 2.716      ;
; -0.196 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.148      ; 2.717      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.125 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.474      ; 3.109      ;
; -0.114 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 3.483      ; 3.169      ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.959 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 2.707      ;
; 1.959 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.553      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.706      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.414 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.707      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.716      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.716      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.716      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.716      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.716      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.716      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.716      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.415 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.105      ; 2.715      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 2.695      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.691      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.717      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.717      ;
; 2.416 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.106      ; 2.717      ;
; 2.426 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.704      ;
; 2.426 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.707      ;
; 2.426 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.707      ;
; 2.426 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.707      ;
; 2.426 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.707      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.703      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.703      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.703      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.703      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.686      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
; 2.427 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 2.689      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                          ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ;
; 0.080  ; 0.310        ; 0.230          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ;
; 0.081  ; 0.265        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ;
; 0.082  ; 0.266        ; 0.184          ; Low Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------+
; 9.724 ; 9.940        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[0]                 ;
; 9.724 ; 9.940        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[1]                 ;
; 9.724 ; 9.940        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[2]                 ;
; 9.724 ; 9.940        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[5]                 ;
; 9.724 ; 9.940        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[7]                 ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[3]                 ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[4]                 ;
; 9.731 ; 9.947        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[6]                 ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|clk_bps_r                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[0]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[10]                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[11]                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[12]                       ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[1]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[2]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[3]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[4]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[5]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[6]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[7]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[8]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[9]                        ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|bps_start_r                ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[0]                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[1]                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[2]                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[3]                     ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rs232_tx_r                 ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int0                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int1                    ;
; 9.772 ; 9.988        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int2                    ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|clk_bps_r                    ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[0]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[10]                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[11]                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[12]                      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[1]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[2]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[3]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[4]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[5]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[6]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[7]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[8]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[9]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[0] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[1] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[2] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[3] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[4] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[5] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[6] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[7] ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_set      ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_control:inst8|rd_uart_signal       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[0]              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[1]              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[3]              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[5]              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[6]              ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[7]              ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|gather_set[0]    ;
; 9.774 ; 9.990        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; command_platform:inst3|gather_set[1]    ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|bps_start_r               ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[0]                    ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[1]                    ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[2]                    ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[3]                    ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx0                 ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx1                 ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx2                 ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx3                 ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[2]              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[4]              ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[0]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[1]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[2]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[3]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[4]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[5]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[6]           ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[7]           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|bps_start_r               ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[0]                    ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[1]                    ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[2]                    ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|num[3]                    ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx0                 ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx1                 ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx2                 ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rs232_rx3                 ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[2]              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[4]              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[0]           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[1]           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[2]           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[3]           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[4]           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[5]           ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[6]           ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 24.672 ; 24.888       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ;
; 24.672 ; 24.888       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ;
; 24.716 ; 24.932       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; trigger_control:inst4|temp_0                                                                                                                         ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_1_rd                                                                                                                         ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_1_wr                                                                                                                         ;
; 24.717 ; 24.933       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; trigger_control:inst4|activation                                                                                                                     ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_2_rd                                                                                                                         ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_full_rst                                                                                                                     ;
; 24.718 ; 24.934       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; trigger_control:inst4|temp_1                                                                                                                         ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ;
; 24.720 ; 24.936       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ;
; 24.721 ; 24.937       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ;
; 24.721 ; 24.937       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ;
; 24.721 ; 24.937       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ;
; 24.721 ; 24.937       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[0]                                                                                                                            ;
; 24.721 ; 24.937       ; 0.216          ; High Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[10]                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; 2.763 ; 2.854 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; 7.108 ; 6.635 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; 7.108 ; 6.635 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; 6.538 ; 6.441 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; 6.557 ; 6.168 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; 6.456 ; 6.283 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; 6.189 ; 5.889 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; 5.982 ; 5.891 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; 6.710 ; 6.366 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; 5.746 ; 5.594 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; -1.929 ; -1.970 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; -2.863 ; -2.905 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; -3.202 ; -3.192 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; -2.911 ; -2.995 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; -2.891 ; -2.922 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; -2.863 ; -2.905 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; -2.888 ; -2.990 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; -2.910 ; -2.974 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; -3.311 ; -3.381 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; -3.559 ; -3.587 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 6.844 ; 7.181 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 3.040 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 3.051 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 6.527 ; 6.313 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 6.270 ; 5.857 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 5.251 ; 4.976 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 6.527 ; 6.313 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 5.228 ; 4.982 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 4.952 ; 4.713 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 5.207 ; 4.936 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 4.942 ; 4.704 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 5.217 ; 4.952 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 2.911 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 2.922 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 6.587 ; 6.913 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 2.579 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 2.589 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 4.414 ; 4.185 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 5.689 ; 5.291 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 4.708 ; 4.443 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 5.983 ; 5.779 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 4.685 ; 4.449 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 4.425 ; 4.194 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 4.668 ; 4.407 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 4.414 ; 4.185 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 4.678 ; 4.423 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 2.455 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 2.465 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                         ; Synchronization Node                                                                                                       ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]         ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.242         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3] ;                ;              ;                  ; -0.529       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3] ;                ;              ;                  ; -2.713       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.211         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7] ;                ;              ;                  ; -0.306       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7] ;                ;              ;                  ; -2.905       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.111         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8] ;                ;              ;                  ; -0.601       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8] ;                ;              ;                  ; -2.510       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -3.040         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4] ;                ;              ;                  ; -0.530       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4] ;                ;              ;                  ; -2.510       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; -2.938         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;                ;              ;                  ; 0.137        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;                ;              ;                  ; -3.075       ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.874         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6] ;                ;              ;                  ; -0.539       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6] ;                ;              ;                  ; -2.335       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.764         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5] ;                ;              ;                  ; -0.057       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5] ;                ;              ;                  ; -2.707       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.730         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9] ;                ;              ;                  ; 0.137        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9] ;                ;              ;                  ; -2.867       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.713         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2] ;                ;              ;                  ; -0.514       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2] ;                ;              ;                  ; -2.199       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.588         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1] ;                ;              ;                  ; -0.482       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1] ;                ;              ;                  ; -2.106       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -2.387         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0] ;                ;              ;                  ; -0.070       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0] ;                ;              ;                  ; -2.317       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.574         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; 48.667       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0] ;                ;              ;                  ; 5.907        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.708         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 48.460       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3] ;                ;              ;                  ; 6.248        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.776         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 48.801       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6] ;                ;              ;                  ; 5.975        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.861         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 49.133       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4] ;                ;              ;                  ; 5.728        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.922         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 48.923       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8] ;                ;              ;                  ; 5.999        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.954         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 48.926       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9] ;                ;              ;                  ; 6.028        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 54.992         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 48.925       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7] ;                ;              ;                  ; 6.067        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 55.145         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 49.132       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1] ;                ;              ;                  ; 6.013        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 55.155         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 48.925       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5] ;                ;              ;                  ; 6.230        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 55.160         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                        ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                           ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 49.134       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ;                ;              ;                  ; 6.026        ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 55.341         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 49.133       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2] ;                ;              ;                  ; 6.208        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; clk                                               ; -0.991 ; -7.646        ;
; uart_control:inst8|rd_uart_signal                 ; -0.867 ; -27.317       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 6.125  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -0.263 ; -5.741        ;
; clk                                               ; 0.011  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.128  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; 0.441  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 48.492 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -0.195 ; -10.694       ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.990  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; uart_control:inst8|rd_uart_signal                 ; -1.000 ; -57.000       ;
; clk                                               ; 9.410  ; 0.000         ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; 24.732 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                   ; To Node                                 ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.991 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                             ; uart_tx:inst|tx_data[1]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.554     ; 0.914      ;
; -0.990 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                             ; uart_tx:inst|tx_data[0]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.554     ; 0.913      ;
; -0.989 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                             ; uart_tx:inst|tx_data[7]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.554     ; 0.912      ;
; -0.988 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                             ; uart_tx:inst|tx_data[2]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.554     ; 0.911      ;
; -0.952 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                             ; uart_tx:inst|tx_data[6]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.537     ; 0.892      ;
; -0.914 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                             ; uart_tx:inst|tx_data[3]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.537     ; 0.854      ;
; -0.911 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                             ; uart_tx:inst|tx_data[5]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.554     ; 0.834      ;
; -0.884 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                             ; uart_tx:inst|tx_data[4]                 ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; -0.537     ; 0.824      ;
; -0.027 ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_tx:inst|rx_int0                    ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; 1.138      ; 1.747      ;
; 0.015  ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_control:inst8|rd_uart_signal       ; uart_control:inst8|rd_uart_signal                 ; clk         ; 0.500        ; 1.147      ; 1.714      ;
; 0.696  ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_tx:inst|rx_int0                    ; uart_control:inst8|rd_uart_signal                 ; clk         ; 1.000        ; 1.138      ; 1.524      ;
; 0.713  ; uart_control:inst8|rd_uart_signal                                                                                           ; uart_control:inst8|rd_uart_signal       ; uart_control:inst8|rd_uart_signal                 ; clk         ; 1.000        ; 1.147      ; 1.516      ;
; 7.654  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.071      ; 3.324      ;
; 7.712  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.071      ; 3.266      ;
; 7.740  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.071      ; 3.238      ;
; 7.847  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.071      ; 3.131      ;
; 7.869  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.071      ; 3.109      ;
; 7.912  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.077      ; 3.072      ;
; 8.067  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.071      ; 2.911      ;
; 8.197  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.060      ; 2.770      ;
; 8.232  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.070      ; 2.745      ;
; 8.294  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.070      ; 2.683      ;
; 8.303  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.075      ; 2.679      ;
; 8.316  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.061      ; 2.652      ;
; 8.324  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.070      ; 2.653      ;
; 8.335  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.070      ; 2.642      ;
; 8.344  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.070      ; 2.633      ;
; 8.348  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.061      ; 2.620      ;
; 8.386  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.060      ; 2.581      ;
; 8.404  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                 ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.070      ; 2.573      ;
; 8.412  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.061      ; 2.556      ;
; 8.442  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.061      ; 2.526      ;
; 8.495  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.075      ; 2.487      ;
; 8.526  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                  ; uart_control:inst8|rd_uart_signal       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 10.000       ; 1.070      ; 2.451      ;
; 17.500 ; command_platform:inst3|gather_set[1]                                                                                        ; uart_control:inst8|rd_uart_signal       ; clk                                               ; clk         ; 20.000       ; -0.026     ; 2.461      ;
; 17.663 ; command_platform:inst3|gather_set[0]                                                                                        ; uart_control:inst8|rd_uart_signal       ; clk                                               ; clk         ; 20.000       ; -0.026     ; 2.298      ;
; 17.840 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|gather_set[0]    ; clk                                               ; clk         ; 20.000       ; -0.031     ; 2.116      ;
; 17.840 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|gather_set[1]    ; clk                                               ; clk         ; 20.000       ; -0.031     ; 2.116      ;
; 18.009 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[3]           ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.927      ;
; 18.098 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[5]              ; clk                                               ; clk         ; 20.000       ; -0.047     ; 1.842      ;
; 18.098 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[6]              ; clk                                               ; clk         ; 20.000       ; -0.047     ; 1.842      ;
; 18.098 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[7]              ; clk                                               ; clk         ; 20.000       ; -0.047     ; 1.842      ;
; 18.098 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[0]              ; clk                                               ; clk         ; 20.000       ; -0.047     ; 1.842      ;
; 18.098 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[1]              ; clk                                               ; clk         ; 20.000       ; -0.047     ; 1.842      ;
; 18.098 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[3]              ; clk                                               ; clk         ; 20.000       ; -0.047     ; 1.842      ;
; 18.104 ; uart_rx:inst1|rx_data_r[5]                                                                                                  ; command_platform:inst3|gather_set[0]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.104 ; uart_rx:inst1|rx_data_r[5]                                                                                                  ; command_platform:inst3|gather_set[1]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.847      ;
; 18.131 ; uart_rx:inst1|rx_data_r[1]                                                                                                  ; command_platform:inst3|gather_set[0]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.820      ;
; 18.131 ; uart_rx:inst1|rx_data_r[1]                                                                                                  ; command_platform:inst3|gather_set[1]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.820      ;
; 18.138 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[4]              ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.798      ;
; 18.158 ; uart_tx:inst|tx_data[5]                                                                                                     ; uart_tx:inst|rs232_tx_r                 ; clk                                               ; clk         ; 20.000       ; -0.223     ; 1.606      ;
; 18.173 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[6]           ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.763      ;
; 18.175 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[2]           ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.761      ;
; 18.177 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[0]           ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.759      ;
; 18.178 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[4]           ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.758      ;
; 18.178 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[1]           ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.758      ;
; 18.179 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_temp_data[5]           ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.757      ;
; 18.180 ; uart_tx:inst|num[0]                                                                                                         ; uart_tx:inst|rs232_tx_r                 ; clk                                               ; clk         ; 20.000       ; -0.037     ; 1.770      ;
; 18.185 ; uart_tx:inst|num[1]                                                                                                         ; uart_tx:inst|rs232_tx_r                 ; clk                                               ; clk         ; 20.000       ; -0.037     ; 1.765      ;
; 18.224 ; uart_rx:inst1|rx_data_r[0]                                                                                                  ; command_platform:inst3|gather_set[0]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.727      ;
; 18.224 ; uart_rx:inst1|rx_data_r[0]                                                                                                  ; command_platform:inst3|gather_set[1]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.727      ;
; 18.233 ; uart_rx:inst1|rx_data_r[7]                                                                                                  ; command_platform:inst3|gather_set[0]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.718      ;
; 18.233 ; uart_rx:inst1|rx_data_r[7]                                                                                                  ; command_platform:inst3|gather_set[1]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.718      ;
; 18.246 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_set      ; clk                                               ; clk         ; 20.000       ; -0.035     ; 1.706      ;
; 18.270 ; uart_rx:inst1|rx_data_r[6]                                                                                                  ; command_platform:inst3|gather_set[0]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.681      ;
; 18.270 ; uart_rx:inst1|rx_data_r[6]                                                                                                  ; command_platform:inst3|gather_set[1]    ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.681      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[8]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[9]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[0]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[1]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[2]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[3]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[4]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[5]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[6]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[7]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[11]                      ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[10]                      ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.279 ; bps:inst10|cnt[12]                                                                                                          ; bps:inst10|cnt[12]                      ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.672      ;
; 18.325 ; bps:inst10|clk_bps_r                                                                                                        ; uart_rx:inst1|rx_data_r[2]              ; clk                                               ; clk         ; 20.000       ; -0.051     ; 1.611      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[8]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[9]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[0]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[1]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[2]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[3]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[4]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[5]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[6]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[7]                       ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[11]                      ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[10]                      ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.325 ; bps:inst10|cnt[4]                                                                                                           ; bps:inst10|cnt[12]                      ; clk                                               ; clk         ; 20.000       ; -0.036     ; 1.626      ;
; 18.344 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_level[5] ; clk                                               ; clk         ; 20.000       ; -0.032     ; 1.611      ;
; 18.344 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_level[0] ; clk                                               ; clk         ; 20.000       ; -0.032     ; 1.611      ;
; 18.344 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_level[1] ; clk                                               ; clk         ; 20.000       ; -0.032     ; 1.611      ;
; 18.344 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_level[2] ; clk                                               ; clk         ; 20.000       ; -0.032     ; 1.611      ;
; 18.344 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_level[3] ; clk                                               ; clk         ; 20.000       ; -0.032     ; 1.611      ;
; 18.344 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_level[4] ; clk                                               ; clk         ; 20.000       ; -0.032     ; 1.611      ;
; 18.344 ; uart_rx:inst1|rx_data_r[4]                                                                                                  ; command_platform:inst3|trigger_level[6] ; clk                                               ; clk         ; 20.000       ; -0.032     ; 1.611      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                   ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.867 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.985      ;
; -0.836 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.782      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.833 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.108      ; 1.896      ;
; -0.832 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.111      ; 1.952      ;
; -0.827 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.773      ;
; -0.825 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.944      ;
; -0.824 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.943      ;
; -0.820 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.939      ;
; -0.817 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.763      ;
; -0.811 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.930      ;
; -0.808 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.754      ;
; -0.801 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.039     ; 1.749      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.798 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.863      ;
; -0.794 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.741      ;
; -0.793 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.740      ;
; -0.792 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.039     ; 1.740      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.791 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.855      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.790 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.854      ;
; -0.789 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.736      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.786 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.850      ;
; -0.785 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.732      ;
; -0.784 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.731      ;
; -0.782 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.039     ; 1.730      ;
; -0.780 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.727      ;
; -0.780 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.727      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.777 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                           ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.841      ;
; -0.775 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.722      ;
; -0.774 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.892      ;
; -0.774 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.721      ;
; -0.773 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.039     ; 1.721      ;
; -0.771 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.718      ;
; -0.770 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.717      ;
; -0.769 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.715      ;
; -0.769 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.715      ;
; -0.769 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.715      ;
; -0.769 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.715      ;
; -0.769 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.715      ;
; -0.769 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.715      ;
; -0.769 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.715      ;
; -0.766 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.713      ;
; -0.765 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.712      ;
; -0.761 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.708      ;
; -0.761 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.708      ;
; -0.759 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.039     ; 1.707      ;
; -0.759 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.039     ; 1.707      ;
; -0.752 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.699      ;
; -0.748 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.695      ;
; -0.748 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.695      ;
; -0.747 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.694      ;
; -0.743 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.041     ; 1.689      ;
; -0.742 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.109      ; 1.860      ;
; -0.741 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0 ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; 0.110      ; 1.860      ;
; -0.740 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.687      ;
; -0.740 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.687      ;
; -0.740 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                               ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.687      ;
; -0.740 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.687      ;
; -0.740 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.687      ;
; -0.740 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                ; uart_control:inst8|rd_uart_signal ; uart_control:inst8|rd_uart_signal ; 1.000        ; -0.040     ; 1.687      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.125  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_1_wr                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.312     ; 2.500      ;
; 6.125  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_1_rd                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.312     ; 2.500      ;
; 6.288  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_1_wr                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.312     ; 2.337      ;
; 6.288  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_1_rd                                                                            ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.312     ; 2.337      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[9]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[10]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[0]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[8]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[11]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[1]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[2]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[3]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[7]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[5]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[6]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.667  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|cnt[4]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.945      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[9]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[10]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[0]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[8]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[11]                                                                              ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[1]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[2]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[3]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[7]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[5]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[6]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 6.770  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|cnt[4]                                                                               ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.325     ; 1.842      ;
; 7.206  ; command_platform:inst3|trigger_level[0]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 1.408      ;
; 7.274  ; command_platform:inst3|trigger_level[2]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 1.340      ;
; 7.310  ; command_platform:inst3|trigger_level[1]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 1.304      ;
; 7.338  ; command_platform:inst3|trigger_level[4]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 1.276      ;
; 7.378  ; command_platform:inst3|trigger_level[3]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 1.236      ;
; 7.406  ; command_platform:inst3|trigger_level[6]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 1.208      ;
; 7.446  ; command_platform:inst3|trigger_level[5]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 1.168      ;
; 7.694  ; command_platform:inst3|trigger_level[7]                                    ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.323     ; 0.920      ;
; 7.922  ; command_platform:inst3|gather_set[1]                                       ; fifo_control:inst5|fifo_full_rst                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.320     ; 0.695      ;
; 8.063  ; command_platform:inst3|trigger_set                                         ; trigger_control:inst4|activation                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.319     ; 0.555      ;
; 8.082  ; command_platform:inst3|gather_set[0]                                       ; fifo_control:inst5|fifo_full_rst                                                                        ; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.320     ; 0.535      ;
; 46.525 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.439      ;
; 46.525 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.439      ;
; 46.526 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.438      ;
; 46.526 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.438      ;
; 46.529 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.435      ;
; 46.529 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.435      ;
; 46.530 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.434      ;
; 46.530 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.434      ;
; 46.613 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.351      ;
; 46.613 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.351      ;
; 46.616 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.348      ;
; 46.616 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.348      ;
; 46.670 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.294      ;
; 46.670 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.294      ;
; 46.674 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.290      ;
; 46.674 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.290      ;
; 46.822 ; fifo_control:inst5|cnt[3]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 3.134      ;
; 46.823 ; fifo_control:inst5|cnt[2]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 3.133      ;
; 46.826 ; fifo_control:inst5|cnt[4]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 3.130      ;
; 46.827 ; fifo_control:inst5|cnt[6]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 3.129      ;
; 46.896 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 3.045      ;
; 46.902 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 3.047      ;
; 46.902 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 3.047      ;
; 46.910 ; fifo_control:inst5|cnt[0]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 3.046      ;
; 46.913 ; fifo_control:inst5|cnt[5]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 3.043      ;
; 46.954 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 2.987      ;
; 46.956 ; fifo_control:inst5|cnt[11]                                                 ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.008      ;
; 46.956 ; fifo_control:inst5|cnt[11]                                                 ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 3.008      ;
; 46.967 ; fifo_control:inst5|cnt[1]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 2.989      ;
; 46.971 ; fifo_control:inst5|cnt[7]                                                  ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.031     ; 2.985      ;
; 46.982 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 2.959      ;
; 46.993 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.956      ;
; 46.993 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.956      ;
; 47.010 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.939      ;
; 47.010 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.939      ;
; 47.012 ; fifo_control:inst5|cnt[8]                                                  ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 2.952      ;
; 47.012 ; fifo_control:inst5|cnt[8]                                                  ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.023     ; 2.952      ;
; 47.019 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.931      ;
; 47.020 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.930      ;
; 47.026 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.924      ;
; 47.077 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.873      ;
; 47.078 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.872      ;
; 47.084 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.866      ;
; 47.089 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 2.852      ;
; 47.104 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.845      ;
; 47.104 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.845      ;
; 47.105 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.845      ;
; 47.106 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.844      ;
; 47.111 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.046     ; 2.830      ;
; 47.112 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.838      ;
; 47.135 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.814      ;
; 47.135 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.038     ; 2.814      ;
; 47.154 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4] ; fifo_control:inst5|fifo_full_rst                                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.040     ; 2.793      ;
; 47.159 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4] ; fifo_control:inst5|fifo_1_wr                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.796      ;
; 47.159 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4] ; fifo_control:inst5|fifo_1_rd                                                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 2.796      ;
; 47.168 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.044     ; 2.775      ;
; 47.195 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.755      ;
; 47.202 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.748      ;
; 47.212 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.738      ;
; 47.213 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.737      ;
; 47.219 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.037     ; 2.731      ;
+--------+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.263 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.244      ;
; -0.248 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.259      ;
; -0.245 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.262      ;
; -0.244 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.263      ;
; -0.244 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.263      ;
; -0.244 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.263      ;
; -0.189 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.317      ;
; -0.167 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.339      ;
; -0.165 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.341      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.164 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.007      ; 1.503      ;
; -0.160 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.346      ;
; -0.144 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.363      ;
; -0.144 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.363      ;
; -0.144 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.363      ;
; -0.144 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.363      ;
; -0.144 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.363      ;
; -0.144 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.363      ;
; -0.144 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.853      ; 1.363      ;
; -0.134 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.854      ; 1.374      ;
; -0.134 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.854      ; 1.374      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.383      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.383      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.383      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.383      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.383      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.383      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.852      ; 1.383      ;
; -0.123 ; fifo_control:inst5|fifo_2_rd                                                                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.010      ; 1.561      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.307      ;
; 0.185  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.307      ;
; 0.191  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.314      ;
; 0.191  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.314      ;
; 0.207  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.330      ;
; 0.212  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.197      ; 0.513      ;
; 0.219  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.196      ; 0.519      ;
; 0.224  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.197      ; 0.525      ;
; 0.237  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.197      ; 0.538      ;
; 0.249  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.372      ;
; 0.259  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.381      ;
; 0.260  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.383      ;
; 0.264  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.387      ;
; 0.276  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.399      ;
; 0.282  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.040      ; 0.406      ;
; 0.282  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.405      ;
; 0.282  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.405      ;
; 0.285  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.408      ;
; 0.293  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.416      ;
; 0.304  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.427      ;
; 0.308  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.430      ;
; 0.308  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.431      ;
; 0.323  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.446      ;
; 0.327  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.450      ;
; 0.337  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.196      ; 0.637      ;
; 0.337  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.195      ; 0.636      ;
; 0.353  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.196      ; 0.653      ;
; 0.355  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.196      ; 0.655      ;
; 0.356  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.037      ; 0.477      ;
; 0.359  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.040      ; 0.483      ;
; 0.366  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.488      ;
; 0.371  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.040      ; 0.495      ;
; 0.397  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.519      ;
; 0.415  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.537      ;
; 0.420  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.543      ;
; 0.431  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.553      ;
; 0.435  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.558      ;
; 0.436  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.037      ; 0.557      ;
; 0.438  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.560      ;
; 0.439  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.037      ; 0.560      ;
; 0.446  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.568      ;
; 0.446  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.569      ;
; 0.447  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.197      ; 0.748      ;
; 0.449  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.041      ; 0.574      ;
; 0.455  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.577      ;
; 0.463  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.586      ;
; 0.471  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.593      ;
; 0.472  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.595      ;
; 0.473  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.596      ;
; 0.491  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.614      ;
; 0.498  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.621      ;
; 0.502  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.624      ;
; 0.512  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.634      ;
; 0.513  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.635      ;
; 0.513  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.038      ; 0.635      ;
; 0.514  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal ; 0.000        ; 0.039      ; 0.637      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; 0.011 ; uart_control:inst8|rd_uart_signal  ; uart_control:inst8|rd_uart_signal       ; uart_control:inst8|rd_uart_signal ; clk         ; 0.000        ; 1.191      ; 1.421      ;
; 0.066 ; uart_control:inst8|rd_uart_signal  ; uart_tx:inst|rx_int0                    ; uart_control:inst8|rd_uart_signal ; clk         ; 0.000        ; 1.182      ; 1.467      ;
; 0.186 ; uart_tx:inst|num[0]                ; uart_tx:inst|num[0]                     ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:inst|num[1]                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:inst|num[2]                ; uart_tx:inst|num[2]                     ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:inst|num[3]                ; uart_tx:inst|num[3]                     ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_tx:inst|bps_start_r           ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; command_platform:inst3|trigger_set ; command_platform:inst3|trigger_set      ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[5]      ; uart_rx:inst1|rx_temp_data[5]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[4]      ; uart_rx:inst1|rx_temp_data[4]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[6]      ; uart_rx:inst1|rx_temp_data[6]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[7]      ; uart_rx:inst1|rx_temp_data[7]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[0]      ; uart_rx:inst1|rx_temp_data[0]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[1]      ; uart_rx:inst1|rx_temp_data[1]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[3]      ; uart_rx:inst1|rx_temp_data[3]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|rx_temp_data[2]      ; uart_rx:inst1|rx_temp_data[2]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[1]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|num[3]               ; uart_rx:inst1|num[3]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|num[2]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|bps_start_r          ; uart_rx:inst1|bps_start_r               ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:inst1|num[0]               ; uart_rx:inst1|num[0]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; uart_tx:inst|rx_int0               ; uart_tx:inst|rx_int1                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_rx:inst1|rx_temp_data[4]      ; uart_rx:inst1|rx_data_r[4]              ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; uart_tx:inst|rx_int2               ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.321      ;
; 0.204 ; bps:inst10|cnt[12]                 ; bps:inst10|cnt[12]                      ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.324      ;
; 0.220 ; uart_rx:inst1|bps_start_r          ; uart_rx:inst1|num[0]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.340      ;
; 0.229 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|bps_start_r               ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.349      ;
; 0.271 ; uart_rx:inst1|rx_data_r[5]         ; command_platform:inst3|trigger_level[5] ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; uart_rx:inst1|rs232_rx2            ; uart_rx:inst1|rs232_rx3                 ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; uart_tx:inst|rx_int1               ; uart_tx:inst|rx_int2                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.395      ;
; 0.275 ; uart_rx:inst1|rx_data_r[3]         ; command_platform:inst3|trigger_level[3] ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.396      ;
; 0.279 ; bps:inst2|cnt[8]                   ; bps:inst2|clk_bps_r                     ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; uart_rx:inst1|rs232_rx0            ; uart_rx:inst1|rs232_rx1                 ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.288 ; bps:inst10|cnt[8]                  ; bps:inst10|clk_bps_r                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[0]                     ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.409      ;
; 0.290 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[3]                     ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.410      ;
; 0.298 ; bps:inst2|cnt[7]                   ; bps:inst2|cnt[7]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; bps:inst10|cnt[3]                  ; bps:inst10|cnt[3]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; bps:inst2|cnt[3]                   ; bps:inst2|cnt[3]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; bps:inst10|cnt[1]                  ; bps:inst10|cnt[1]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; bps:inst10|cnt[7]                  ; bps:inst10|cnt[7]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; bps:inst2|cnt[2]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; bps:inst2|cnt[6]                   ; bps:inst2|cnt[6]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; bps:inst10|cnt[5]                  ; bps:inst10|cnt[5]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; bps:inst10|cnt[6]                  ; bps:inst10|cnt[6]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; bps:inst2|cnt[1]                   ; bps:inst2|cnt[1]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bps:inst2|cnt[10]                  ; bps:inst2|cnt[10]                       ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bps:inst2|cnt[12]                  ; bps:inst2|cnt[12]                       ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; bps:inst10|cnt[9]                  ; bps:inst10|cnt[9]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; bps:inst10|cnt[2]                  ; bps:inst10|cnt[2]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; bps:inst10|cnt[4]                  ; bps:inst10|cnt[4]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; bps:inst10|cnt[11]                 ; bps:inst10|cnt[11]                      ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; bps:inst2|cnt[11]                  ; bps:inst2|cnt[11]                       ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; bps:inst2|cnt[9]                   ; bps:inst2|cnt[9]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; bps:inst2|cnt[8]                   ; bps:inst2|cnt[8]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; bps:inst2|cnt[5]                   ; bps:inst2|cnt[5]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; bps:inst10|cnt[8]                  ; bps:inst10|cnt[8]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; bps:inst10|cnt[10]                 ; bps:inst10|cnt[10]                      ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; bps:inst2|cnt[4]                   ; bps:inst2|cnt[4]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[0]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; bps:inst10|cnt[0]                  ; bps:inst10|cnt[0]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.321 ; uart_rx:inst1|num[0]               ; uart_rx:inst1|num[1]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.441      ;
; 0.333 ; uart_tx:inst|rx_int1               ; uart_tx:inst|bps_start_r                ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.453      ;
; 0.339 ; uart_tx:inst|num[0]                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; uart_rx:inst1|rs232_rx1            ; uart_rx:inst1|rs232_rx2                 ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.460      ;
; 0.350 ; uart_rx:inst1|rx_temp_data[2]      ; uart_rx:inst1|rx_data_r[2]              ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.470      ;
; 0.358 ; uart_rx:inst1|rx_data_r[1]         ; command_platform:inst3|trigger_level[1] ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.479      ;
; 0.361 ; uart_rx:inst1|rx_data_r[7]         ; command_platform:inst3|trigger_level[7] ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.482      ;
; 0.375 ; uart_tx:inst|rs232_tx_r            ; uart_tx:inst|rs232_tx_r                 ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.496      ;
; 0.387 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[3]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.507      ;
; 0.387 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|num[2]                    ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.507      ;
; 0.396 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|rx_temp_data[7]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.516      ;
; 0.399 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[2]                     ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.519      ;
; 0.400 ; bps:inst2|clk_bps_r                ; uart_tx:inst|num[1]                     ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.520      ;
; 0.408 ; uart_rx:inst1|rx_temp_data[7]      ; uart_rx:inst1|rx_data_r[7]              ; clk                               ; clk         ; 0.000        ; 0.041      ; 0.533      ;
; 0.412 ; uart_rx:inst1|rx_data_r[2]         ; command_platform:inst3|trigger_set      ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.533      ;
; 0.416 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|rx_temp_data[6]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.536      ;
; 0.422 ; uart_tx:inst|num[2]                ; uart_tx:inst|rs232_tx_r                 ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.543      ;
; 0.426 ; uart_rx:inst1|num[2]               ; uart_rx:inst1|rx_temp_data[2]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.546      ;
; 0.447 ; bps:inst10|cnt[3]                  ; bps:inst10|cnt[4]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; bps:inst2|cnt[7]                   ; bps:inst2|cnt[8]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; bps:inst10|cnt[1]                  ; bps:inst10|cnt[2]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; bps:inst2|cnt[3]                   ; bps:inst2|cnt[4]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; bps:inst10|cnt[7]                  ; bps:inst10|cnt[8]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.452 ; uart_rx:inst1|rx_data_r[6]         ; command_platform:inst3|trigger_level[6] ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; bps:inst10|cnt[5]                  ; bps:inst10|cnt[6]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; bps:inst10|cnt[11]                 ; bps:inst10|cnt[12]                      ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; bps:inst2|cnt[1]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; bps:inst10|cnt[9]                  ; bps:inst10|cnt[10]                      ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|rx_temp_data[5]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|rx_temp_data[1]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; bps:inst2|cnt[9]                   ; bps:inst2|cnt[10]                       ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; bps:inst2|cnt[11]                  ; bps:inst2|cnt[12]                       ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; bps:inst2|cnt[5]                   ; bps:inst2|cnt[6]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[1]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; bps:inst10|cnt[0]                  ; bps:inst10|cnt[1]                       ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; uart_tx:inst|num[3]                ; uart_tx:inst|rs232_tx_r                 ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|rx_temp_data[2]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; bps:inst2|cnt[0]                   ; bps:inst2|cnt[2]                        ; clk                               ; clk         ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; uart_rx:inst1|num[1]               ; uart_rx:inst1|rx_temp_data[6]           ; clk                               ; clk         ; 0.000        ; 0.036      ; 0.581      ;
+-------+------------------------------------+-----------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.128 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.466      ;
; 0.144 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.474      ;
; 0.148 ; DA:inst11|DA_DATA[1]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.148 ; DA:inst11|DA_DATA[7]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.475      ;
; 0.150 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.482      ;
; 0.150 ; DA:inst11|DA_DATA[3]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; DA:inst11|DA_DATA[5]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.154 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; DA:inst11|DA_DATA[4]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.481      ;
; 0.156 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.158 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; DA:inst11|DA_DATA[8]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.161 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.163 ; DA:inst11|DA_DATA[0]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.166 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.168 ; DA:inst11|DA_DATA[2]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; DA:inst11|DA_DATA[6]                                                                                                                                 ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.173 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.497      ;
; 0.186 ; fifo_control:inst5|fifo_full_rst                                                                                                                     ; fifo_control:inst5|fifo_full_rst                                                                                                                                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.480      ;
; 0.193 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; DA:inst11|DA_DATA[0]                                                                                                                                 ; DA:inst11|DA_DATA[0]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.481      ;
; 0.195 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.200 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.487      ;
; 0.201 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.488      ;
; 0.203 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.490      ;
; 0.204 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.491      ;
; 0.213 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.500      ;
; 0.213 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.217 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.229 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.559      ;
; 0.243 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.575      ;
; 0.262 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.586      ;
; 0.263 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.598      ;
; 0.267 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.280 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.282 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.285 ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.407      ;
; 0.298 ; fifo_control:inst5|cnt[1]                                                                                                                            ; fifo_control:inst5|cnt[1]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; fifo_control:inst5|cnt[11]                                                                                                                           ; fifo_control:inst5|cnt[11]                                                                                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fifo_control:inst5|cnt[3]                                                                                                                            ; fifo_control:inst5|cnt[3]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fifo_control:inst5|cnt[7]                                                                                                                            ; fifo_control:inst5|cnt[7]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fifo_control:inst5|cnt[5]                                                                                                                            ; fifo_control:inst5|cnt[5]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; fifo_control:inst5|cnt[4]                                                                                                                            ; fifo_control:inst5|cnt[4]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; fifo_control:inst5|cnt[6]                                                                                                                            ; fifo_control:inst5|cnt[6]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; fifo_control:inst5|cnt[8]                                                                                                                            ; fifo_control:inst5|cnt[8]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; fifo_control:inst5|cnt[2]                                                                                                                            ; fifo_control:inst5|cnt[2]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.590      ;
; 0.303 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA:inst11|DA_DATA[6]                                                                                                                                 ; DA:inst11|DA_DATA[6]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA:inst11|DA_DATA[4]                                                                                                                                 ; DA:inst11|DA_DATA[4]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; DA:inst11|DA_DATA[2]                                                                                                                                 ; DA:inst11|DA_DATA[2]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; fifo_control:inst5|cnt[9]                                                                                                                            ; fifo_control:inst5|cnt[9]                                                                                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; DA:inst11|DA_DATA[8]                                                                                                                                 ; DA:inst11|DA_DATA[8]                                                                                                                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                                       ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                     ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.441 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.725      ; 1.659      ;
; 0.478 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.726      ; 1.677      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.576      ; 1.469      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.579      ; 1.472      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.579      ; 1.472      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.471      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.579      ; 1.472      ;
; 0.514 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.470      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.470      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.469      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.469      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.469      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.470      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.578      ; 1.470      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.469      ;
; 0.515 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; 0.500        ; 1.577      ; 1.469      ;
+-------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.045     ; 1.450      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 1.454      ;
; 48.492 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.041     ; 1.454      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 1.459      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 1.459      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 1.459      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.035     ; 1.459      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.460      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 1.462      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 1.462      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 1.462      ;
; 48.493 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.032     ; 1.462      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.030     ; 1.459      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.034     ; 1.455      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.472      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.472      ;
; 48.498 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.472      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.028     ; 1.460      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.471      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.471      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.471      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.471      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.471      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.471      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.017     ; 1.471      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.499 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.018     ; 1.470      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.500 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; -0.026     ; 1.461      ;
; 48.685 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.160      ; 1.462      ;
; 48.685 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 50.000       ; 0.160      ; 1.462      ;
+--------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                                                                                                       ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                    ; Launch Clock                                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -0.195 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.324      ;
; -0.195 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.323      ;
; -0.195 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.323      ;
; -0.195 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.323      ;
; -0.195 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.324      ;
; -0.195 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.323      ;
; -0.195 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.863      ; 1.323      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.866      ; 1.326      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.866      ; 1.326      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.865      ; 1.325      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.866      ; 1.326      ;
; -0.194 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 1.864      ; 1.324      ;
; -0.175 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.021      ; 1.520      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
; -0.150 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal ; -0.500       ; 2.018      ; 1.528      ;
+--------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.990 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.316      ;
; 0.990 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.242      ; 1.316      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[5]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[3]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[2]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[6]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[8]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[7]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.314      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.325      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.325      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.326      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.325      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.326      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.326      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.325      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.325      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.325      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.325      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.184 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.324      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                              ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.313      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                        ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.309      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                          ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.185 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                            ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.316      ;
; 1.190 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.316      ;
; 1.190 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.316      ;
; 1.190 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.316      ;
; 1.190 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                                                   ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.316      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.313      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.313      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.313      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                         ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.313      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[4]                                                                           ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.315      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[1] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[2] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[3] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[4] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[5] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[6] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[7] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[8] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.191 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw|counter_reg_bit[9] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 1.304      ;
; 1.192 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_full                                  ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.308      ;
; 1.192 ; fifo_control:inst5|fifo_full_rst ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|a_fefifo_kae:fifo_state|b_non_empty                             ; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.308      ;
+-------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'uart_control:inst8|rd_uart_signal'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ;
; 0.147  ; 0.377        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[0]                            ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[1]                            ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[2]                            ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[3]                            ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[4]                            ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[5]                            ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[6]                            ;
; 0.149  ; 0.379        ; 0.230          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|q_b[7]                            ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ;
; 0.159  ; 0.375        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]  ;
; 0.160  ; 0.376        ; 0.216          ; High Pulse Width ; uart_control:inst8|rd_uart_signal ; Fall       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                            ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------+
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[3]                                     ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[4]                                     ;
; 9.410 ; 9.594        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[6]                                     ;
; 9.425 ; 9.609        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[0]                                     ;
; 9.425 ; 9.609        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[1]                                     ;
; 9.425 ; 9.609        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[2]                                     ;
; 9.425 ; 9.609        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[5]                                     ;
; 9.425 ; 9.609        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|tx_data[7]                                     ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|gather_set[0]                        ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|gather_set[1]                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[0]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[10]                                          ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[11]                                          ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[12]                                          ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[1]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[2]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[3]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[4]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[5]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[6]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[7]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[8]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|cnt[9]                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[0]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[1]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[2]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[3]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[4]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[5]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[6]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_level[7]                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; command_platform:inst3|trigger_set                          ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_control:inst8|rd_uart_signal                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[0]                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[1]                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[3]                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[4]                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[5]                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[6]                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[7]                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[0]                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[1]                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[2]                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[3]                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[4]                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[5]                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[6]                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|bps_start_r                                    ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int0                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int1                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|rx_int2                                        ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst10|clk_bps_r                                        ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|clk_bps_r                                         ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[0]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[10]                                           ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[11]                                           ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[12]                                           ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[1]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[2]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[3]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[4]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[5]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[6]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[7]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[8]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; bps:inst2|cnt[9]                                            ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|bps_start_r                                   ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[0]                                        ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[1]                                        ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[2]                                        ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|num[3]                                        ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx0                                     ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx1                                     ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx2                                     ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rs232_rx3                                     ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_data_r[2]                                  ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_rx:inst1|rx_temp_data[7]                               ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[0]                                         ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[1]                                         ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[2]                                         ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|num[3]                                         ;
; 9.437 ; 9.621        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; uart_tx:inst|rs232_tx_r                                     ;
; 9.590 ; 9.590        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[3]|clk                                         ;
; 9.590 ; 9.590        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[4]|clk                                         ;
; 9.590 ; 9.590        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[6]|clk                                         ;
; 9.594 ; 9.594        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594 ; 9.594        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst9|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.605 ; 9.605        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[0]|clk                                         ;
; 9.605 ; 9.605        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[1]|clk                                         ;
; 9.605 ; 9.605        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[2]|clk                                         ;
; 9.605 ; 9.605        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[5]|clk                                         ;
; 9.605 ; 9.605        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst|tx_data[7]|clk                                         ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst3|gather_set[0]|clk                                     ;
; 9.615 ; 9.615        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst3|gather_set[1]|clk                                     ;
; 9.616 ; 9.616        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst10|cnt[0]|clk                                           ;
; 9.616 ; 9.616        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst10|cnt[10]|clk                                          ;
; 9.616 ; 9.616        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst10|cnt[11]|clk                                          ;
; 9.616 ; 9.616        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst10|cnt[12]|clk                                          ;
; 9.616 ; 9.616        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst10|cnt[1]|clk                                           ;
; 9.616 ; 9.616        ; 0.000          ; Low Pulse Width ; clk   ; Rise       ; inst10|cnt[2]|clk                                           ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst9|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 24.732 ; 24.962       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 24.732 ; 24.962       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 24.732 ; 24.962       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|ram_block1a0~porta_address_reg0                                                        ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[0]                                                                                 ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[1]                                                                                 ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[2]                                                                                 ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[3]                                                                                 ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[4]                                                                                 ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[5]                                                                                 ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[6]                                                                                 ;
; 24.733 ; 24.963       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sin512:inst12|altsyncram:altsyncram_component|altsyncram_u291:auto_generated|q_a[7]                                                                                 ;
; 24.734 ; 24.964       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 24.734 ; 24.964       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_address_reg0                                           ;
; 24.734 ; 24.964       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_we_reg                                                 ;
; 24.735 ; 24.965       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|dpram_d811:FIFOram|altsyncram_c3k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 24.736 ; 24.966       ; 0.230          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|altsyncram_gj31:fifo_ram|ram_block11a0~porta_datain_reg0                                            ;
; 24.776 ; 24.960       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                           ;
; 24.776 ; 24.960       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[0]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[1]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[2]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[3]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[4]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[5]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[6]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[7]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[8]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:rd_ptr_count|counter_reg_bit[9]                                       ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[0]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[8]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_1:inst6|scfifo:scfifo_component|scfifo_qk31:auto_generated|a_dpfifo_1r31:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[9]                                             ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[0]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[10]                                                                                                                                          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[11]                                                                                                                                          ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[1]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[2]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[3]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[4]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[5]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[6]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[7]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[8]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|cnt[9]                                                                                                                                           ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_1_rd                                                                                                                                        ;
; 24.795 ; 24.979       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_1_wr                                                                                                                                        ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[0]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[1]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[2]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[3]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[4]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[5]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[6]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[7]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DA:inst11|DA_DATA[8]                                                                                                                                                ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                              ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                              ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                 ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                         ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                           ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                           ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                           ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                           ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                           ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                           ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                                                                  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                                                                  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                                                                  ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[0]                                                                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[10]                                                                                         ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[1]                                                                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|wrptr_g[9]                                                                                          ;
; 24.796 ; 24.980       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_control:inst5|fifo_2_rd                                                                                                                                        ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                             ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                              ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                              ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                              ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                              ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                              ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                        ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                        ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                          ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                           ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                           ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                                                                 ;
; 24.797 ; 24.981       ; 0.184          ; Low Pulse Width ; inst9|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                                                                  ;
+--------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; 1.409 ; 2.077 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; 3.563 ; 4.141 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; 3.563 ; 4.141 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; 3.370 ; 4.053 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; 3.333 ; 3.884 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; 3.260 ; 3.944 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; 3.192 ; 3.738 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; 3.049 ; 3.717 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; 3.423 ; 4.007 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; 2.957 ; 3.617 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; -1.004 ; -1.614 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; -1.622 ; -2.193 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; -1.754 ; -2.350 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; -1.664 ; -2.243 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; -1.627 ; -2.201 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; -1.622 ; -2.193 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; -1.653 ; -2.232 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; -1.650 ; -2.224 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; -1.845 ; -2.458 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; -1.951 ; -2.575 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 3.687 ; 3.570 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 1.499 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 1.509 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 3.466 ; 3.588 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 2.981 ; 3.114 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 2.539 ; 2.603 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 3.466 ; 3.588 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 2.543 ; 2.613 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 2.424 ; 2.471 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 2.528 ; 2.583 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 2.410 ; 2.459 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 2.537 ; 2.592 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 1.545 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 1.556 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 3.569 ; 3.457 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 1.264 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 1.275 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 2.134 ; 2.182 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 2.683 ; 2.811 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 2.259 ; 2.322 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 3.185 ; 3.305 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 2.264 ; 2.331 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 2.149 ; 2.194 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 2.247 ; 2.300 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 2.134 ; 2.182 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 2.256 ; 2.309 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 1.309 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 1.319 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                         ; Synchronization Node                                                                                                       ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10] ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]  ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]         ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ; Not Calculated       ; Yes                     ;
; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]          ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.421         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7] ;                ;              ;                  ; 0.390        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7] ;                ;              ;                  ; -0.811       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.374         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3] ;                ;              ;                  ; 0.306        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3] ;                ;              ;                  ; -0.680       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.372         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8] ;                ;              ;                  ; 0.268        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8] ;                ;              ;                  ; -0.640       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.342         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4] ;                ;              ;                  ; 0.301        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4] ;                ;              ;                  ; -0.643       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; -0.291         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10] ;                ;              ;                  ; 0.576        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10] ;                ;              ;                  ; -0.867       ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.262         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6] ;                ;              ;                  ; 0.297        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6] ;                ;              ;                  ; -0.559       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.198         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9] ;                ;              ;                  ; 0.576        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9] ;                ;              ;                  ; -0.774       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.191         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5] ;                ;              ;                  ; 0.498        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5] ;                ;              ;                  ; -0.689       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.176         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2] ;                ;              ;                  ; 0.311        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2] ;                ;              ;                  ; -0.487       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.163         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1] ;                ;              ;                  ; 0.322        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1] ;                ;              ;                  ; -0.485       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                      ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                               ; -0.002         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                  ; 2.5            ;              ;                  ;              ;
; Source Clock                                                                                                               ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                ; 50.000       ; 20.0 MHz         ;              ;
; Synchronization Clock                                                                                                      ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                        ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                  ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0] ;                ;              ;                  ; 0.510        ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0] ;                ;              ;                  ; -0.512       ;
+----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.679         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; 49.376       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0] ;                ;              ;                  ; 8.303        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.744         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 49.428       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6] ;                ;              ;                  ; 8.316        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.775         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 49.578       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4] ;                ;              ;                  ; 8.197        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.807         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 49.312       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3] ;                ;              ;                  ; 8.495        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.848         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 49.513       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9] ;                ;              ;                  ; 8.335        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.857         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 49.509       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8] ;                ;              ;                  ; 8.348        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.898         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 49.512       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7] ;                ;              ;                  ; 8.386        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                      ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                        ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                 ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                 ; 57.903         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                    ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                 ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                        ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                           ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                          ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                    ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 49.579       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10] ;                ;              ;                  ; 8.324        ;
+------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.920         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 49.576       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1] ;                ;              ;                  ; 8.344        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.954         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 49.512       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5] ;                ;              ;                  ; 8.442        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                ; 57.989         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                   ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                ;                ;              ;                  ;              ;
;  uart_control:inst8|rd_uart_signal (INVERTED)                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                       ;                ;              ;                  ;              ;
;  inst9|altpll_component|auto_generated|pll1|clk[0]                                                                          ;                ; 50.000       ; 20.0 MHz         ;              ;
; Asynchronous Source                                                                                                         ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                   ;                ;              ;                  ;              ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 49.577       ;
;  fifo_2:inst7|dcfifo:dcfifo_component|dcfifo_h2l1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2] ;                ;              ;                  ; 8.412        ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -3.275   ; -0.386 ; -0.104   ; -0.422  ; -3.201              ;
;  clk                                               ; -2.611   ; 0.011  ; N/A      ; N/A     ; 9.410               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; 1.784    ; 0.128  ; 46.729   ; 0.990   ; 24.672              ;
;  uart_control:inst8|rd_uart_signal                 ; -3.275   ; -0.386 ; -0.104   ; -0.422  ; -3.201              ;
; Design-wide TNS                                    ; -135.529 ; -7.373 ; -0.832   ; -23.391 ; -100.185            ;
;  clk                                               ; -20.944  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst9|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  uart_control:inst8|rd_uart_signal                 ; -114.585 ; -7.373 ; -0.832   ; -23.391 ; -100.185            ;
+----------------------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; 3.058 ; 3.370 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; 7.882 ; 7.689 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; 7.882 ; 7.689 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; 7.302 ; 7.463 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; 7.298 ; 7.158 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; 7.178 ; 7.292 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; 6.923 ; 6.843 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; 6.678 ; 6.852 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; 7.457 ; 7.370 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; 6.380 ; 6.513 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+
; UART_RXD       ; clk        ; -1.004 ; -1.614 ; Rise       ; clk                                               ;
; AD_DATA_IN[*]  ; clk        ; -1.622 ; -2.193 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[0] ; clk        ; -1.754 ; -2.350 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[1] ; clk        ; -1.664 ; -2.243 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[2] ; clk        ; -1.627 ; -2.201 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[3] ; clk        ; -1.622 ; -2.193 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[4] ; clk        ; -1.653 ; -2.232 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[5] ; clk        ; -1.650 ; -2.224 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[6] ; clk        ; -1.845 ; -2.458 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  AD_DATA_IN[7] ; clk        ; -1.951 ; -2.575 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 7.610 ; 7.787 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 3.266 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 3.276 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 7.113 ; 7.012 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 6.681 ; 6.439 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 5.654 ; 5.450 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 7.113 ; 7.012 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 5.635 ; 5.453 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 5.330 ; 5.157 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 5.610 ; 5.404 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 5.321 ; 5.150 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 5.622 ; 5.418 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 3.158 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 3.168 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+
; UART_TXD        ; clk        ; 3.569 ; 3.457 ; Rise       ; clk                                               ;
; AD_CLK          ; clk        ; 1.264 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ; 1.275 ;       ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_DATA_OUT[*]  ; clk        ; 2.134 ; 2.182 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[0] ; clk        ; 2.683 ; 2.811 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[1] ; clk        ; 2.259 ; 2.322 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[2] ; clk        ; 3.185 ; 3.305 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[3] ; clk        ; 2.264 ; 2.331 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[4] ; clk        ; 2.149 ; 2.194 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[5] ; clk        ; 2.247 ; 2.300 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[6] ; clk        ; 2.134 ; 2.182 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
;  DA_DATA_OUT[7] ; clk        ; 2.256 ; 2.309 ; Rise       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; AD_CLK          ; clk        ;       ; 1.309 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
; DA_CLK          ; clk        ;       ; 1.319 ; Fall       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_CLK         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DA_DATA_OUT[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; S1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AD_DATA_IN[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; AD_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DA_DATA_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DA_DATA_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AD_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_CLK         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DA_DATA_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DA_DATA_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 922      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk                                               ; 22       ; 0        ; 0        ; 0        ;
; uart_control:inst8|rd_uart_signal                 ; clk                                               ; 2        ; 10       ; 0        ; 0        ;
; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1868     ; 0        ; 0        ; 0        ;
; uart_control:inst8|rd_uart_signal                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 11       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal                 ; 0        ; 0        ; 46       ; 0        ;
; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal                 ; 0        ; 0        ; 0        ; 901      ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; clk                                               ; clk                                               ; 922      ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; clk                                               ; 22       ; 0        ; 0        ; 0        ;
; uart_control:inst8|rd_uart_signal                 ; clk                                               ; 2        ; 10       ; 0        ; 0        ;
; clk                                               ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 52       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 1868     ; 0        ; 0        ; 0        ;
; uart_control:inst8|rd_uart_signal                 ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 11       ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal                 ; 0        ; 0        ; 46       ; 0        ;
; uart_control:inst8|rd_uart_signal                 ; uart_control:inst8|rd_uart_signal                 ; 0        ; 0        ; 0        ; 901      ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal                 ; 0        ; 0        ; 57       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 91       ; 0        ; 0        ; 0        ;
; inst9|altpll_component|auto_generated|pll1|clk[0] ; uart_control:inst8|rd_uart_signal                 ; 0        ; 0        ; 57       ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 95    ; 95   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 11 23:18:45 2019
Info: Command: quartus_sta osc -c osc
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_h2l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'osc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name uart_control:inst8|rd_uart_signal uart_control:inst8|rd_uart_signal
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.275            -114.585 uart_control:inst8|rd_uart_signal 
    Info (332119):    -2.611             -20.944 clk 
    Info (332119):     1.784               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.386              -7.373 uart_control:inst8|rd_uart_signal 
    Info (332119):     0.392               0.000 clk 
    Info (332119):     0.413               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 0.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.035               0.000 uart_control:inst8|rd_uart_signal 
    Info (332119):    46.729               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.422
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.422             -23.391 uart_control:inst8|rd_uart_signal 
    Info (332119):     2.205               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -100.185 uart_control:inst8|rd_uart_signal 
    Info (332119):     9.754               0.000 clk 
    Info (332119):    24.697               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.075            -106.432 uart_control:inst8|rd_uart_signal 
    Info (332119):    -2.311             -18.274 clk 
    Info (332119):     2.461               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.186              -2.137 uart_control:inst8|rd_uart_signal 
    Info (332119):     0.390               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 clk 
Info (332146): Worst-case recovery slack is -0.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.104              -0.832 uart_control:inst8|rd_uart_signal 
    Info (332119):    47.000               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.197             -10.540 uart_control:inst8|rd_uart_signal 
    Info (332119):     1.959               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -100.185 uart_control:inst8|rd_uart_signal 
    Info (332119):     9.724               0.000 clk 
    Info (332119):    24.672               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.991              -7.646 clk 
    Info (332119):    -0.867             -27.317 uart_control:inst8|rd_uart_signal 
    Info (332119):     6.125               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.263              -5.741 uart_control:inst8|rd_uart_signal 
    Info (332119):     0.011               0.000 clk 
    Info (332119):     0.128               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 0.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.441               0.000 uart_control:inst8|rd_uart_signal 
    Info (332119):    48.492               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is -0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.195             -10.694 uart_control:inst8|rd_uart_signal 
    Info (332119):     0.990               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -57.000 uart_control:inst8|rd_uart_signal 
    Info (332119):     9.410               0.000 clk 
    Info (332119):    24.732               0.000 inst9|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 452 megabytes
    Info: Processing ended: Fri Jan 11 23:18:48 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


