Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Mar 29 09:45:20 2025
| Host         : Laptopylces running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file milestone_1_control_sets_placed.rpt
| Design       : milestone_1
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   201 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           29 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              72 |           19 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              36 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------+--------------------------------+------------------+----------------+--------------+
|               Clock Signal              |         Enable Signal        |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_100_mhz_switchable                 |                              |                                |                1 |              1 |         1.00 |
| ~ff1/CLK                                |                              |                                |                1 |              1 |         1.00 |
|  ff1/CLK                                | ff0/last_triggers[0]_i_1_n_0 |                                |                1 |              1 |         1.00 |
|  ff2/temp                               |                              | ff7/TIMER_FINISHED_i_2_n_0     |                1 |              1 |         1.00 |
|  ff0/AR[0]                              |                              |                                |                1 |              1 |         1.00 |
| ~ff3/ff4/tick_4                         |                              |                                |                1 |              1 |         1.00 |
|  ff3/ff4/tick_4                         |                              |                                |                1 |              1 |         1.00 |
| ~ff3/ff3/tick_3                         |                              |                                |                1 |              1 |         1.00 |
|  ff3/ff3/tick_3                         |                              |                                |                1 |              1 |         1.00 |
|  reaction_time_count_rset_reg/G0        |                              |                                |                1 |              1 |         1.00 |
| ~ff3/ff5/tick_5                         |                              |                                |                1 |              1 |         1.00 |
|  ff3/ff5/tick_5                         |                              |                                |                1 |              1 |         1.00 |
|  encoded_display_input_select_reg[0]/G0 |                              |                                |                1 |              1 |         1.00 |
|  dotiey_countdown_en_reg/G0             |                              |                                |                1 |              1 |         1.00 |
|  ff3/ff2/tick_2                         |                              |                                |                1 |              1 |         1.00 |
|  ff3/ff0/tick_0                         |                              |                                |                1 |              1 |         1.00 |
| ~ff3/ff1/tick_1                         |                              |                                |                1 |              1 |         1.00 |
|  ff3/ff1/tick_1                         |                              |                                |                1 |              1 |         1.00 |
| ~ff3/ff2/tick_2                         |                              |                                |                1 |              1 |         1.00 |
| ~ff3/ff0/tick_0                         |                              |                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                    |                              |                                |                2 |              2 |         1.00 |
|  ff0/dotiey_countdown_en__0             |                              | ff0/AS[1]                      |                1 |              2 |         2.00 |
|  ff3/ff4/tick_4                         | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff1/CLK                                | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff2/temp                               | ff7/count                    | ff7/TIMER_FINISHED_i_2_n_0     |                1 |              4 |         4.00 |
|  ff3/ff0/tick_0                         | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff3/ff6/tick_reg__0_0                  | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff3/ff1/tick_1                         | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff3/ff3/tick_3                         | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff3/ff2/tick_2                         | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff3/ff5/tick_5                         | reaction_time_count_en       | reaction_time_count_rset_reg/Q |                1 |              4 |         4.00 |
|  ff5/E[0]                               |                              |                                |                2 |              8 |         4.00 |
|  ff1/CLK                                |                              |                                |                4 |              8 |         2.00 |
|  ff2_2/CLK                              |                              |                                |                3 |             13 |         4.33 |
|  CLK100MHZ_IBUF_BUFG                    |                              | ff1/clear                      |                4 |             16 |         4.00 |
|  clk_100_mhz_switchable                 |                              | ff2/count[0]_i_1__1_n_0        |                7 |             26 |         3.71 |
|  CLK100MHZ_IBUF_BUFG                    |                              | ff2_2/count0_carry__1_n_2      |                7 |             28 |         4.00 |
+-----------------------------------------+------------------------------+--------------------------------+------------------+----------------+--------------+


