Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 4f374a24a0d64ee8a24f10fd7c46b76e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu2fifo_uut_behav xil_defaultlib.alu2fifo_uut xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dout [/media/lu/Data/FACU/ARQUITECTURA/PRACTICOS/2018/TP2/TP2v1/TP2v1.srcs/sim_3/new/alu2fifo_uut.v:17]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.brg_default
Compiling module xil_defaultlib.rx
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_ic
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.alu2fifo_uut
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu2fifo_uut_behav
