Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/current/bin/unwrapped/lnx64.o/xelab -wto dbd10fecf0de4dce99bcb9cd80cc23cf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot echo_testbench_behav xil_defaultlib.echo_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port data_out [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:227]
WARNING: [VRFC 10-278] actual bit length 14 differs from formal bit length 12 for port addrb [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v:252]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:38]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:39]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:40]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:41]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:42]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:48]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:49]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:50]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/mem_read_decoder.v:51]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_transmitter(CLOCK_FREQ=5000...
Compiling module xil_defaultlib.uart_receiver(CLOCK_FREQ=5000000...
Compiling module xil_defaultlib.uart(CLOCK_FREQ=50000000)
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.bios_mem
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_generic...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_top
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.dmem_blk_ram_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.dmem_blk_ram
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_mux__pa...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wr...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_prim_wi...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_generic...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_top
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_v8_4_1_...
Compiling module xil_defaultlib.imem_blk_ram_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.imem_blk_ram
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_control
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.instruction_decoder
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.mem_control
Compiling module xil_defaultlib.mem_read_decoder
Compiling module xil_defaultlib.haz_unit
Compiling module xil_defaultlib.Riscv151
Compiling module xil_defaultlib.echo_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot echo_testbench_behav
