{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525350950914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525350950914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 20:35:50 2018 " "Processing started: Thu May 03 20:35:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525350950914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525350950914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uart_Pic_Sdram_VGA -c Uart_Pic_Sdram_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525350950914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1525350951277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/ip_core/clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/ip_core/clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Pll " "Found entity 1: Clk_Pll" {  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/vga_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/vga_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Drive " "Found entity 1: VGA_Drive" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/vga_dispaly.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/vga_dispaly.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Dispaly " "Found entity 1: VGA_Dispaly" {  } { { "../Src/VGA_Dispaly.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Dispaly.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/uart_pic_sdram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/uart_pic_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Pic_Sdram_VGA " "Found entity 1: Uart_Pic_Sdram_VGA" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/uart_byte_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/uart_byte_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Byte_Rx " "Found entity 1: Uart_Byte_Rx" {  } { { "../Src/Uart_Byte_Rx.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Byte_Rx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartusii/uart_pic_sdram_vga/src/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/auto_write_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/auto_write_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Auto_Write_Read " "Found entity 1: Auto_Write_Read" {  } { { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Write.v(85) " "Verilog HDL information at Sdram_Write.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525350951350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Write " "Found entity 1: Sdram_Write" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951350 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Top.v(151) " "Verilog HDL warning at Sdram_Top.v(151): extended using \"x\" or \"z\"" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1525350951354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Top " "Found entity 1: Sdram_Top" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Refresh " "Found entity 1: Sdram_Refresh" {  } { { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951359 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sdram_Read.v(86) " "Verilog HDL information at Sdram_Read.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525350951363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Read " "Found entity 1: Sdram_Read" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/src/sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/src/sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Init " "Found entity 1: Sdram_Init" {  } { { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Init.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusii/uart_pic_sdram_vga/ip_core/dfifo_16x512.v 1 1 " "Found 1 design units, including 1 entities, in source file /quartusii/uart_pic_sdram_vga/ip_core/dfifo_16x512.v" { { "Info" "ISGN_ENTITY_NAME" "1 dfifo_16x512 " "Found entity 1: dfifo_16x512" {  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951372 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Uart_Pic_Sdram_VGA " "Elaborating entity \"Uart_Pic_Sdram_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525350951476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Pll Clk_Pll:Clk_Pll_inst " "Elaborating entity \"Clk_Pll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "Clk_Pll_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_Pll.v" "altpll_component" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\"" {  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clk_Pll:Clk_Pll_inst\|altpll:altpll_component " "Instantiated megafunction \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 12 " "Parameter \"clk1_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 24 " "Parameter \"clk2_divide_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clk_Pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clk_Pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951529 ""}  } { { "../IP_Core/Clk_Pll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525350951529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_Pll_altpll " "Found entity 1: Clk_Pll_altpll" {  } { { "db/clk_pll_altpll.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Pll_altpll Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated " "Elaborating entity \"Clk_Pll_altpll\" for hierarchy \"Clk_Pll:Clk_Pll_inst\|altpll:altpll_component\|Clk_Pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Byte_Rx Uart_Byte_Rx:Uart_Byte_Rx_inst " "Elaborating entity \"Uart_Byte_Rx\" for hierarchy \"Uart_Byte_Rx:Uart_Byte_Rx_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "Uart_Byte_Rx_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Top Sdram_Top:Sdram_Top_inst " "Elaborating entity \"Sdram_Top\" for hierarchy \"Sdram_Top:Sdram_Top_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "Sdram_Top_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Init Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst " "Elaborating entity \"Sdram_Init\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Init:Sdram_Init_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Init_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Refresh Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst " "Elaborating entity \"Sdram_Refresh\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Refresh:Sdram_Refresh_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Refresh_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951604 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Refresh.v(102) " "Verilog HDL Case Statement information at Sdram_Refresh.v(102): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350951605 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Write Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst " "Elaborating entity \"Sdram_Write\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Write_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951607 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Write.v(85) " "Verilog HDL Always Construct warning at Sdram_Write.v(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525350951608 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(136) " "Verilog HDL Case Statement information at Sdram_Write.v(136): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 136 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350951609 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Write.v(167) " "Verilog HDL Case Statement information at Sdram_Write.v(167): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 167 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350951609 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Write.v(88) " "Inferred latch for \"next_state.00111\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951613 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00101 Sdram_Write.v(88) " "Inferred latch for \"next_state.00101\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951613 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Write.v(88) " "Inferred latch for \"next_state.00100\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951613 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00010 Sdram_Write.v(88) " "Inferred latch for \"next_state.00010\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951613 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Write.v(88) " "Inferred latch for \"next_state.00001\" at Sdram_Write.v(88)" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951613 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Read Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst " "Elaborating entity \"Sdram_Read\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\"" {  } { { "../Src/Sdram_Top.v" "Sdram_Read_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951628 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Sdram_Read.v(86) " "Verilog HDL Always Construct warning at Sdram_Read.v(86): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525350951630 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(138) " "Verilog HDL Case Statement information at Sdram_Read.v(138): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350951630 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sdram_Read.v(168) " "Verilog HDL Case Statement information at Sdram_Read.v(168): all case item expressions in this case statement are onehot" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525350951630 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00111 Sdram_Read.v(89) " "Inferred latch for \"next_state.00111\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951633 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00110 Sdram_Read.v(89) " "Inferred latch for \"next_state.00110\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951634 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00100 Sdram_Read.v(89) " "Inferred latch for \"next_state.00100\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951634 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00011 Sdram_Read.v(89) " "Inferred latch for \"next_state.00011\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951634 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Sdram_Read.v(89) " "Inferred latch for \"next_state.00001\" at Sdram_Read.v(89)" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525350951634 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Auto_Write_Read Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst " "Elaborating entity \"Auto_Write_Read\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\"" {  } { { "../Src/Sdram_Top.v" "Auto_Write_Read_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfifo_wr_en_nedge Auto_Write_Read.v(131) " "Verilog HDL or VHDL warning at Auto_Write_Read.v(131): object \"rfifo_wr_en_nedge\" assigned a value but never read" {  } { { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1525350951647 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfifo_16x512 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst " "Elaborating entity \"dfifo_16x512\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\"" {  } { { "../Src/Auto_Write_Read.v" "wfifo_16x512_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\"" {  } { { "../IP_Core/dfifo_16x512.v" "dcfifo_component" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\"" {  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951729 ""}  } { { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525350951729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_rof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_rof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_rof1 " "Found entity 1: dcfifo_rof1" {  } { { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_rof1 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated " "Elaborating entity \"dcfifo_rof1\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_rof1.tdf" "rdptr_g_gray2bin" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3p6 " "Found entity 1: a_graycounter_3p6" {  } { { "db/a_graycounter_3p6.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_3p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3p6 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_3p6:rdptr_g1p " "Elaborating entity \"a_graycounter_3p6\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_3p6:rdptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "rdptr_g1p" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_v6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_v6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_v6c " "Found entity 1: a_graycounter_v6c" {  } { { "db/a_graycounter_v6c.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_v6c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_v6c Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_v6c:wrptr_g1p " "Elaborating entity \"a_graycounter_v6c\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|a_graycounter_v6c:wrptr_g1p\"" {  } { { "db/dcfifo_rof1.tdf" "wrptr_g1p" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a011 " "Found entity 1: altsyncram_a011" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a011 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram " "Elaborating entity \"altsyncram_a011\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\"" {  } { { "db/dcfifo_rof1.tdf" "fifo_ram" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_909 " "Found entity 1: dffpipe_909" {  } { { "db/dffpipe_909.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_909.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350951990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350951990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_909 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|dffpipe_909:rs_brp " "Elaborating entity \"dffpipe_909\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|dffpipe_909:rs_brp\"" {  } { { "db/dcfifo_rof1.tdf" "rs_brp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350951991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d7d " "Found entity 1: alt_synch_pipe_d7d" {  } { { "db/alt_synch_pipe_d7d.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_d7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350952007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350952007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d7d Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_d7d\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp\"" {  } { { "db/dcfifo_rof1.tdf" "rs_dgwp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350952008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c09 " "Found entity 1: dffpipe_c09" {  } { { "db/dffpipe_c09.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_c09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350952022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350952022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c09 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp\|dffpipe_c09:dffpipe5 " "Elaborating entity \"dffpipe_c09\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_d7d:rs_dgwp\|dffpipe_c09:dffpipe5\"" {  } { { "db/alt_synch_pipe_d7d.tdf" "dffpipe5" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_d7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350952024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e7d " "Found entity 1: alt_synch_pipe_e7d" {  } { { "db/alt_synch_pipe_e7d.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_e7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350952041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350952041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e7d Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_e7d\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp\"" {  } { { "db/dcfifo_rof1.tdf" "ws_dgrp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350952043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350952056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350952056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp\|dffpipe_d09:dffpipe8 " "Elaborating entity \"dffpipe_d09\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|alt_synch_pipe_e7d:ws_dgrp\|dffpipe_d09:dffpipe8\"" {  } { { "db/alt_synch_pipe_e7d.tdf" "dffpipe8" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_e7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350952058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/cmpr_n76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525350952111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525350952111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:wfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_rof1.tdf" "rdempty_eq_comp" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350952112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Drive VGA_Drive:VGA_Drive_inst " "Elaborating entity \"VGA_Drive\" for hierarchy \"VGA_Drive:VGA_Drive_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "VGA_Drive_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350952193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Drive.v(104) " "Verilog HDL assignment warning at VGA_Drive.v(104): truncated value with size 32 to match size of target (12)" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525350952194 "|Uart_Pic_Sdram_VGA|VGA_Drive:VGA_Drive_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Drive.v(105) " "Verilog HDL assignment warning at VGA_Drive.v(105): truncated value with size 32 to match size of target (12)" {  } { { "../Src/VGA_Drive.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1525350952194 "|Uart_Pic_Sdram_VGA|VGA_Drive:VGA_Drive_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Dispaly VGA_Dispaly:VGA_Dispaly_inst " "Elaborating entity \"VGA_Dispaly\" for hierarchy \"VGA_Dispaly:VGA_Dispaly_inst\"" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "VGA_Dispaly_inst" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525350952195 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 296 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 328 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 360 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 392 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 424 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 456 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 488 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Top:Sdram_Top_inst\|Auto_Write_Read:Auto_Write_Read_inst\|dfifo_16x512:rfifo_16x512_inst\|dcfifo:dcfifo_component\|dcfifo_rof1:auto_generated\|altsyncram_a011:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_a011.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf" 520 2 0 } } { "db/dcfifo_rof1.tdf" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "../IP_Core/dfifo_16x512.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v" 78 0 0 } } { "../Src/Auto_Write_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v" 168 0 0 } } { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 324 0 0 } } { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350952333 "|Uart_Pic_Sdram_VGA|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1525350952333 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1525350952333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_914 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00100_914 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350953987 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350953987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_930 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00100_930 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350953987 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350953987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_941 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00010_941 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350953987 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350953987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_925 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00011_925 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350953987 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350953987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_952 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|next_state.00001_952 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Write:Sdram_Write_inst\|pre_state.00111" {  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350953987 ""}  } { { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350953987 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_936 " "Latch Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|next_state.00001_936 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111 " "Ports D and ENA on the latch are fed by the same signal Sdram_Top:Sdram_Top_inst\|Sdram_Read:Sdram_Read_inst\|pre_state.00111" {  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 71 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525350953987 ""}  } { { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 89 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525350953987 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Src/Sdram_Top.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v" 158 -1 0 } } { "../Src/Sdram_Read.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v" 138 -1 0 } } { "../Src/Sdram_Write.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v" 136 -1 0 } } { "../Src/Sdram_Refresh.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v" 102 -1 0 } } { "../Src/Sdram_Init.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Init.v" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1525350953991 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1525350953992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350954235 "|Uart_Pic_Sdram_VGA|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350954235 "|Uart_Pic_Sdram_VGA|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[0\] GND " "Pin \"sdram_bank\[0\]\" is stuck at GND" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350954235 "|Uart_Pic_Sdram_VGA|sdram_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_bank\[1\] GND " "Pin \"sdram_bank\[1\]\" is stuck at GND" {  } { { "../Src/Uart_Pic_Sdram_VGA.v" "" { Text "F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525350954235 "|Uart_Pic_Sdram_VGA|sdram_bank[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525350954235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1525350954369 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525350954705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.map.smsg " "Generated suppressed messages file F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/output_files/Uart_Pic_Sdram_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525350954805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525350954972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525350954972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "961 " "Implemented 961 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525350955093 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525350955093 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1525350955093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525350955093 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525350955093 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1525350955093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525350955093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525350955119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 20:35:55 2018 " "Processing ended: Thu May 03 20:35:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525350955119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525350955119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525350955119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525350955119 ""}
