

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Apr 20 17:15:43 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.454|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                 |       Latency       | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- Loop 1         |  16777216|  16777216|         2|          -|          -|  8388608|    no    |
        |- Loop 2         |         ?|         ?|         ?|          -|          -|      100|    no    |
        | + Loop 2.1      |         ?|         ?|         ?|          -|          -|  8388608|    no    |
        |  ++ Loop 2.1.1  |         ?|         ?|         4|          -|          -|        ?|    no    |
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 11 5 
5 --> 6 4 
6 --> 7 10 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 5 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %coef) nounwind, !map !19"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %taps) nounwind, !map !25"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !29"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%taps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %taps) nounwind"   --->   Operation 19 'read' 'taps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 20 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.66ns)   --->   "%data_in = alloca [8388708 x i24], align 4" [fir.cpp:37]   --->   Operation 21 'alloca' 'data_in' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_1 : Operation 22 [1/1] (2.66ns)   --->   "%data_out = alloca [8388708 x i16], align 2" [fir.cpp:38]   --->   Operation 22 'alloca' 'data_out' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_1 : Operation 23 [1/1] (1.06ns)   --->   "br label %1" [fir.cpp:41]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%k_0 = phi i24 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 24 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.52ns)   --->   "%icmp_ln41 = icmp eq i24 %k_0, -8388608" [fir.cpp:41]   --->   Operation 25 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.63ns)   --->   "%k = add i24 %k_0, 1" [fir.cpp:41]   --->   Operation 27 'add' 'k' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %.preheader3.preheader, label %2" [fir.cpp:41]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i24 %k_0 to i64" [fir.cpp:42]   --->   Operation 29 'zext' 'zext_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [8388708 x i24]* %data_in, i64 0, i64 %zext_ln42" [fir.cpp:42]   --->   Operation 30 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (2.66ns)   --->   "store i24 %k_0, i24* %data_in_addr, align 4" [fir.cpp:42]   --->   Operation 31 'store' <Predicate = (!icmp_ln41)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [8388708 x i16]* %data_out, i64 0, i64 %zext_ln42" [fir.cpp:43]   --->   Operation 32 'getelementptr' 'data_out_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (2.66ns)   --->   "store i16 0, i16* %data_out_addr, align 2" [fir.cpp:43]   --->   Operation 33 'store' <Predicate = (!icmp_ln41)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_2 : Operation 34 [1/1] (1.78ns)   --->   "%add_ln54_1 = add i32 %taps_read, -1" [fir.cpp:54]   --->   Operation 34 'add' 'add_ln54_1' <Predicate = (icmp_ln41)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.06ns)   --->   "br label %.preheader3" [fir.cpp:49]   --->   Operation 35 'br' <Predicate = (icmp_ln41)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 36 [1/2] (2.66ns)   --->   "store i24 %k_0, i24* %data_in_addr, align 4" [fir.cpp:42]   --->   Operation 36 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_3 : Operation 37 [1/2] (2.66ns)   --->   "store i16 0, i16* %data_out_addr, align 2" [fir.cpp:43]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [fir.cpp:41]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %.preheader3.preheader ], [ %i, %.preheader3.loopexit ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.18ns)   --->   "%icmp_ln49 = icmp eq i7 %i_0, -28" [fir.cpp:49]   --->   Operation 40 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 41 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [fir.cpp:49]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %5, label %.preheader2.preheader" [fir.cpp:49]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.06ns)   --->   "br label %.preheader2" [fir.cpp:51]   --->   Operation 44 'br' <Predicate = (!icmp_ln49)> <Delay = 1.06>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i32 %idx_read to i64" [fir.cpp:65]   --->   Operation 45 'sext' 'sext_ln65' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr [8388708 x i16]* %data_out, i64 0, i64 %sext_ln65" [fir.cpp:65]   --->   Operation 46 'getelementptr' 'data_out_addr_1' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 47 [4/4] (2.66ns)   --->   "%data_out_load = load i16* %data_out_addr_1, align 2" [fir.cpp:65]   --->   Operation 47 'load' 'data_out_load' <Predicate = (icmp_ln49)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>

State 5 <SV = 3> <Delay = 1.63>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j_0 = phi i24 [ %j, %4 ], [ 0, %.preheader2.preheader ]"   --->   Operation 48 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i24 %j_0 to i32" [fir.cpp:51]   --->   Operation 49 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.52ns)   --->   "%icmp_ln51 = icmp eq i24 %j_0, -8388608" [fir.cpp:51]   --->   Operation 50 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8388608, i64 8388608, i64 8388608) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.63ns)   --->   "%j = add i24 %j_0, 1" [fir.cpp:51]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader3.loopexit, label %.preheader.preheader" [fir.cpp:51]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.06ns)   --->   "br label %.preheader" [fir.cpp:53]   --->   Operation 54 'br' <Predicate = (!icmp_ln51)> <Delay = 1.06>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 55 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.44>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%fir_0 = phi i16 [ %fir_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 56 'phi' 'fir_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%k1_0 = phi i31 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 57 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i31 %k1_0 to i32" [fir.cpp:53]   --->   Operation 58 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.54ns)   --->   "%icmp_ln53 = icmp slt i32 %zext_ln53, %taps_read" [fir.cpp:53]   --->   Operation 59 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.76ns)   --->   "%k_1 = add i31 %k1_0, 1" [fir.cpp:53]   --->   Operation 60 'add' 'k_1' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %3, label %4" [fir.cpp:53]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.76ns)   --->   "%add_ln54 = add nsw i32 %zext_ln53, %zext_ln51" [fir.cpp:54]   --->   Operation 62 'add' 'add_ln54' <Predicate = (icmp_ln53)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i32 %add_ln54 to i64" [fir.cpp:54]   --->   Operation 63 'sext' 'sext_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%data_in_addr_1 = getelementptr [8388708 x i24]* %data_in, i64 0, i64 %sext_ln54" [fir.cpp:54]   --->   Operation 64 'getelementptr' 'data_in_addr_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 65 [4/4] (2.66ns)   --->   "%data_in_load = load i24* %data_in_addr_1, align 4" [fir.cpp:54]   --->   Operation 65 'load' 'data_in_load' <Predicate = (icmp_ln53)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_6 : Operation 66 [1/1] (1.78ns)   --->   "%sub_ln54 = sub i32 %add_ln54_1, %zext_ln53" [fir.cpp:54]   --->   Operation 66 'sub' 'sub_ln54' <Predicate = (icmp_ln53)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln54_1 = sext i32 %sub_ln54 to i64" [fir.cpp:54]   --->   Operation 67 'sext' 'sext_ln54_1' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%coef_addr = getelementptr [100 x i32]* %coef, i64 0, i64 %sext_ln54_1" [fir.cpp:54]   --->   Operation 68 'getelementptr' 'coef_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (2.66ns)   --->   "%coef_load = load i32* %coef_addr, align 4" [fir.cpp:54]   --->   Operation 69 'load' 'coef_load' <Predicate = (icmp_ln53)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i24 %j_0 to i64" [fir.cpp:56]   --->   Operation 70 'zext' 'zext_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%data_out_addr_2 = getelementptr [8388708 x i16]* %data_out, i64 0, i64 %zext_ln56" [fir.cpp:56]   --->   Operation 71 'getelementptr' 'data_out_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_6 : Operation 72 [2/2] (2.66ns)   --->   "store i16 %fir_0, i16* %data_out_addr_2, align 2" [fir.cpp:56]   --->   Operation 72 'store' <Predicate = (!icmp_ln53)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 73 [3/4] (2.66ns)   --->   "%data_in_load = load i24* %data_in_addr_1, align 4" [fir.cpp:54]   --->   Operation 73 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_7 : Operation 74 [1/2] (2.66ns)   --->   "%coef_load = load i32* %coef_addr, align 4" [fir.cpp:54]   --->   Operation 74 'load' 'coef_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %coef_load to i16" [fir.cpp:54]   --->   Operation 75 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.66>
ST_8 : Operation 76 [2/4] (2.66ns)   --->   "%data_in_load = load i24* %data_in_addr_1, align 4" [fir.cpp:54]   --->   Operation 76 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>

State 9 <SV = 7> <Delay = 8.45>
ST_9 : Operation 77 [1/4] (2.66ns)   --->   "%data_in_load = load i24* %data_in_addr_1, align 4" [fir.cpp:54]   --->   Operation 77 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i24 %data_in_load to i16" [fir.cpp:54]   --->   Operation 78 'trunc' 'trunc_ln54_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (2.84ns) (grouped into DSP with root node fir_1)   --->   "%mul_ln54 = mul i16 %trunc_ln54, %trunc_ln54_1" [fir.cpp:54]   --->   Operation 79 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 80 [1/1] (2.95ns) (root node of the DSP)   --->   "%fir_1 = add i16 %mul_ln54, %fir_0" [fir.cpp:54]   --->   Operation 80 'add' 'fir_1' <Predicate = true> <Delay = 2.95> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader" [fir.cpp:53]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.66>
ST_10 : Operation 82 [1/2] (2.66ns)   --->   "store i16 %fir_0, i16* %data_out_addr_2, align 2" [fir.cpp:56]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader2" [fir.cpp:51]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 2.66>
ST_11 : Operation 84 [3/4] (2.66ns)   --->   "%data_out_load = load i16* %data_out_addr_1, align 2" [fir.cpp:65]   --->   Operation 84 'load' 'data_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>

State 12 <SV = 4> <Delay = 2.66>
ST_12 : Operation 85 [2/4] (2.66ns)   --->   "%data_out_load = load i16* %data_out_addr_1, align 2" [fir.cpp:65]   --->   Operation 85 'load' 'data_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>

State 13 <SV = 5> <Delay = 2.66>
ST_13 : Operation 86 [1/4] (2.66ns)   --->   "%data_out_load = load i16* %data_out_addr_1, align 2" [fir.cpp:65]   --->   Operation 86 'load' 'data_out_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8388708> <RAM>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%v = zext i16 %data_out_load to i32" [fir.cpp:65]   --->   Operation 87 'zext' 'v' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "ret i32 %v" [fir.cpp:70]   --->   Operation 88 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coef]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ taps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000]
taps_read         (read             ) [ 00111111111000]
idx_read          (read             ) [ 00111111111000]
data_in           (alloca           ) [ 00111111111000]
data_out          (alloca           ) [ 00111111111000]
br_ln41           (br               ) [ 01110000000000]
k_0               (phi              ) [ 00110000000000]
icmp_ln41         (icmp             ) [ 00110000000000]
empty             (speclooptripcount) [ 00000000000000]
k                 (add              ) [ 01110000000000]
br_ln41           (br               ) [ 00000000000000]
zext_ln42         (zext             ) [ 00000000000000]
data_in_addr      (getelementptr    ) [ 00010000000000]
data_out_addr     (getelementptr    ) [ 00010000000000]
add_ln54_1        (add              ) [ 00001111111000]
br_ln49           (br               ) [ 00111111111000]
store_ln42        (store            ) [ 00000000000000]
store_ln43        (store            ) [ 00000000000000]
br_ln41           (br               ) [ 01110000000000]
i_0               (phi              ) [ 00001000000000]
icmp_ln49         (icmp             ) [ 00001111111000]
empty_3           (speclooptripcount) [ 00000000000000]
i                 (add              ) [ 00101111111000]
br_ln49           (br               ) [ 00000000000000]
br_ln51           (br               ) [ 00001111111000]
sext_ln65         (sext             ) [ 00000000000000]
data_out_addr_1   (getelementptr    ) [ 00000000000111]
j_0               (phi              ) [ 00000111110000]
zext_ln51         (zext             ) [ 00000011110000]
icmp_ln51         (icmp             ) [ 00001111111000]
empty_4           (speclooptripcount) [ 00000000000000]
j                 (add              ) [ 00001111111000]
br_ln51           (br               ) [ 00000000000000]
br_ln53           (br               ) [ 00001111111000]
br_ln0            (br               ) [ 00101111111000]
fir_0             (phi              ) [ 00000011111000]
k1_0              (phi              ) [ 00000010000000]
zext_ln53         (zext             ) [ 00000000000000]
icmp_ln53         (icmp             ) [ 00001111111000]
k_1               (add              ) [ 00001111111000]
br_ln53           (br               ) [ 00000000000000]
add_ln54          (add              ) [ 00000000000000]
sext_ln54         (sext             ) [ 00000000000000]
data_in_addr_1    (getelementptr    ) [ 00000001110000]
sub_ln54          (sub              ) [ 00000000000000]
sext_ln54_1       (sext             ) [ 00000000000000]
coef_addr         (getelementptr    ) [ 00000001000000]
zext_ln56         (zext             ) [ 00000000000000]
data_out_addr_2   (getelementptr    ) [ 00000000001000]
coef_load         (load             ) [ 00000000000000]
trunc_ln54        (trunc            ) [ 00000000110000]
data_in_load      (load             ) [ 00000000000000]
trunc_ln54_1      (trunc            ) [ 00000000000000]
mul_ln54          (mul              ) [ 00000000000000]
fir_1             (add              ) [ 00001111111000]
br_ln53           (br               ) [ 00001111111000]
store_ln56        (store            ) [ 00000000000000]
br_ln51           (br               ) [ 00001111111000]
data_out_load     (load             ) [ 00000000000000]
v                 (zext             ) [ 00000000000000]
ret_ln70          (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coef">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coef"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="taps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="taps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_in_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_out_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="taps_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="taps_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="idx_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_in_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="24" slack="0"/>
<pin id="70" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="24" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln42/2 data_in_load/6 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_out_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="24" slack="0"/>
<pin id="82" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln43/2 data_out_load/4 store_ln56/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="data_out_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_1/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_in_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_1/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="coef_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_addr/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coef_load/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_out_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="24" slack="0"/>
<pin id="122" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_2/6 "/>
</bind>
</comp>

<comp id="125" class="1005" name="k_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="24" slack="1"/>
<pin id="127" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="k_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="24" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="1"/>
<pin id="141" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="i_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="j_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="1"/>
<pin id="152" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="j_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="24" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="fir_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fir_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="fir_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fir_0/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="k1_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="1"/>
<pin id="178" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="k1_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln41_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="0"/>
<pin id="189" dir="0" index="1" bw="24" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="k_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln42_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln54_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln49_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="0"/>
<pin id="212" dir="0" index="1" bw="6" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln65_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln65/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln51_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="24" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln51_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="24" slack="0"/>
<pin id="232" dir="0" index="1" bw="24" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln53_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln53_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="4"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln54_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="31" slack="0"/>
<pin id="259" dir="0" index="1" bw="24" slack="1"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln54_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln54_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="3"/>
<pin id="269" dir="0" index="1" bw="31" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln54_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54_1/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln56_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln54_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="trunc_ln54_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_1/9 "/>
</bind>
</comp>

<comp id="290" class="1004" name="v_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v/13 "/>
</bind>
</comp>

<comp id="294" class="1007" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="2"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="0" index="2" bw="16" slack="3"/>
<pin id="298" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln54/9 fir_1/9 "/>
</bind>
</comp>

<comp id="301" class="1005" name="taps_read_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="1"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="taps_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="idx_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="2"/>
<pin id="309" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="315" class="1005" name="k_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="24" slack="0"/>
<pin id="317" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="320" class="1005" name="data_in_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="1"/>
<pin id="322" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="data_out_addr_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="24" slack="1"/>
<pin id="327" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="add_ln54_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="3"/>
<pin id="332" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln54_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="343" class="1005" name="data_out_addr_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="24" slack="1"/>
<pin id="345" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="zext_ln51_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="356" class="1005" name="j_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="0"/>
<pin id="358" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="364" class="1005" name="k_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="31" slack="0"/>
<pin id="366" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="data_in_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="1"/>
<pin id="371" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="coef_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="coef_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="data_out_addr_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="24" slack="1"/>
<pin id="381" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr_2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="trunc_ln54_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="2"/>
<pin id="386" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="389" class="1005" name="fir_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="1"/>
<pin id="391" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fir_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="91" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="98" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="136"><net_src comp="125" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="72" pin=1"/></net>

<net id="138"><net_src comp="130" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="173"><net_src comp="162" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="84" pin=1"/></net>

<net id="175"><net_src comp="167" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="130" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="130" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="130" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="143" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="143" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="229"><net_src comp="154" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="154" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="20" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="154" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="180" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="180" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="44" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="242" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="271"><net_src comp="242" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="280"><net_src comp="150" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="285"><net_src comp="112" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="72" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="84" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="162" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="54" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="310"><net_src comp="60" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="318"><net_src comp="193" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="323"><net_src comp="66" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="328"><net_src comp="78" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="333"><net_src comp="205" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="341"><net_src comp="216" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="346"><net_src comp="91" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="351"><net_src comp="226" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="359"><net_src comp="236" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="367"><net_src comp="251" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="372"><net_src comp="98" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="377"><net_src comp="105" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="382"><net_src comp="118" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="387"><net_src comp="282" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="392"><net_src comp="294" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="167" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fir : idx | {1 }
	Port: fir : coef | {6 7 }
	Port: fir : taps | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		k : 1
		br_ln41 : 2
		zext_ln42 : 1
		data_in_addr : 2
		store_ln42 : 3
		data_out_addr : 2
		store_ln43 : 3
	State 3
	State 4
		icmp_ln49 : 1
		i : 1
		br_ln49 : 2
		data_out_addr_1 : 1
		data_out_load : 2
	State 5
		zext_ln51 : 1
		icmp_ln51 : 1
		j : 1
		br_ln51 : 2
	State 6
		zext_ln53 : 1
		icmp_ln53 : 2
		k_1 : 1
		br_ln53 : 3
		add_ln54 : 2
		sext_ln54 : 3
		data_in_addr_1 : 4
		data_in_load : 5
		sub_ln54 : 2
		sext_ln54_1 : 3
		coef_addr : 4
		coef_load : 5
		data_out_addr_2 : 1
		store_ln56 : 2
	State 7
		trunc_ln54 : 1
	State 8
	State 9
		trunc_ln54_1 : 1
		mul_ln54 : 2
		fir_1 : 3
	State 10
	State 11
	State 12
	State 13
		v : 1
		ret_ln70 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       k_fu_193       |    0    |    0    |    31   |
|          |   add_ln54_1_fu_205  |    0    |    0    |    39   |
|    add   |       i_fu_216       |    0    |    0    |    15   |
|          |       j_fu_236       |    0    |    0    |    31   |
|          |      k_1_fu_251      |    0    |    0    |    38   |
|          |    add_ln54_fu_257   |    0    |    0    |    38   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln41_fu_187   |    0    |    0    |    18   |
|   icmp   |   icmp_ln49_fu_210   |    0    |    0    |    11   |
|          |   icmp_ln51_fu_230   |    0    |    0    |    18   |
|          |   icmp_ln53_fu_246   |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln54_fu_267   |    0    |    0    |    39   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_294      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | taps_read_read_fu_54 |    0    |    0    |    0    |
|          |  idx_read_read_fu_60 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln42_fu_199   |    0    |    0    |    0    |
|          |   zext_ln51_fu_226   |    0    |    0    |    0    |
|   zext   |   zext_ln53_fu_242   |    0    |    0    |    0    |
|          |   zext_ln56_fu_277   |    0    |    0    |    0    |
|          |       v_fu_290       |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln65_fu_222   |    0    |    0    |    0    |
|   sext   |   sext_ln54_fu_262   |    0    |    0    |    0    |
|          |  sext_ln54_1_fu_272  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln54_fu_282  |    0    |    0    |    0    |
|          |  trunc_ln54_1_fu_286 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   296   |
|----------|----------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| data_in|  24576 |   48   |    0   |    0   |
|data_out|  16384 |   32   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |  40960 |   80   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln54_1_reg_330  |   32   |
|   coef_addr_reg_374   |    7   |
| data_in_addr_1_reg_369|   24   |
|  data_in_addr_reg_320 |   24   |
|data_out_addr_1_reg_343|   24   |
|data_out_addr_2_reg_379|   24   |
| data_out_addr_reg_325 |   24   |
|     fir_0_reg_162     |   16   |
|     fir_1_reg_389     |   16   |
|      i_0_reg_139      |    7   |
|       i_reg_338       |    7   |
|    idx_read_reg_307   |   32   |
|      j_0_reg_150      |   24   |
|       j_reg_356       |   24   |
|      k1_0_reg_176     |   31   |
|      k_0_reg_125      |   24   |
|      k_1_reg_364      |   31   |
|       k_reg_315       |   24   |
|   taps_read_reg_301   |   32   |
|   trunc_ln54_reg_384  |   16   |
|   zext_ln51_reg_348   |   32   |
+-----------------------+--------+
|         Total         |   475  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_72 |  p0  |   4  |  24  |   96   ||    21   |
|  grp_access_fu_72 |  p1  |   2  |  24  |   48   ||    9    |
|  grp_access_fu_84 |  p0  |   6  |  24  |   144  ||    33   |
|  grp_access_fu_84 |  p1  |   3  |  16  |   48   ||    15   |
| grp_access_fu_112 |  p0  |   2  |   7  |   14   ||    9    |
|    k_0_reg_125    |  p0  |   2  |  24  |   48   ||    9    |
|    j_0_reg_150    |  p0  |   2  |  24  |   48   ||    9    |
|   fir_0_reg_162   |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   478  ||  8.9675 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   296  |    -   |
|   Memory  |  40960 |    -   |    -   |   80   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   475  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  40960 |    1   |    8   |   555  |   410  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
