

================================================================
== Vitis HLS Report for 'normalization_and_padding8'
================================================================
* Date:           Sun Dec  1 17:06:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        SP_CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      796|      796|  7.960 us|  7.960 us|  796|  796|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_9_2  |      794|      794|        12|          1|          1|   784|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 14 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %padded_image, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_r, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%readreq_ln6 = readreq void @_ssdm_op_ReadReq, i32 %image_r, i32 2" [utils.cc:6]   --->   Operation 20 'readreq' 'readreq_ln6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%writereq_ln7 = writereq void @_ssdm_op_WriteReq, i32 %padded_image, i32 2" [utils.cc:7]   --->   Operation 21 'writereq' 'writereq_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln8 = store i10 0, i10 %indvar_flatten" [utils.cc:8]   --->   Operation 22 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 0, i5 %i" [utils.cc:8]   --->   Operation 23 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln8 = store i5 0, i5 %j" [utils.cc:8]   --->   Operation 24 'store' 'store_ln8' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [utils.cc:8]   --->   Operation 25 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [utils.cc:8]   --->   Operation 26 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln8 = icmp_eq  i10 %indvar_flatten_load, i10 784" [utils.cc:8]   --->   Operation 28 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln8_2 = add i10 %indvar_flatten_load, i10 1" [utils.cc:8]   --->   Operation 29 'add' 'add_ln8_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %new.body.for.inc, void %for.end14" [utils.cc:8]   --->   Operation 30 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [utils.cc:9]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [utils.cc:8]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln8 = add i5 %i_load, i5 1" [utils.cc:8]   --->   Operation 33 'add' 'add_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln9 = icmp_eq  i5 %j_load, i5 28" [utils.cc:9]   --->   Operation 34 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln8 = select i1 %icmp_ln9, i5 0, i5 %j_load" [utils.cc:8]   --->   Operation 35 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.41ns)   --->   "%select_ln8_1 = select i1 %icmp_ln9, i5 %add_ln8, i5 %i_load" [utils.cc:8]   --->   Operation 36 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln8_1, i5 0" [utils.cc:10]   --->   Operation 37 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln8_1, i2 0" [utils.cc:10]   --->   Operation 38 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i7 %tmp_2" [utils.cc:10]   --->   Operation 39 'zext' 'zext_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln10 = sub i10 %tmp, i10 %zext_ln10" [utils.cc:10]   --->   Operation 40 'sub' 'sub_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln8_1)   --->   "%select_ln8_2 = select i1 %icmp_ln9, i5 3, i5 2" [utils.cc:8]   --->   Operation 41 'select' 'select_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln8_1 = add i5 %i_load, i5 %select_ln8_2" [utils.cc:8]   --->   Operation 42 'add' 'add_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i5 %select_ln8" [utils.cc:10]   --->   Operation 43 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln10_1 = add i10 %sub_ln10, i10 %zext_ln10_1" [utils.cc:10]   --->   Operation 44 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln10_3 = zext i10 %add_ln10_1" [utils.cc:10]   --->   Operation 45 'zext' 'zext_ln10_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i32 %image_r, i64 0, i64 %zext_ln10_3" [utils.cc:10]   --->   Operation 46 'getelementptr' 'image_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%image_load = load i10 %image_addr" [utils.cc:10]   --->   Operation 47 'load' 'image_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln9 = add i5 %select_ln8, i5 1" [utils.cc:9]   --->   Operation 48 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln9 = store i10 %add_ln8_2, i10 %indvar_flatten" [utils.cc:9]   --->   Operation 49 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln9 = store i5 %select_ln8_1, i5 %i" [utils.cc:9]   --->   Operation 50 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln9 = store i5 %add_ln9, i5 %j" [utils.cc:9]   --->   Operation 51 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%image_load = load i10 %image_addr" [utils.cc:10]   --->   Operation 52 'load' 'image_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 53 [9/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 53 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 54 [8/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 54 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 55 [7/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 55 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 56 [6/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 56 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 57 [5/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 57 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 58 [4/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 58 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 59 [3/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 59 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 60 [2/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 60 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 61 [1/9] (7.05ns)   --->   "%div = fdiv i32 %image_load, i32 255" [utils.cc:10]   --->   Operation 61 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.02>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_9_2_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [utils.cc:9]   --->   Operation 65 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln10 = add i5 %select_ln8, i5 2" [utils.cc:10]   --->   Operation 66 'add' 'add_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %add_ln8_1, i5 %add_ln10" [utils.cc:10]   --->   Operation 67 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln10_2 = zext i10 %tmp_3" [utils.cc:10]   --->   Operation 68 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%padded_image_addr = getelementptr i32 %padded_image, i64 0, i64 %zext_ln10_2" [utils.cc:10]   --->   Operation 69 'getelementptr' 'padded_image_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln10 = store i32 %div, i10 %padded_image_addr" [utils.cc:10]   --->   Operation 70 'store' 'store_ln10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc" [utils.cc:9]   --->   Operation 71 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln14 = write void @_ssdm_op_Write, i32 %padded_image, i32 2" [utils.cc:14]   --->   Operation 72 'write' 'write_ln14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%read_ln14 = read void @_ssdm_op_Read, i32 %image_r, i32 2" [utils.cc:14]   --->   Operation 73 'read' 'read_ln14' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [utils.cc:14]   --->   Operation 74 'ret' 'ret_ln14' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [5]  (0.000 ns)
	'store' operation ('store_ln8', utils.cc:8) of constant 0 on local variable 'indvar_flatten' [10]  (0.427 ns)

 <State 2>: 3.400ns
The critical path consists of the following:
	'load' operation ('j_load', utils.cc:9) on local variable 'j' [21]  (0.000 ns)
	'icmp' operation ('icmp_ln9', utils.cc:9) [26]  (0.789 ns)
	'select' operation ('select_ln8', utils.cc:8) [27]  (0.414 ns)
	'add' operation ('add_ln10_1', utils.cc:10) [37]  (0.960 ns)
	'getelementptr' operation ('image_addr', utils.cc:10) [39]  (0.000 ns)
	'load' operation ('image_load', utils.cc:10) on array 'image_r' [41]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('image_load', utils.cc:10) on array 'image_r' [41]  (1.237 ns)

 <State 4>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 5>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 6>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 7>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 8>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 9>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 10>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 11>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 12>: 7.057ns
The critical path consists of the following:
	'fdiv' operation ('div', utils.cc:10) [42]  (7.057 ns)

 <State 13>: 2.026ns
The critical path consists of the following:
	'add' operation ('add_ln10', utils.cc:10) [43]  (0.789 ns)
	'getelementptr' operation ('padded_image_addr', utils.cc:10) [46]  (0.000 ns)
	'store' operation ('store_ln10', utils.cc:10) of variable 'div', utils.cc:10 on array 'padded_image' [47]  (1.237 ns)

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
