// Seed: 45825502
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  assign module_1.id_6 = 0;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  final begin : LABEL_0
    $signed(71);
    ;
  end
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26;
endmodule
module module_1 #(
    parameter id_4 = 32'd52,
    parameter id_5 = 32'd21,
    parameter id_6 = 32'd93
) (
    output wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3
    , id_14,
    input wor _id_4,
    input uwire _id_5,
    output wire _id_6,
    output supply0 id_7,
    input wire id_8,
    input uwire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri0 id_12
);
  parameter id_15 = 1;
  bit [-1 : id_5] id_16;
  assign id_14 = id_15;
  logic [id_4 : id_6] id_17;
  ;
  always id_16 = #1 -1'b0;
  module_0 modCall_1 (
      id_15,
      id_17,
      id_17,
      id_17,
      id_14,
      id_15,
      id_14,
      id_14,
      id_17,
      id_15,
      id_14,
      id_15,
      id_17,
      id_14
  );
endmodule
