$date
	Mon Dec  1 17:18:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_v2 $end
$var wire 1 ! halt $end
$var reg 1 " clk $end
$var reg 1 # exit $end
$var reg 640 $ mem_in_fname [639:0] $end
$var reg 640 % mem_out_fname [639:0] $end
$var reg 640 & regs_in_fname [639:0] $end
$var reg 640 ' regs_out_fname [639:0] $end
$var reg 1 ( rst $end
$var reg 640 ) signal_dump_fname [639:0] $end
$var integer 32 * cycle [31:0] $end
$scope module CPU $end
$var wire 3 + BranchFunct3_ID [2:0] $end
$var wire 32 , DataAddr [31:0] $end
$var wire 1 - EXMEM_WE $end
$var wire 1 . EX_branch_taken $end
$var wire 1 / EX_do_redirect $end
$var wire 32 0 EX_jalr_target [31:0] $end
$var wire 32 1 EX_opA [31:0] $end
$var wire 1 2 EX_useImmI $end
$var wire 1 3 IDEX_WE $end
$var wire 1 4 IDEX_flush $end
$var wire 32 5 ID_IR [31:0] $end
$var wire 32 6 ID_PC [31:0] $end
$var wire 1 7 IFID_WE $end
$var wire 1 8 IFID_flush $end
$var wire 2 9 MemSize [1:0] $end
$var wire 1 : MemWrEn $end
$var wire 1 ; PC_WE $end
$var wire 1 < RWrEn_WB $end
$var wire 32 = RWrdata_WB [31:0] $end
$var wire 1 > RegWrite_ID $end
$var wire 32 ? StoreData [31:0] $end
$var wire 1 @ bad_op_ID $end
$var wire 1 " clk $end
$var wire 1 ! halt $end
$var wire 1 A isDIV_EX $end
$var wire 1 B isMUL_EX $end
$var wire 1 C load_use_hazard $end
$var wire 1 D long_latency_stall_ID $end
$var wire 1 E long_latency_stall_IF $end
$var wire 1 F memory_alignment_error_MEM $end
$var wire 5 G rd_WB [4:0] $end
$var wire 1 ( rst $end
$var wire 1 H start_new_latency $end
$var wire 1 I valid_op_ID $end
$var wire 32 J wb_load_data [31:0] $end
$var wire 16 K wb_hword [15:0] $end
$var wire 8 L wb_byte [7:0] $end
$var wire 1 M stall_EX $end
$var wire 7 N opcode [6:0] $end
$var wire 32 O imm_u_type_shifted [31:0] $end
$var wire 32 P imm_s_type_sext [31:0] $end
$var wire 12 Q imm_s_raw [11:0] $end
$var wire 32 R imm_j_type_offset [31:0] $end
$var wire 32 S imm_i_type_sext [31:0] $end
$var wire 12 T imm_i_raw [11:0] $end
$var wire 32 U imm_b_type [31:0] $end
$var wire 7 V funct7 [6:0] $end
$var wire 3 W funct3 [2:0] $end
$var wire 1 X bad_op_WB $end
$var wire 1 Y bad_op_MEM $end
$var wire 1 Z bad_op_EX $end
$var wire 2 [ Size_ID [1:0] $end
$var wire 2 \ Size_EX [1:0] $end
$var wire 5 ] Shamt [4:0] $end
$var wire 2 ^ SR_control [1:0] $end
$var wire 5 _ Rsrc2 [4:0] $end
$var wire 5 ` Rsrc1 [4:0] $end
$var wire 1 a RegWrite_WB $end
$var wire 1 b RegWrite_MEM $end
$var wire 1 c RegWrite_EX $end
$var wire 5 d Rdst [4:0] $end
$var wire 32 e Rdata2 [31:0] $end
$var wire 32 f Rdata1 [31:0] $end
$var wire 32 g RWrdata_next [31:0] $end
$var wire 32 h PC_next [31:0] $end
$var wire 32 i PC_Plus_4 [31:0] $end
$var wire 32 j PC [31:0] $end
$var wire 1 k MemWrite_MEM $end
$var wire 1 l MemWrite_ID $end
$var wire 1 m MemWrite_EX $end
$var wire 1 n MemToReg_WB $end
$var wire 1 o MemToReg_MEM $end
$var wire 1 p MemToReg_ID $end
$var wire 1 q MemToReg_EX $end
$var wire 1 r MemRead_MEM $end
$var wire 1 s MemRead_ID $end
$var wire 1 t MemRead_EX $end
$var wire 5 u MEMWB_rd [4:0] $end
$var wire 3 v MEMWB_funct3 [2:0] $end
$var wire 8 w MEMWB_ctrl_out [7:0] $end
$var wire 8 x MEMWB_ctrl_in [7:0] $end
$var wire 32 y MEMWB_addr [31:0] $end
$var wire 32 z MEMWB_DataWord [31:0] $end
$var wire 32 { MEMWB_ALU_out [31:0] $end
$var wire 1 | IsJalr_WB $end
$var wire 1 } IsJalr_MEM $end
$var wire 1 ~ IsJalr_ID $end
$var wire 1 !" IsJalr_EX $end
$var wire 1 "" IsJal_WB $end
$var wire 1 #" IsJal_MEM $end
$var wire 1 $" IsJal_ID $end
$var wire 1 %" IsJal_EX $end
$var wire 1 &" IsBranch_ID $end
$var wire 1 '" IsBranch_EX $end
$var wire 32 (" InstWord [31:0] $end
$var wire 32 )" IFID_PC [31:0] $end
$var wire 32 *" IFID_IR_in [31:0] $end
$var wire 32 +" IFID_IR [31:0] $end
$var wire 5 ," IDEX_rs2 [4:0] $end
$var wire 5 -" IDEX_rs1 [4:0] $end
$var wire 5 ." IDEX_rd [4:0] $end
$var wire 7 /" IDEX_opcode [6:0] $end
$var wire 32 0" IDEX_imm_u [31:0] $end
$var wire 32 1" IDEX_imm_s [31:0] $end
$var wire 32 2" IDEX_imm_j [31:0] $end
$var wire 32 3" IDEX_imm_i [31:0] $end
$var wire 32 4" IDEX_imm_b [31:0] $end
$var wire 7 5" IDEX_funct7 [6:0] $end
$var wire 3 6" IDEX_funct3 [2:0] $end
$var wire 13 7" IDEX_ctrl_out [12:0] $end
$var wire 13 8" IDEX_ctrl_in [12:0] $end
$var wire 13 9" IDEX_ctrl_Din [12:0] $end
$var wire 5 :" IDEX_Shamt [4:0] $end
$var wire 2 ;" IDEX_SR_control [1:0] $end
$var wire 32 <" IDEX_R2 [31:0] $end
$var wire 32 =" IDEX_R1 [31:0] $end
$var wire 32 >" IDEX_PC [31:0] $end
$var wire 1 ?" EX_useImmS $end
$var wire 32 @" EX_result [31:0] $end
$var wire 32 A" EX_opB_raw [31:0] $end
$var wire 5 B" EX_latency [4:0] $end
$var wire 32 C" EX_jal_target [31:0] $end
$var wire 32 D" EX_eu_out [31:0] $end
$var wire 7 E" EX_eu_funct7_in [6:0] $end
$var wire 3 F" EX_eu_funct3_in [2:0] $end
$var wire 1 G" EX_busy_zero $end
$var wire 5 H" EX_busy_next [4:0] $end
$var wire 5 I" EX_busy_dec [4:0] $end
$var wire 5 J" EX_busy [4:0] $end
$var wire 32 K" EX_branch_target [31:0] $end
$var wire 32 L" EX_R2_fwd [31:0] $end
$var wire 32 M" EX_R1_fwd [31:0] $end
$var wire 32 N" EX_PC_target [31:0] $end
$var wire 32 O" EX_PC_plus4 [31:0] $end
$var wire 32 P" EXMEM_store_data [31:0] $end
$var wire 5 Q" EXMEM_rd [4:0] $end
$var wire 3 R" EXMEM_funct3 [2:0] $end
$var wire 12 S" EXMEM_ctrl_out [11:0] $end
$var wire 12 T" EXMEM_ctrl_in [11:0] $end
$var wire 32 U" EXMEM_addr [31:0] $end
$var wire 2 V" EXMEM_Size [1:0] $end
$var wire 32 W" EXMEM_ALU_out [31:0] $end
$var wire 32 X" DataWord [31:0] $end
$var wire 3 Y" BranchFunct3_EX [2:0] $end
$var parameter 40 Z" EXMEM_CTRL_W $end
$var parameter 41 [" IDEX_CTRL_W $end
$var parameter 37 \" MEMWB_CTRL_W $end
$scope module EU $end
$var wire 7 ]" auxFunc [6:0] $end
$var wire 3 ^" func [2:0] $end
$var wire 32 _" opA [31:0] $end
$var wire 32 `" opB [31:0] $end
$var wire 32 a" sA [31:0] $end
$var wire 32 b" sB [31:0] $end
$var wire 32 c" uA [31:0] $end
$var wire 32 d" uB [31:0] $end
$var wire 64 e" zext_uB [63:0] $end
$var wire 2 f" sr_C [1:0] $end
$var wire 64 g" sextsA [63:0] $end
$var wire 32 h" rem_r_unsigned [31:0] $end
$var wire 32 i" rem_r_signed [31:0] $end
$var wire 32 j" out [31:0] $end
$var wire 5 k" opBS [4:0] $end
$var wire 64 l" mul_uu [63:0] $end
$var wire 64 m" mul_su [63:0] $end
$var wire 64 n" mul_ss [63:0] $end
$var wire 32 o" div_q_unsigned [31:0] $end
$var wire 32 p" div_q_signed [31:0] $end
$var wire 1 q" div_by_zero $end
$var parameter 7 r" FUNC_0 $end
$var parameter 7 s" FUNC_1 $end
$var parameter 7 t" FUNC_2 $end
$var parameter 7 u" FUNC_3 $end
$var parameter 3 v" OP_ADD $end
$var parameter 3 w" OP_AND $end
$var parameter 3 x" OP_DIV $end
$var parameter 3 y" OP_DIVU $end
$var parameter 3 z" OP_MUL $end
$var parameter 3 {" OP_MULH $end
$var parameter 3 |" OP_MULHSU $end
$var parameter 3 }" OP_MULHU $end
$var parameter 3 ~" OP_OR $end
$var parameter 3 !# OP_REM $end
$var parameter 3 "# OP_REMU $end
$var parameter 3 ## OP_SLL $end
$var parameter 3 $# OP_SLT $end
$var parameter 3 %# OP_SLTU $end
$var parameter 3 &# OP_SRA $end
$var parameter 3 '# OP_SRL $end
$var parameter 3 (# OP_SUB $end
$var parameter 3 )# OP_XOR $end
$upscope $end
$scope module EXMEM_ADDR_REG $end
$var wire 1 " CLK $end
$var wire 32 *# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 - WE $end
$var parameter 32 +# init $end
$var parameter 32 ,# width $end
$var reg 32 -# Qout [31:0] $end
$upscope $end
$scope module EXMEM_ALU_REG $end
$var wire 1 " CLK $end
$var wire 32 .# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 - WE $end
$var parameter 32 /# init $end
$var parameter 32 0# width $end
$var reg 32 1# Qout [31:0] $end
$upscope $end
$scope module EXMEM_CTRL_REG $end
$var wire 1 " CLK $end
$var wire 12 2# Din [11:0] $end
$var wire 1 ( RST $end
$var wire 1 - WE $end
$var parameter 32 3# init $end
$var parameter 40 4# width $end
$var reg 12 5# Qout [11:0] $end
$upscope $end
$scope module EXMEM_RD_REG $end
$var wire 1 " CLK $end
$var wire 1 ( RST $end
$var wire 1 - WE $end
$var wire 5 6# Din [4:0] $end
$var parameter 32 7# init $end
$var parameter 32 8# width $end
$var reg 5 9# Qout [4:0] $end
$upscope $end
$scope module EXMEM_STORE_REG $end
$var wire 1 " CLK $end
$var wire 32 :# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 - WE $end
$var parameter 32 ;# init $end
$var parameter 32 <# width $end
$var reg 32 =# Qout [31:0] $end
$upscope $end
$scope module EX_busy_REG $end
$var wire 1 " CLK $end
$var wire 5 ># Din [4:0] $end
$var wire 1 ( RST $end
$var wire 1 ?# WE $end
$var parameter 32 @# init $end
$var parameter 32 A# width $end
$var reg 5 B# Qout [4:0] $end
$upscope $end
$scope module IDEX_CTRL_REG $end
$var wire 1 " CLK $end
$var wire 13 C# Din [12:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 D# init $end
$var parameter 41 E# width $end
$var reg 13 F# Qout [12:0] $end
$upscope $end
$scope module IDEX_IMM_B_REG $end
$var wire 1 " CLK $end
$var wire 32 G# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 H# init $end
$var parameter 32 I# width $end
$var reg 32 J# Qout [31:0] $end
$upscope $end
$scope module IDEX_IMM_I_REG $end
$var wire 1 " CLK $end
$var wire 32 K# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 L# init $end
$var parameter 32 M# width $end
$var reg 32 N# Qout [31:0] $end
$upscope $end
$scope module IDEX_IMM_J_REG $end
$var wire 1 " CLK $end
$var wire 32 O# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 P# init $end
$var parameter 32 Q# width $end
$var reg 32 R# Qout [31:0] $end
$upscope $end
$scope module IDEX_IMM_S_REG $end
$var wire 1 " CLK $end
$var wire 32 S# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 T# init $end
$var parameter 32 U# width $end
$var reg 32 V# Qout [31:0] $end
$upscope $end
$scope module IDEX_IMM_U_REG $end
$var wire 1 " CLK $end
$var wire 32 W# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 X# init $end
$var parameter 32 Y# width $end
$var reg 32 Z# Qout [31:0] $end
$upscope $end
$scope module IDEX_OPCODE_REG $end
$var wire 1 " CLK $end
$var wire 7 [# Din [6:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 \# init $end
$var parameter 32 ]# width $end
$var reg 7 ^# Qout [6:0] $end
$upscope $end
$scope module IDEX_PC_REG $end
$var wire 1 " CLK $end
$var wire 32 _# Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 `# init $end
$var parameter 32 a# width $end
$var reg 32 b# Qout [31:0] $end
$upscope $end
$scope module IDEX_R1_REG $end
$var wire 1 " CLK $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var wire 32 c# Din [31:0] $end
$var parameter 32 d# init $end
$var parameter 32 e# width $end
$var reg 32 f# Qout [31:0] $end
$upscope $end
$scope module IDEX_R2_REG $end
$var wire 1 " CLK $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var wire 32 g# Din [31:0] $end
$var parameter 32 h# init $end
$var parameter 32 i# width $end
$var reg 32 j# Qout [31:0] $end
$upscope $end
$scope module IDEX_RD_REG $end
$var wire 1 " CLK $end
$var wire 5 k# Din [4:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 l# init $end
$var parameter 32 m# width $end
$var reg 5 n# Qout [4:0] $end
$upscope $end
$scope module IDEX_RS1_REG $end
$var wire 1 " CLK $end
$var wire 5 o# Din [4:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 p# init $end
$var parameter 32 q# width $end
$var reg 5 r# Qout [4:0] $end
$upscope $end
$scope module IDEX_RS2_REG $end
$var wire 1 " CLK $end
$var wire 5 s# Din [4:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 t# init $end
$var parameter 32 u# width $end
$var reg 5 v# Qout [4:0] $end
$upscope $end
$scope module IDEX_SRC_REG $end
$var wire 1 " CLK $end
$var wire 2 w# Din [1:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 x# init $end
$var parameter 32 y# width $end
$var reg 2 z# Qout [1:0] $end
$upscope $end
$scope module IDEX_Shamt_REG $end
$var wire 1 " CLK $end
$var wire 5 {# Din [4:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 |# init $end
$var parameter 32 }# width $end
$var reg 5 ~# Qout [4:0] $end
$upscope $end
$scope module IDEX_f3_REG $end
$var wire 1 " CLK $end
$var wire 3 !$ Din [2:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 "$ init $end
$var parameter 32 #$ width $end
$var reg 3 $$ Qout [2:0] $end
$upscope $end
$scope module IDEX_f7_REG $end
$var wire 1 " CLK $end
$var wire 7 %$ Din [6:0] $end
$var wire 1 ( RST $end
$var wire 1 3 WE $end
$var parameter 32 &$ init $end
$var parameter 32 '$ width $end
$var reg 7 ($ Qout [6:0] $end
$upscope $end
$scope module IFID_IR_REG $end
$var wire 1 " CLK $end
$var wire 32 )$ Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 7 WE $end
$var parameter 32 *$ init $end
$var parameter 32 +$ width $end
$var reg 32 ,$ Qout [31:0] $end
$upscope $end
$scope module IFID_PC_REG $end
$var wire 1 " CLK $end
$var wire 1 ( RST $end
$var wire 1 7 WE $end
$var wire 32 -$ Din [31:0] $end
$var parameter 32 .$ init $end
$var parameter 32 /$ width $end
$var reg 32 0$ Qout [31:0] $end
$upscope $end
$scope module MEM $end
$var wire 1 " CLK $end
$var wire 32 1$ DataAddr [31:0] $end
$var wire 32 2$ DataAddrH [31:0] $end
$var wire 32 3$ DataAddrW [31:0] $end
$var wire 32 4$ DataIn [31:0] $end
$var wire 2 5$ DataSize [1:0] $end
$var wire 32 6$ InstAddrW [31:0] $end
$var wire 1 : WE $end
$var wire 32 7$ InstOut [31:0] $end
$var wire 32 8$ InstAddr [31:0] $end
$var wire 32 9$ DataOut [31:0] $end
$upscope $end
$scope module MEMWB_ADDR_REG $end
$var wire 1 " CLK $end
$var wire 32 :$ Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 ;$ WE $end
$var parameter 32 <$ init $end
$var parameter 32 =$ width $end
$var reg 32 >$ Qout [31:0] $end
$upscope $end
$scope module MEMWB_ALU_REG $end
$var wire 1 " CLK $end
$var wire 32 ?$ Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 @$ WE $end
$var parameter 32 A$ init $end
$var parameter 32 B$ width $end
$var reg 32 C$ Qout [31:0] $end
$upscope $end
$scope module MEMWB_CTRL_REG $end
$var wire 1 " CLK $end
$var wire 8 D$ Din [7:0] $end
$var wire 1 ( RST $end
$var wire 1 E$ WE $end
$var parameter 32 F$ init $end
$var parameter 37 G$ width $end
$var reg 8 H$ Qout [7:0] $end
$upscope $end
$scope module MEMWB_MEM_REG $end
$var wire 1 " CLK $end
$var wire 32 I$ Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 J$ WE $end
$var parameter 32 K$ init $end
$var parameter 32 L$ width $end
$var reg 32 M$ Qout [31:0] $end
$upscope $end
$scope module MEMWB_RD_REG $end
$var wire 1 " CLK $end
$var wire 5 N$ Din [4:0] $end
$var wire 1 ( RST $end
$var wire 1 O$ WE $end
$var parameter 32 P$ init $end
$var parameter 32 Q$ width $end
$var reg 5 R$ Qout [4:0] $end
$upscope $end
$scope module PC_REG $end
$var wire 1 " CLK $end
$var wire 32 S$ Din [31:0] $end
$var wire 1 ( RST $end
$var wire 1 ; WE $end
$var parameter 32 T$ init $end
$var parameter 32 U$ width $end
$var reg 32 V$ Qout [31:0] $end
$upscope $end
$scope module RF $end
$var wire 5 W$ AddrA [4:0] $end
$var wire 5 X$ AddrB [4:0] $end
$var wire 5 Y$ AddrW [4:0] $end
$var wire 1 " CLK $end
$var wire 32 Z$ DataInW [31:0] $end
$var wire 1 < WenW $end
$var wire 32 [$ DataOutB [31:0] $end
$var wire 32 \$ DataOutA [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 U$
b0 T$
b101 Q$
b0 P$
b100000 L$
b0 K$
b1000 G$
b0 F$
b100000 B$
b0 A$
b100000 =$
b0 <$
b100000 /$
b0 .$
b100000 +$
b10011 *$
b111 '$
b0 &$
b11 #$
b0 "$
b101 }#
b0 |#
b10 y#
b0 x#
b101 u#
b0 t#
b101 q#
b0 p#
b101 m#
b0 l#
b100000 i#
b0 h#
b100000 e#
b0 d#
b100000 a#
b0 `#
b111 ]#
b0 \#
b100000 Y#
b0 X#
b100000 U#
b0 T#
b100000 Q#
b0 P#
b100000 M#
b0 L#
b100000 I#
b0 H#
b1101 E#
b0 D#
b101 A#
b0 @#
b100000 <#
b0 ;#
b101 8#
b0 7#
b1100 4#
b0 3#
b100000 0#
b0 /#
b100000 ,#
b0 +#
b100 )#
b0 (#
b101 '#
b101 &#
b11 %#
b10 $#
b1 ##
b111 "#
b110 !#
b110 ~"
b11 }"
b10 |"
b1 {"
b0 z"
b101 y"
b100 x"
b111 w"
b0 v"
b110000 u"
b1 t"
b100000 s"
b0 r"
b1000 \"
b1101 ["
b1100 Z"
$end
#0
$dumpvars
b0 \$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
b0 V$
b100 S$
b0 R$
1O$
b0 N$
b0 M$
1J$
b10110111101101111011011110110111 I$
b0 H$
1E$
b0 D$
b0 C$
1@$
b0 ?$
b0 >$
1;$
b0 :$
b10110111101101111011011110110111 9$
b0 8$
b10010001101000101001010110111 7$
b0 6$
b0 5$
b0 4$
b0 3$
b0 2$
b0 1$
b0 0$
b0 -$
b10011 ,$
b10010001101000101001010110111 )$
b0 ($
b0 %$
b0 $$
b0 !$
b0 ~#
b0 {#
b0 z#
b0 w#
b0 v#
b0 s#
b0 r#
b0 o#
b0 n#
b0 k#
b0 j#
b0 g#
b0 f#
b0 c#
b0 b#
b0 _#
b0 ^#
b10011 [#
b0 Z#
b0 W#
b0 V#
b0 S#
b0 R#
b0 O#
b0 N#
b0 K#
b0 J#
b0 G#
b0 F#
b1000000000000 C#
b0 B#
1?#
b0 >#
b0 =#
b0 :#
b0 9#
b0 6#
b0 5#
b0 2#
b0 1#
b0 .#
b0 -#
b0 *#
1q"
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 o"
b0 n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 Y"
b10110111101101111011011110110111 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b100 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b11111 I"
b0 H"
1G"
b0 F"
b0 E"
b0 D"
b0 C"
b1 B"
b0 A"
b0 @"
0?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b1000000000000 9"
b1000000000000 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b10011 +"
b10010001101000101001010110111 *"
b0 )"
b10010001101000101001010110111 ("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
b0 j
b100 i
b100 h
b0 g
b0 f
b0 e
b0 d
0c
0b
0a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
0Z
0Y
0X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b10011 N
0M
b0 L
b0 K
b0 J
1I
0H
b0 G
0F
0E
0D
0C
0B
0A
0@
b0 ?
1>
b0 =
0<
1;
0:
b0 9
08
17
b0 6
b10011 5
04
13
02
b0 1
b0 0
0/
0.
1-
b0 ,
b0 +
b0 *
b11011110111010101110100011100000111010101110100011100110010111101101100011101010110100100101110011101100110001101100100 )
1(
b11011110111010101110100011100000111010101110100011100110010111101101100011101010110100101011111011100100110010101100111011100110101111101101111011101010111010000101110011010000110010101111000 '
b11101000110010101110011011101000111001100101111011011000111010101101001010111110111001001100101011001110111001101011111011010010110111000101110011010000110010101111000 &
b110111101110101011101000111000001110101011101000111001100101111011011000111010101101001010111110110110101100101011011010101111101101111011101010111010000101110011010000110010101111000 %
b111010001100101011100110111010001110011001011110110110001110101011010010101111101101101011001010110110101011111011010010110111000101110011010000110010101111000 $
0#
0"
0!
$end
#5
0@
b11111111111111111111111110110111 J
b110000 E"
b110000 ]"
1>
1I
b1011011110110111 K
b10110111 L
12
b1000000001010 9"
b1000000001010 C#
b0 *"
b0 )$
b100000000000 T"
b100000000000 2#
1c
b110111 N
b110111 [#
b101 d
b101 k#
b1000 `
b1000 o#
b1000 W$
b11 _
b11 s#
b11 X$
b1000000001010 8"
b101 +
b101 W
b101 !$
b1001 V
b1001 %$
b11 ]
b11 {#
b100100011 S
b100100011 K#
b100100011 T
b100100101 P
b100100101 S#
b100100101 Q
b100100100100 U
b100100100100 G#
b10010001101000101000000000000 O
b10010001101000101000000000000 W#
b1000101100100100010 R
b1000101100100100010 O#
b0 ("
b0 7$
b100 6$
b1000 h
b1000 S$
b10110111101101111011011110110111 z
b10110111101101111011011110110111 M$
b1000000000000 7"
b1000000000000 F#
b10011 /"
b10011 ^#
b10010001101000101001010110111 5
b10010001101000101001010110111 +"
b10010001101000101001010110111 ,$
b1000 i
b100 j
b100 -$
b100 8$
b100 V$
b1 *
1"
#10
0"
#15
1@
0I
0>
b101 F"
b101 ^"
b1001 E"
b1001 ]"
bx *"
bx )$
b1 9"
b1 C#
b11111111111111111111111111111111 p"
b11111111111111111111111111111111 o"
b0 i"
02
bx ("
bx 7$
b1000 6$
b1100 h
b1100 S$
b0 N
b0 [#
b0 d
b0 k#
b0 `
b0 o#
b0 W$
b0 _
b0 s#
b0 X$
b1 8"
b0 +
b0 W
b0 !$
b0 V
b0 %$
b0 ]
b0 {#
b0 S
b0 K#
b0 T
b0 P
b0 S#
b0 Q
b0 U
b0 G#
b0 O
b0 W#
b0 R
b0 O#
b100100010 0
b0 e"
b0 b"
b0 d"
1q"
b0 A"
b0 `"
b10010001101000101000000000000 @"
b10010001101000101000000000000 .#
b101 Y"
b10000000 x
b10000000 D$
1b
b1100 i
b1000 j
b1000 -$
b1000 8$
b1000 V$
b100 6
b100 _#
b100 )"
b100 0$
b0 5
b0 +"
b0 ,$
b100100011 3"
b100100011 N#
b100100101 1"
b100100101 V#
b100100100100 K"
b100100100100 4"
b100100100100 J#
b10010001101000101000000000000 0"
b10010001101000101000000000000 Z#
b1000101100100100010 C"
b1000101100100100010 2"
b1000101100100100010 R#
b1000 -"
b1000 r#
b11 ,"
b11 v#
b101 ."
b101 6#
b101 n#
b100000001010 T"
b100000001010 2#
b101 6"
b101 $$
b1001 5"
b1001 ($
b110111 /"
b110111 ^#
b11 :"
b11 k"
b11 ~#
b1000000001010 7"
b1000000001010 F#
b100000000000 S"
b100000000000 5#
b10 *
1"
#20
0"
#25
b0 E"
b0 ]"
b0 F"
b0 ^"
bx [
x@
x>
xI
bx f
bx c#
bx \$
bx e
bx g#
bx [$
bx 9"
bx C#
1<
1a
b10001010 x
b10001010 D$
b101 R"
0c
b0 Y"
1Z
b0 @"
b0 .#
b0 0
xl
xs
xp
x&"
x$"
x~
bx N
bx [#
bx d
bx k#
bx `
bx o#
bx W$
bx _
bx s#
bx X$
bx 8"
bx +
bx W
bx !$
bx V
bx %$
bx ]
bx {#
bx ^
bx w#
bx S
bx K#
bx T
bx P
bx S#
bx Q
bx0 U
bx0 G#
bx000000000000 O
bx000000000000 W#
bx0 R
bx0 O#
b1100 6$
b10000 h
b10000 S$
b10000000 w
b10000000 H$
b100000001010 S"
b100000001010 5#
b101 Q"
b101 9#
b101 N$
b10010001101000101000000000000 W"
b10010001101000101000000000000 1#
b10010001101000101000000000000 ?$
b1 7"
b1 F#
b0 :"
b0 k"
b0 ~#
b0 /"
b0 ^#
b0 5"
b0 ($
b1 T"
b1 2#
b0 6"
b0 $$
b0 ."
b0 6#
b0 n#
b0 ,"
b0 v#
b0 -"
b0 r#
b0 2"
b0 R#
b0 0"
b0 Z#
b0 4"
b0 J#
b0 1"
b0 V#
b0 3"
b0 N#
b1000 O"
b100 C"
b100 K"
b100 >"
b100 b#
bx 5
bx +"
bx ,$
b1000 6
b1000 _#
b1000 )"
b1000 0$
b10000 i
b1100 j
b1100 -$
b1100 8$
b1100 V$
b11 *
1"
#30
0"
#35
x7
x;
bx H"
bx >#
bx D"
bx j"
bx *#
x4
x8
xH
bx F"
bx ^"
bx p"
bx o"
bx i"
bx h"
x/
bx g"
bx a"
bx c"
bx 1
bx _"
bx M"
bx L"
bx :#
xC
bx0x0x B"
bx E"
bx ]"
bx m"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx e"
bx n"
bx b"
bx l"
bx d"
xq"
bx A"
bx `"
x.
bx N"
b1011011110110111 J
b10000 6$
bx h
bx S$
bx0 0
xA
xB
bx @"
bx .#
x2
xc
xm
xt
xq
x'"
x%"
x!"
bx \
bx Y"
xZ
0b
b0 R"
b1 x
b1 D$
1Y
b10010001101000101000000000000 =
b10010001101000101000000000000 Z$
b10010001101000101000000000000 g
b101 v
b10100 i
b10000 j
b10000 -$
b10000 8$
b10000 V$
b1100 6
b1100 _#
b1100 )"
b1100 0$
b1100 O"
b1000 >"
b1000 b#
bx ="
bx f#
bx <"
bx j#
bx 3"
bx N#
bx 1"
bx V#
bx K"
bx0 4"
bx0 J#
bx000000000000 0"
bx000000000000 Z#
bx C"
bx0 2"
bx0 R#
bx -"
bx r#
bx ,"
bx v#
bx ."
bx 6#
bx n#
bx T"
bx 2#
bx 6"
bx $$
bx 5"
bx ($
x?"
bx /"
bx ^#
bx :"
bx k"
bx ~#
bx ;"
bx f"
bx z#
bx 7"
bx F#
b0 W"
b0 1#
b0 ?$
b0 Q"
b0 9#
b0 N$
b1 S"
b1 5#
b10010001101000101000000000000 {
b10010001101000101000000000000 C$
b101 G
b101 Y$
b101 u
b101 R$
b10001010 w
b10001010 H$
b100 *
1"
#40
0"
#45
xF
b11111111111111111111111110110111 J
1!
0<
0a
b0 v
1X
b0 =
b0 Z$
b0 g
x3
x-
xb
x:
xk
xr
xo
x#"
x}
bx 9
bx 5$
bx V"
bx R"
bx x
bx D$
xY
bx0 2$
bx00 3$
bx X"
bx 9$
bx I$
b1 w
b1 H$
b0 G
b0 Y$
b0 u
b0 R$
b0 {
b0 C$
xE
xD
xM
bx I"
xG"
bx J"
bx B#
bx S"
bx 5#
bx Q"
bx 9#
bx N$
bx ,
bx 1$
bx U"
bx -#
bx :$
bx ?
bx 4$
bx P"
bx =#
bx W"
bx 1#
bx ?$
b10000 O"
b1100 >"
b1100 b#
b101 *
1"
#50
1#
0"
