strict digraph "" {
	node [label="\N"];
	"2615:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f44f6bb6850>",
		def_var="['go_overload_frame']",
		fillcolor=deepskyblue,
		label="2615:AS
go_overload_frame = (sample_point & (~sampled_bit | overload_request) & (rx_eof & ~transmitter & (eof_cnt == 3'd6) | error_\
frame_ended | overload_frame_ended) | sample_point & ~sampled_bit & rx_inter & (bit_cnt[1:0] < 2'd2) | sample_point & ~sampled_bit & ((\
error_cnt2 == 3'd7) | (overload_cnt2 == 3'd7))) & ~overload_frame_blocked;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sample_point', 'sampled_bit', 'overload_request', 'rx_eof', 'transmitter', 'eof_cnt', 'error_frame_ended', 'overload_frame_ended', '\
sample_point', 'sampled_bit', 'rx_inter', 'bit_cnt', 'sample_point', 'sampled_bit', 'error_cnt2', 'overload_cnt2', 'overload_frame_\
blocked']"];
}
