# vsim -c -classdebug -msgmode both -do "set NoQuitOnFinish 1; do vcd.do" optimized_debug_top_tb 
# Start time: 02:02:56 on Feb 17,2023
# //  Questa Sim
# //  Version 2021.2_2 linux Jun 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.wb_if(fast__1)
# Loading work.i2c_if(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
# set NoQuitOnFinish 1
# 1
#  do vcd.do
# ** UI-Msg (suppressible): (vsim-3561) No objects found matching 'addr'.
#    145.00 ns: (WB) W: Addr: 00, Data: 11000000
#    185.00 ns: (WB) W: Addr: 01, Data: 00001010
#    225.00 ns: (WB) W: Addr: 10, Data: 00000110
#    265.00 ns: (WB) R: Addr: 10, Data: 00010110
#    295.00 ns: (WB) W: Addr: 10, Data: 00000100
#    325.00 ns: I2C START condition.
#    325.00 ns: I2C START condition.
#   5055.00 ns: (WB) R: Addr: 10, Data: 10000100
#   5085.00 ns: (WB) W: Addr: 01, Data: 01000100
#   5125.00 ns: (WB) W: Addr: 10, Data: 00000001
# I2C Addr = 0x22
# I2C Op = WRITE
#  95345.00 ns: (WB) R: Addr: 10, Data: 10000001
#  95375.00 ns: (WB) W: Addr: 01, Data: 01111000
#  95415.00 ns: (WB) W: Addr: 10, Data: 00000001
# 185635.00 ns: (WB) R: Addr: 10, Data: 10000001
# 185665.00 ns: (WB) W: Addr: 10, Data: 00000101
# 194085.00 ns: I2C STOP condition
# 194085.00 ns: I2C_BUS WRITE Transfer:
# Addr = 0x22
# Data = 0x78 
# 194085.00 ns: I2C STOP condition
# 
# ====================== TRANSFER COMPLETE ======================
# 
# 194125.00 ns: (WB) R: Addr: 10, Data: 10000101
# 194155.00 ns: (WB) W: Addr: 10, Data: 00000100
# 198985.00 ns: I2C START condition.
# 198985.00 ns: I2C START condition.
# 203715.00 ns: (WB) R: Addr: 10, Data: 10000100
# 203745.00 ns: (WB) W: Addr: 01, Data: 10001000
# 203785.00 ns: (WB) W: Addr: 10, Data: 00000001
# I2C Addr = 0x44
# I2C Op = WRITE
# 294005.00 ns: (WB) R: Addr: 10, Data: 10000001
# 294035.00 ns: (WB) W: Addr: 01, Data: 10101010
# 294075.00 ns: (WB) W: Addr: 10, Data: 00000001
# 384295.00 ns: (WB) R: Addr: 10, Data: 10000001
# 384325.00 ns: (WB) W: Addr: 10, Data: 00000100
# 394345.00 ns: I2C START condition.
# 
# ====================== TRANSFER COMPLETE ======================
# 
# 394345.00 ns: I2C START condition.
# 394345.00 ns: I2C_BUS WRITE Transfer:
# Addr = 0x44
# Data = 0xaa 
# 399075.00 ns: (WB) R: Addr: 10, Data: 10000100
# 399105.00 ns: (WB) W: Addr: 01, Data: 10001001
# 399145.00 ns: (WB) W: Addr: 10, Data: 00000001
# I2C Addr = 0x44
# I2C Op = READ
# 489365.00 ns: (WB) R: Addr: 10, Data: 10000001
# 489395.00 ns: (WB) W: Addr: 10, Data: 00000010
# Wren = 0
# 579615.00 ns: (WB) R: Addr: 10, Data: 10000010
# 579645.00 ns: (WB) R: Addr: 01, Data: 00110100
# 579675.00 ns: (WB) W: Addr: 10, Data: 00000101
# 588095.00 ns: I2C STOP condition
# 
# ====================== TRANSFER COMPLETE ======================
# 
# 588095.00 ns: I2C STOP condition
# 588095.00 ns: I2C_BUS READ Transfer:
# Addr: 0x44
# Data = 0x34 
# 588135.00 ns: (WB) R: Addr: 10, Data: 10000101
# ** Note: $finish    : ../testbench/top.sv(312)
#    Time: 598125 ns  Iteration: 0  Instance: /top
# 1
# Break in NamedBeginStat TEST_FLOW at ../testbench/top.sv line 312
# Stopped at ../testbench/top.sv line 312
# End time: 02:03:01 on Feb 17,2023, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
