{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/10_05_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/verilog_random_designs/design195_5_10_top/results_dir/.././rtl/design195_5_10_top.v",
      "3": "../../../../.././rtl/decoder_top.v",
      "4": "../../../../.././rtl/shift_reg_top.v",
      "5": "../../../../.././rtl/invertion.v",
      "6": "../../../../.././rtl/register.v",
      "7": "../../../../.././rtl/d_latch_top.v",
      "8": "../../../../.././rtl/large_mux.v",
      "9": "../../../../.././rtl/mod_n_counter.v",
      "10": "../../../../.././rtl/paritygenerator_top.v",
      "11": "../../../../.././rtl/memory_cntrl.v",
      "12": "../../../../.././rtl/large_adder.v",
      "13": "../../../../.././rtl/encoder.v",
      "14": "../../../../.././rtl/full_adder_top.v"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "d_in0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_in1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_in2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_in3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_in4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_out0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_out1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_out2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_out3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_out4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tmp",
                  "range": {
                      "lsb": 0,
                      "msb": 159
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 14,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "design195_5_10_inst",
                   "line": 49,
                   "module":  "$paramod\\design195_5_10\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "CHANNEL",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "design195_5_10_top"
      }
  ],
  "modules": {
      "$paramod\\d_latch\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "7",
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\d_latch\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "7",
          "internalSignals": [
              {
                  "name": "d_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000",
          "moduleInsts": [
              {
                   "file": "7",
                   "instName": "d_latch_inst",
                   "line": 17,
                   "module":  "$paramod\\d_latch\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\decoder\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "3",
          "internalSignals": [
              {
                  "name": "data_out_w",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\decoder\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\decoder_top\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "3",
          "internalSignals": [
              {
                  "name": "d_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\decoder_top\\WIDTH=s32'00000000000000000000000000100000",
          "moduleInsts": [
              {
                   "file": "3",
                   "instName": "decoder_inst",
                   "line": 19,
                   "module":  "$paramod\\decoder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\design195_5_10\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "wire_d0_0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_6",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_7",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d0_8",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_6",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_7",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d1_8",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_6",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_7",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d2_8",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_6",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_7",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d3_8",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_6",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_7",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wire_d4_8",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\design195_5_10\\WIDTH=s32'00000000000000000000000000100000",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "d_latch_instance101",
                   "line": 116,
                   "module":  "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "d_latch_instance213",
                   "line": 129,
                   "module":  "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "d_latch_instance320",
                   "line": 137,
                   "module":  "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "d_latch_instance434",
                   "line": 152,
                   "module":  "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "d_latch_instance541",
                   "line": 160,
                   "module":  "$paramod\\d_latch_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "decoder_instance104",
                   "line": 119,
                   "module":  "$paramod\\decoder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "decoder_instance210",
                   "line": 126,
                   "module":  "$paramod\\decoder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "decoder_instance325",
                   "line": 142,
                   "module":  "$paramod\\decoder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "decoder_instance433",
                   "line": 151,
                   "module":  "$paramod\\decoder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "encoder_instance107",
                   "line": 122,
                   "module":  "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "encoder_instance219",
                   "line": 135,
                   "module":  "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "encoder_instance322",
                   "line": 139,
                   "module":  "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "encoder_instance438",
                   "line": 156,
                   "module":  "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "encoder_instance548",
                   "line": 167,
                   "module":  "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "full_adder_instance106",
                   "line": 121,
                   "module":  "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "full_adder_instance321",
                   "line": 138,
                   "module":  "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "full_adder_instance431",
                   "line": 149,
                   "module":  "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "full_adder_instance540",
                   "line": 159,
                   "module":  "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "invertion_instance103",
                   "line": 118,
                   "module":  "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "invertion_instance217",
                   "line": 133,
                   "module":  "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "invertion_instance329",
                   "line": 146,
                   "module":  "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "large_adder_instance102",
                   "line": 117,
                   "module":  "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "large_adder_instance212",
                   "line": 128,
                   "module":  "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "large_adder_instance324",
                   "line": 141,
                   "module":  "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "large_adder_instance432",
                   "line": 150,
                   "module":  "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "large_adder_instance547",
                   "line": 166,
                   "module":  "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "large_mux_instance436",
                   "line": 154,
                   "module":  "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "large_mux_instance542",
                   "line": 161,
                   "module":  "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "memory_cntrl_instance108",
                   "line": 123,
                   "module":  "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "memory_cntrl_instance216",
                   "line": 132,
                   "module":  "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "memory_cntrl_instance328",
                   "line": 145,
                   "module":  "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "memory_cntrl_instance430",
                   "line": 148,
                   "module":  "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "memory_cntrl_instance546",
                   "line": 165,
                   "module":  "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "mod_n_counter_instance109",
                   "line": 124,
                   "module":  "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "mod_n_counter_instance215",
                   "line": 131,
                   "module":  "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "mod_n_counter_instance326",
                   "line": 143,
                   "module":  "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "mod_n_counter_instance439",
                   "line": 157,
                   "module":  "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "mod_n_counter_instance545",
                   "line": 164,
                   "module":  "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "parity_generator_instance214",
                   "line": 130,
                   "module":  "$paramod\\paritygenerator_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "parity_generator_instance327",
                   "line": 144,
                   "module":  "$paramod\\paritygenerator_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "parity_generator_instance437",
                   "line": 155,
                   "module":  "$paramod\\paritygenerator_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "parity_generator_instance543",
                   "line": 162,
                   "module":  "$paramod\\paritygenerator_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "register_instance105",
                   "line": 120,
                   "module":  "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "register_instance211",
                   "line": 127,
                   "module":  "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "register_instance323",
                   "line": 140,
                   "module":  "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "register_instance549",
                   "line": 168,
                   "module":  "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "shift_reg_instance100",
                   "line": 115,
                   "module":  "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "shift_reg_instance218",
                   "line": 134,
                   "module":  "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "shift_reg_instance435",
                   "line": 153,
                   "module":  "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "shift_reg_instance544",
                   "line": 163,
                   "module":  "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "d_in0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "d_in1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "d_in2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "d_in3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "d_in4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "d_out0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "d_out1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "d_out2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "d_out3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "d_out4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "13",
          "internalSignals": [
              {
                  "name": "data_out_wire",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\encoder\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\full_adder\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "14",
          "internalSignals": [
              {
                  "name": "a",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "b",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "c",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\full_adder\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "cin",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "14",
          "internalSignals": [
              {
                  "name": "cin",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "d_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\full_adder_top\\WIDTH=s32'00000000000000000000000000100000",
          "moduleInsts": [
              {
                   "file": "14",
                   "instName": "full_adder_inst",
                   "line": 19,
                   "module":  "$paramod\\full_adder\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "5",
          "internalSignals": [
              {
                  "name": "bitwise_not_and_or",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bitwise_xor",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "conditional_invert",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\invertion\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "12",
          "internalSignals": [
              {
                  "name": "add_out_reg_0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "add_out_reg_1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "add_out_reg_2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\large_adder\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "8",
          "internalSignals": [
              {
                  "name": "data_out_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\large_mux\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "11",
          "internalSignals": [
              {
                  "name": "rd_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rd_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "reset_mem",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "state",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_data_mem",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\memory_cntrl\\WIDTH=s32'00000000000000000000000000100000",
          "moduleInsts": [
              {
                   "file": "11",
                   "instName": "mem",
                   "line": 65,
                   "module":  "memory",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "ADDR",
                  "value": 0 
              },
              {
                  "name": "DATA",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "9",
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\mod_n_counter\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "N",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\paritygenerator\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "10",
          "internalSignals": [
              {
                  "name": "data_out_reg",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\paritygenerator\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "parity",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\paritygenerator_top\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "10",
          "internalSignals": [
              {
                  "name": "d_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "parity",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\paritygenerator_top\\WIDTH=s32'00000000000000000000000000100000",
          "moduleInsts": [
              {
                   "file": "10",
                   "instName": "paritygenerator_inst",
                   "line": 19,
                   "module":  "$paramod\\paritygenerator\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "6",
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\register\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\shift_reg\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "4",
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\shift_reg\\WIDTH=s32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000": {
          "file": "4",
          "internalSignals": [
              {
                  "name": "d_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 0,
          "module": "$paramod\\shift_reg_top\\WIDTH=s32'00000000000000000000000000100000",
          "moduleInsts": [
              {
                   "file": "4",
                   "instName": "shift_reg_inst",
                   "line": 17,
                   "module":  "$paramod\\shift_reg\\WIDTH=s32'00000000000000000000000000100000",
                   "parameters": []
              }
          ],
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "memory": {
          "file": "11",
          "language": "SystemVerilog",
          "line": 79,
          "module": "memory",
          "parameters": [
              {
                  "name": "ADDR",
                  "value": 0 
              },
              {
                  "name": "DATA",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wr_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wr_data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rd_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rd_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rd_data_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
