#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55b28b19a0b0 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v0x55b28b1c3080_0 .var "L", 0 0;
v0x55b28b1c3190_0 .var "O", 0 0;
v0x55b28b1c3250_0 .var "P", 0 0;
v0x55b28b1c3340_0 .net "X", 0 0, L_0x55b28b1c3890;  1 drivers
S_0x55b28b1a7210 .scope module, "F" "nand_implement" 2 5, 3 17 0, S_0x55b28b19a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "L";
    .port_info 1 /INPUT 1 "P";
    .port_info 2 /INPUT 1 "O";
    .port_info 3 /OUTPUT 1 "X";
v0x55b28b1c2af0_0 .net "L", 0 0, v0x55b28b1c3080_0;  1 drivers
v0x55b28b1c2bc0_0 .net "O", 0 0, v0x55b28b1c3190_0;  1 drivers
v0x55b28b1c2cb0_0 .net "P", 0 0, v0x55b28b1c3250_0;  1 drivers
v0x55b28b1c2d80_0 .net "X", 0 0, L_0x55b28b1c3890;  alias, 1 drivers
v0x55b28b1c2e50_0 .net "w1", 0 0, L_0x55b28b1c34a0;  1 drivers
v0x55b28b1c2f90_0 .net "w2", 0 0, L_0x55b28b1c3620;  1 drivers
S_0x55b28b1a8d20 .scope module, "F1" "nand_gate" 3 21, 3 11 0, S_0x55b28b1a7210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
L_0x55b28b1c3430 .functor AND 1, v0x55b28b1c3080_0, v0x55b28b1c3250_0, C4<1>, C4<1>;
v0x55b28b1a8f50_0 .net "A", 0 0, v0x55b28b1c3080_0;  alias, 1 drivers
v0x55b28b1c1ce0_0 .net "B", 0 0, v0x55b28b1c3250_0;  alias, 1 drivers
v0x55b28b1c1da0_0 .net "C", 0 0, L_0x55b28b1c34a0;  alias, 1 drivers
v0x55b28b1c1e40_0 .net *"_ivl_0", 0 0, L_0x55b28b1c3430;  1 drivers
L_0x55b28b1c34a0 .reduce/nor L_0x55b28b1c3430;
S_0x55b28b1c1fa0 .scope module, "F2" "nand_gate" 3 22, 3 11 0, S_0x55b28b1a7210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
L_0x55b28b1c3590 .functor AND 1, v0x55b28b1c3190_0, v0x55b28b1c3190_0, C4<1>, C4<1>;
v0x55b28b1c21d0_0 .net "A", 0 0, v0x55b28b1c3190_0;  alias, 1 drivers
v0x55b28b1c22b0_0 .net "B", 0 0, v0x55b28b1c3190_0;  alias, 1 drivers
v0x55b28b1c2370_0 .net "C", 0 0, L_0x55b28b1c3620;  alias, 1 drivers
v0x55b28b1c2410_0 .net *"_ivl_0", 0 0, L_0x55b28b1c3590;  1 drivers
L_0x55b28b1c3620 .reduce/nor L_0x55b28b1c3590;
S_0x55b28b1c2530 .scope module, "F3" "nand_gate" 3 23, 3 11 0, S_0x55b28b1a7210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
L_0x55b28b1c36e0 .functor AND 1, L_0x55b28b1c34a0, L_0x55b28b1c3620, C4<1>, C4<1>;
v0x55b28b1c2760_0 .net "A", 0 0, L_0x55b28b1c34a0;  alias, 1 drivers
v0x55b28b1c2830_0 .net "B", 0 0, L_0x55b28b1c3620;  alias, 1 drivers
v0x55b28b1c2900_0 .net "C", 0 0, L_0x55b28b1c3890;  alias, 1 drivers
v0x55b28b1c29d0_0 .net *"_ivl_0", 0 0, L_0x55b28b1c36e0;  1 drivers
L_0x55b28b1c3890 .reduce/nor L_0x55b28b1c36e0;
    .scope S_0x55b28b19a0b0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b28b1c3190_0, 0, 1;
    %delay 20, 0;
    %end;
    .thread T_0;
    .scope S_0x55b28b19a0b0;
T_1 ;
    %vpi_call 2 19 "$monitor", $time, "L=%b, P=%b, O=%b, X=%b", v0x55b28b1c3080_0, v0x55b28b1c3250_0, v0x55b28b1c3190_0, v0x55b28b1c3340_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b28b19a0b0;
T_2 ;
    %vpi_call 2 23 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55b28b19a0b0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbech.v";
    "design.v";
