

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_1u_config2_s'
================================================================
* Date:           Tue Jun 29 10:39:00 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.015 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    14404|    14404| 72.020 us | 72.020 us |  14404|  14404|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                               |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                           |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_141  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReadInputHeight_ReadInputWidth  |    14402|    14402|         4|          1|          1|  14400|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      762|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      -|      193|      384|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      135|     -|
|Register             |        0|      -|      571|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      764|     1313|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |                            Instance                           |                     Module                    | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_141  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|      0|  193|  384|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                          |                                               |        0|      0|  193|  384|    0|
    +---------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln211_fu_564_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln213_fu_576_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln216_fu_514_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln218_fu_526_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln233_fu_170_p2               |     +    |      0|  0|  21|          14|           1|
    |add_ln703_10_fu_484_p2            |     +    |      0|  0|  19|          16|          16|
    |add_ln703_11_fu_490_p2            |     +    |      0|  0|  23|          16|          16|
    |add_ln703_12_fu_496_p2            |     +    |      0|  0|  19|          16|          16|
    |add_ln703_13_fu_502_p2            |     +    |      0|  0|  19|          16|          16|
    |add_ln703_1_fu_436_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_2_fu_442_p2             |     +    |      0|  0|  19|          16|          16|
    |add_ln703_3_fu_448_p2             |     +    |      0|  0|  19|          16|          16|
    |add_ln703_4_fu_454_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_5_fu_460_p2             |     +    |      0|  0|  19|          16|          16|
    |add_ln703_6_fu_596_p2             |     +    |      0|  0|  19|          16|          16|
    |add_ln703_7_fu_466_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_8_fu_472_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln703_9_fu_478_p2             |     +    |      0|  0|  19|          16|          16|
    |add_ln703_fu_430_p2               |     +    |      0|  0|  19|          16|          16|
    |sum_V_fu_600_p2                   |     +    |      0|  0|  19|          16|          16|
    |sub_ln1148_1_fu_651_p2            |     -    |      0|  0|  21|           1|          14|
    |sub_ln1148_fu_617_p2              |     -    |      0|  0|  24|           1|          17|
    |and_ln185_1_fu_418_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_2_fu_424_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln185_fu_412_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_143                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_220                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_814                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln185_1_fu_386_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln185_2_fu_396_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln185_3_fu_406_p2            |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln185_fu_376_p2              |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln203_fu_508_p2              |   icmp   |      0|  0|  20|          32|           7|
    |icmp_ln207_fu_558_p2              |   icmp   |      0|  0|  20|          32|           7|
    |icmp_ln233_fu_164_p2              |   icmp   |      0|  0|  13|          14|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_pack_data_V_fu_661_p3         |  select  |      0|  0|  14|           1|          14|
    |select_ln213_fu_582_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln218_fu_532_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 762|         606|         339|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_130  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_load                     |   9|          2|   32|         64|
    |data_V_data_V_blk_n                          |   9|          2|    1|          2|
    |indvar_flatten_reg_119                       |   9|          2|   14|         28|
    |pX                                           |   9|          2|   32|         64|
    |pY                                           |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_V_blk_n                           |   9|          2|    1|          2|
    |sX                                           |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 135|         29|  181|        396|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln703_13_reg_708                                                        |  16|   0|   16|          0|
    |add_ln703_2_reg_698                                                         |  16|   0|   16|          0|
    |add_ln703_5_reg_703                                                         |  16|   0|   16|          0|
    |and_ln185_2_reg_694                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                   |   3|   0|    3|          0|
    |ap_done_reg                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_130                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_130                                 |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_storemerge_i_i_reg_130                                 |  32|   0|   32|          0|
    |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln203_reg_713                                                          |   1|   0|    1|          0|
    |icmp_ln233_reg_680                                                          |   1|   0|    1|          0|
    |indvar_flatten_reg_119                                                      |  14|   0|   14|          0|
    |kernel_data_V_1                                                             |  16|   0|   16|          0|
    |kernel_data_V_10                                                            |  16|   0|   16|          0|
    |kernel_data_V_11                                                            |  16|   0|   16|          0|
    |kernel_data_V_13                                                            |  16|   0|   16|          0|
    |kernel_data_V_14                                                            |  16|   0|   16|          0|
    |kernel_data_V_15                                                            |  16|   0|   16|          0|
    |kernel_data_V_2                                                             |  16|   0|   16|          0|
    |kernel_data_V_3                                                             |  16|   0|   16|          0|
    |kernel_data_V_5                                                             |  16|   0|   16|          0|
    |kernel_data_V_6                                                             |  16|   0|   16|          0|
    |kernel_data_V_7                                                             |  16|   0|   16|          0|
    |kernel_data_V_9                                                             |  16|   0|   16|          0|
    |pX                                                                          |  32|   0|   32|          0|
    |pY                                                                          |  32|   0|   32|          0|
    |sX                                                                          |  32|   0|   32|          0|
    |sY                                                                          |  32|   0|   32|          0|
    |start_once_reg                                                              |   1|   0|    1|          0|
    |tmp_data_0_V_reg_689                                                        |  16|   0|   16|          0|
    |icmp_ln233_reg_680                                                          |  64|  32|    1|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 571|  32|  508|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | pooling2d_cl<array,array<ap_fixed,1u>,config2> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                  data_V_data_V                 |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                  data_V_data_V                 |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                  data_V_data_V                 |    pointer   |
|res_V_data_V_din       | out |   16|   ap_fifo  |                  res_V_data_V                  |    pointer   |
|res_V_data_V_full_n    |  in |    1|   ap_fifo  |                  res_V_data_V                  |    pointer   |
|res_V_data_V_write     | out |    1|   ap_fifo  |                  res_V_data_V                  |    pointer   |
+-----------------------+-----+-----+------------+------------------------------------------------+--------------+

