// Seed: 1291553222
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri id_2,
    input uwire id_3,
    input wand id_4,
    input uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wand id_9
);
  assign id_1 = id_6(1'b0);
  supply1 id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  supply0 id_13 = 1 < id_11;
endmodule
