
                                 PrimeTime (R)

                 Version Q-2019.12 for linux64 - Nov 20, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
#======================================================
#
# PrimeTime  Scripts (dctcl mode)
#
#======================================================
#======================================================
#  1. Set the Power Analysis Mode
#======================================================
set power_enable_analysis true
Information: Checked out license 'PrimePower' (PT-019)
true
set power_analysis_mode time_based
time_based
set power_report_leakage_breakdowns true
true
set power_clock_network_include_register_clock_pin_power false
false
#======================================================
#  2. Read and link the design
#======================================================
set search_path { ./                  ./File/                   /usr/cad/synopsys/synthesis/2019.12/dw/sim_ver/ 			        /usr/cad/synopsys/synthesis/2019.12/libraries/syn/ 			        /usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ }
 ./                  ./File/                   /usr/cad/synopsys/synthesis/2019.12/dw/sim_ver/            /usr/cad/synopsys/synthesis/2019.12/libraries/syn/            /usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
#! Slow - 0.81v, 125C
# set target_library {sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db}
# set link_library {* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db}
#! Typical - 0.9v, 25C
set link_library {* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db}
* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
set target_library {sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db}
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
set DESIGN "Accumulator"
Accumulator
read_verilog $DESIGN\_SYN.v
1
current_design $DESIGN
Information: current_design won't return any data before link (DES-071)
link
Loading verilog file '/home/mark/Digital_Circuit/Accumulator/04_PTPX/File/Accumulator_SYN.v'
Loading db file '/usr/cad/synopsys/synthesis/2019.12/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2019.12/libraries/syn/standard.sldb'
Loading db file '/usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'
Linking design Accumulator...
Information: 369 (100.00%) library cells are unused in library dw_foundation.sldb..... (LNK-045)
Information: 112 (100.00%) library cells are unused in library standard.sldb..... (LNK-045)
Information: 1007 (99.11%) library cells are unused in library sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c..... (LNK-045)
Information: total 1488 library cells are unused (LNK-046)
Design 'Accumulator' was successfully linked.
Information: There are 178 leaf cells, ports, hiers and 147 nets in the design (LNK-047)
1
#======================================================
#  3. Set transition time / annotate parasitics
#======================================================
set_input_transition .1 [all_inputs]
1
read_sdc File/$DESIGN\_SYN.sdc

Reading SDC version 2.1...
Warning: Setting input delay on clock port (clk) relative to a clock (clk) defined at the same port. Command is ignored. (UITE-489)
1
1
read_sdf -load_delay net $DESIGN\_SYN.sdf

****************************************
Report : read_sdf /home/mark/Digital_Circuit/Accumulator/04_PTPX/File/Accumulator_SYN.sdf
	-load_delay net
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : Accumulator
Version: Q-2019.12
Date   : Tue Nov 28 20:06:17 2023
****************************************

        0 error(s)
        Number of annotated cell delay arcs :       664
        Number of annotated net delay arcs  :       334
        Number of annotated timing checks   :       336
        TEMPERATURE: 25.00 (min)  25.00 (max)
        VOLTAGE    : 0.90 (min)  0.90 (max)
        PROCESS    : tt_typical_max_0p90v_25c (min)  tt_typical_max_0p90v_25c (max)
1
#======================================================
#  4. Read Switching Activity File
#======================================================
read_vcd -strip_path TESTBED/I_$DESIGN $DESIGN\_SYN.fsdb

======================================================================
Summary:
Total number of nets = 147
Number of annotated nets = 147 (100.00%)
Total number of leaf cells = 116
Number of fully annotated leaf cells = 116 (100.00%)
======================================================================

1
#======================================================
#  5. Perform power analysis
#======================================================
check_power
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Checking 'out_of_table_range'.
Warning: There are 336 out_of_range ramps.
Information: Checking 'missing_table'.
Information: Checking 'missing_function'.
0
update_power
Information: Running time_based power analysis... (PWR-601)
Information: Reading vcd file '/home/mark/Digital_Circuit/Accumulator/04_PTPX/File/Accumulator_SYN.fsdb'
Information: The waveform options are:
		File name:	primetime_px.fsdb
		File format:	fsdb
		Time interval:	1e-06ns
		Hierarchical level:	all

Information: Power analysis is running, please wait ...

Information: analysis is done for time window (0ns - 1105ns)

Information: Total simulation time = 1105.000000 ns
1
#======================================================
#  6. Generate Power Report
#======================================================
# BUG command 
set_power_analysis_options -waveform_interval 1 -waveform_format out -waveform_output vcd
# vcd.out
# report_power > Report/$DESIGN\_POWER 
# report_power -verbose
report_power -verbose > Report/$DESIGN\_POWER 
report_unit
****************************************
Report : units
Design : Accumulator
Version: Q-2019.12
Date   : Tue Nov 28 20:06:19 2023
****************************************

Units
---------------------------------------------
Capacitive_load_unit        : Not specified.
Current_unit                : Not specified.
Resistance_unit             : Not specified.
Time_unit                   : Not specified.
Voltage_unit                : Not specified.
Internal_power_unit         : 0.001 Watt
Leakage_power_unit          : 0.001 Watt
1
exit
Information: Defining new variable 'DESIGN'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1049.09 MB
CPU usage for this session: 5 seconds 
Elapsed time for this session: 7 seconds
Diagnostics summary: 3 warnings, 13 informationals

Thank you for using pt_shell!
