[2025-09-17 23:43:10] START suite=cs trace=classification_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2497104 heartbeat IPC: 4.005 cumulative IPC: 4.005 (Simulation time: 00 hr 00 min 28 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4625542 heartbeat IPC: 4.698 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 53 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4625542 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4625542 cumulative IPC: 4.324 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13809706 heartbeat IPC: 1.089 cumulative IPC: 1.089 (Simulation time: 00 hr 01 min 53 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24896708 heartbeat IPC: 0.902 cumulative IPC: 0.9866 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 36881704 heartbeat IPC: 0.8344 cumulative IPC: 0.9301 (Simulation time: 00 hr 04 min 22 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 49468524 heartbeat IPC: 0.7945 cumulative IPC: 0.892 (Simulation time: 00 hr 05 min 38 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 62457602 heartbeat IPC: 0.7699 cumulative IPC: 0.8646 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 76575330 heartbeat IPC: 0.7083 cumulative IPC: 0.8339 (Simulation time: 00 hr 08 min 16 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 90925714 heartbeat IPC: 0.6968 cumulative IPC: 0.8111 (Simulation time: 00 hr 09 min 40 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000010 cycles: 105340273 heartbeat IPC: 0.6937 cumulative IPC: 0.7943 (Simulation time: 00 hr 11 min 00 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 116089053 heartbeat IPC: 0.9303 cumulative IPC: 0.8074 (Simulation time: 00 hr 12 min 06 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 121691907 cumulative IPC: 0.8217 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 121691907 cumulative IPC: 0.8217 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8217 instructions: 100000001 cycles: 121691907
CPU 0 Branch Prediction Accuracy: 99.84% MPKI: 0.00664 Average ROB Occupancy at Mispredict: 2.882e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00151
BRANCH_INDIRECT: 0.00425
BRANCH_CONDITIONAL: 0.00088
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 535291
LQ_STALL: 11840
SQ_STALL: 98096


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 254.02022
REPLAY_LOAD: 93.56428
NON_REPLAY_LOAD: 9.150174

== Total ==
ADDR_TRANS: 163335
REPLAY_LOAD: 138288
NON_REPLAY_LOAD: 233668

== Counts ==
ADDR_TRANS: 643
REPLAY_LOAD: 1478
NON_REPLAY_LOAD: 25537

cpu0->cpu0_STLB TOTAL        ACCESS:     546255 HIT:     376587 MISS:     169668 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     546255 HIT:     376587 MISS:     169668 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 205 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1321048 HIT:     472898 MISS:     848150 MSHR_MERGE:      25089
cpu0->cpu0_L2C LOAD         ACCESS:     641028 HIT:     196183 MISS:     444845 MSHR_MERGE:       1299
cpu0->cpu0_L2C RFO          ACCESS:      44949 HIT:      31034 MISS:      13915 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     193571 HIT:      84961 MISS:     108610 MSHR_MERGE:      23790
cpu0->cpu0_L2C WRITE        ACCESS:      68158 HIT:      67718 MISS:        440 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     373342 HIT:      93002 MISS:     280340 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     137908 ISSUED:     137908 USEFUL:      38579 USELESS:      17157
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 84.99 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6100524 HIT:    6087709 MISS:      12815 MSHR_MERGE:       4512
cpu0->cpu0_L1I LOAD         ACCESS:    6100524 HIT:    6087709 MISS:      12815 MSHR_MERGE:       4512
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 88.82 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   11091060 HIT:    9552593 MISS:    1538467 MSHR_MERGE:     431770
cpu0->cpu0_L1D LOAD         ACCESS:    8872074 HIT:    7936161 MISS:     935913 MSHR_MERGE:     303187
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     230787 HIT:     138334 MISS:      92453 MSHR_MERGE:      36784
cpu0->cpu0_L1D WRITE        ACCESS:    1593831 HIT:    1457601 MISS:     136230 MSHR_MERGE:      91270
cpu0->cpu0_L1D TRANSLATION  ACCESS:     394368 HIT:      20497 MISS:     373871 MSHR_MERGE:        529
cpu0->cpu0_L1D PREFETCH REQUESTED:     247524 ISSUED:     230787 USEFUL:      32066 USELESS:      22527
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 69.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5022480 HIT:    5019897 MISS:       2583 MSHR_MERGE:       1524
cpu0->cpu0_ITLB LOAD         ACCESS:    5022480 HIT:    5019897 MISS:       2583 MSHR_MERGE:       1524
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 220 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   10388183 HIT:    9672496 MISS:     715687 MSHR_MERGE:     170491
cpu0->cpu0_DTLB LOAD         ACCESS:   10388183 HIT:    9672496 MISS:     715687 MSHR_MERGE:     170491
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 67.46 cycles
cpu0->LLC TOTAL        ACCESS:     852102 HIT:     304947 MISS:     547155 MSHR_MERGE:        512
cpu0->LLC LOAD         ACCESS:     443546 HIT:     143415 MISS:     300131 MSHR_MERGE:        217
cpu0->LLC RFO          ACCESS:      13915 HIT:        369 MISS:      13546 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      84820 HIT:      26660 MISS:      58160 MSHR_MERGE:        295
cpu0->LLC WRITE        ACCESS:      29481 HIT:      29378 MISS:        103 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     280340 HIT:     105125 MISS:     175215 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.31 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21660
  ROW_BUFFER_MISS:     524878
  AVG DBUS CONGESTED CYCLE: 5.956
Channel 0 WQ ROW_BUFFER_HIT:       5084
  ROW_BUFFER_MISS:      19914
  FULL:          0
Channel 0 REFRESHES ISSUED:      10141

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       284341        52985        45510        58066
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          860         8369         9484        26707
  STLB miss resolved @ L2C                0         2819        34716        34326        72646
  STLB miss resolved @ LLC                0         1932        27986        41674        67910
  STLB miss resolved @ MEM                0          977        11429        47747       161751

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                394           36          397          146          423
---------------------------------------------------------------
  STLB miss resolved @ L1D                4            2            1           34          152
  STLB miss resolved @ L2C                2            3            0            5           16
  STLB miss resolved @ LLC                4            1            4           81           85
  STLB miss resolved @ MEM               27            5            7          112          911
[2025-09-17 23:56:14] END   suite=cs trace=classification_phase5_core0 (rc=0)
