

================================================================
== Vitis HLS Report for 'Multiply_VecMat_4'
================================================================
* Date:           Thu Oct  2 22:23:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4719368|  4719368|  18.877 ms|  18.877 ms|  4719368|  4719368|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |                                                                      |                                                            |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                    |
        |                               Instance                               |                           Module                           |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                      |
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+
        |grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28                  |Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1                  |      770|      770|   3.080 us|   3.080 us|      769|      769|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36  |Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3  |  4718595|  4718595|  18.874 ms|  18.874 ms|  4718594|  4718594|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        -|        -|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       96|      315|     -|
|Memory               |        0|      -|        0|        0|     1|
|Multiplexer          |        -|      -|        0|       22|     -|
|Register             |        -|      -|        6|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      102|      337|     1|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+-----+-----+
    |                               Instance                               |                           Module                           | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28                  |Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1                  |        0|   0|  23|   53|    0|
    |grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36  |Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3  |        0|   0|  73|  262|    0|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                 |                                                            |        0|   0|  96|  315|    0|
    +----------------------------------------------------------------------+------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_vec_U  |Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W  |        0|  0|   0|    1|  3072|   32|     1|        98304|
    +-------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                           |        0|  0|   0|    1|  3072|   32|     1|        98304|
    +-------------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   3|          5|    1|          5|
    |grp_fu_73_ce        |   1|          2|    1|          2|
    |local_vec_address0  |  16|          3|   12|         36|
    |local_vec_ce0       |   1|          3|    1|          3|
    |local_vec_we0       |   1|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  22|         15|   16|         48|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                        Name                                       | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                          |  4|   0|    4|          0|
    |grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28_ap_start_reg                  |  1|   0|    1|          0|
    |grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                              |  6|   0|    6|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|grp_fu_297_p_din0   |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|grp_fu_297_p_din1   |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|grp_fu_297_p_din2   |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|grp_fu_297_p_din3   |  out|   32|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|grp_fu_297_p_dout0  |   in|   32|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|grp_fu_297_p_ce     |  out|    1|  ap_ctrl_hs|  Multiply_VecMat.4|  return value|
|z2_strm_din         |  out|   32|     ap_fifo|            z2_strm|       pointer|
|z2_strm_full_n      |   in|    1|     ap_fifo|            z2_strm|       pointer|
|z2_strm_write       |  out|    1|     ap_fifo|            z2_strm|       pointer|
|x_strm_dout         |   in|   32|     ap_fifo|             x_strm|       pointer|
|x_strm_empty_n      |   in|    1|     ap_fifo|             x_strm|       pointer|
|x_strm_read         |  out|    1|     ap_fifo|             x_strm|       pointer|
|W_strm_dout         |   in|   32|     ap_fifo|             W_strm|       pointer|
|W_strm_empty_n      |   in|    1|     ap_fifo|             W_strm|       pointer|
|W_strm_read         |  out|    1|     ap_fifo|             W_strm|       pointer|
+--------------------+-----+-----+------------+-------------------+--------------+

