#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002eff4645590 .scope module, "main" "main" 2 6;
 .timescale -9 -12;
v000002eff46ad5a0_0 .var "clk", 0 0;
v000002eff46ac2e0_0 .var "reset", 0 0;
S_000002eff4645720 .scope module, "dut" "IITK_Mini_MIPS" 2 10, 3 12 0, S_000002eff4645590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000002eff4645a60 .functor NOT 1, L_000002eff46ad640, C4<0>, C4<0>, C4<0>;
L_000002eff4645ec0 .functor AND 1, L_000002eff4645a60, v000002eff46ad460_0, C4<1>, C4<1>;
L_000002eff46460f0 .functor AND 1, L_000002eff46ad6e0, v000002eff46ad460_0, C4<1>, C4<1>;
L_000002eff46468d0 .functor OR 1, L_000002eff46460f0, v000002eff46ad320_0, C4<0>, C4<0>;
L_000002eff4646080 .functor OR 1, L_000002eff46468d0, v000002eff46acce0_0, C4<0>, C4<0>;
L_000002eff4646940 .functor BUFZ 1, v000002eff46ad960_0, C4<0>, C4<0>, C4<0>;
v000002eff46ace20_0 .net "I", 0 0, L_000002eff4646080;  1 drivers
v000002eff46ac420_0 .net "J", 0 0, L_000002eff4646940;  1 drivers
v000002eff46acb00_0 .var "PC", 31 0;
v000002eff46ade60_0 .net "R", 0 0, L_000002eff4645ec0;  1 drivers
v000002eff46adc80_0 .net *"_ivl_1", 0 0, L_000002eff46ad640;  1 drivers
v000002eff46ad3c0_0 .net *"_ivl_10", 0 0, L_000002eff46468d0;  1 drivers
v000002eff46add20_0 .net *"_ivl_2", 0 0, L_000002eff4645a60;  1 drivers
v000002eff46ac100_0 .net *"_ivl_7", 0 0, L_000002eff46ad6e0;  1 drivers
v000002eff46addc0_0 .net *"_ivl_8", 0 0, L_000002eff46460f0;  1 drivers
v000002eff46adf00_0 .net "alu", 0 0, v000002eff46ad460_0;  1 drivers
v000002eff46ac920_0 .net "branch", 0 0, v000002eff46ad320_0;  1 drivers
v000002eff46acba0_0 .net "clk", 0 0, v000002eff46ad5a0_0;  1 drivers
v000002eff46ac560_0 .net "float", 0 0, v000002eff46ac4c0_0;  1 drivers
v000002eff46ac240_0 .var "instruction", 31 0;
v000002eff46ac060 .array "instruction_memory", 3 0, 31 0;
v000002eff46ad140_0 .net "jump", 0 0, v000002eff46ad960_0;  1 drivers
v000002eff46ad1e0_0 .net "mem", 0 0, v000002eff46acce0_0;  1 drivers
v000002eff46ac1a0_0 .net "reset", 0 0, v000002eff46ac2e0_0;  1 drivers
E_000002eff4653240 .event posedge, v000002eff46206c0_0;
L_000002eff46ad640 .part v000002eff46ac240_0, 28, 1;
L_000002eff46ad6e0 .part v000002eff46ac240_0, 28, 1;
S_000002eff4631be0 .scope module, "CU" "control_unit" 3 31, 4 1 0, S_000002eff4645720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /OUTPUT 1 "alu";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "float";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 1 "mem";
v000002eff46ac9c0_0 .net "PC", 31 0, v000002eff46acb00_0;  1 drivers
L_000002eff46e0088 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002eff46acc40_0 .net/2u *"_ivl_4", 2 0, L_000002eff46e0088;  1 drivers
L_000002eff46e00d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000002eff46ad500_0 .net/2u *"_ivl_8", 2 0, L_000002eff46e00d0;  1 drivers
v000002eff46ad8c0_0 .net "a", 0 0, L_000002eff46ac600;  1 drivers
v000002eff46ad460_0 .var "alu", 0 0;
v000002eff46adaa0_0 .net "b", 0 0, L_000002eff46ad780;  1 drivers
v000002eff46ad320_0 .var "branch", 0 0;
v000002eff46ada00_0 .var "cc", 0 0;
v000002eff46ad000_0 .net "clk", 0 0, v000002eff46ad5a0_0;  alias, 1 drivers
v000002eff46adbe0_0 .net "first", 2 0, L_000002eff46acec0;  1 drivers
v000002eff46ac4c0_0 .var "float", 0 0;
v000002eff46ad280_0 .net "instruction", 31 0, v000002eff46ac240_0;  1 drivers
v000002eff46ad960_0 .var "jump", 0 0;
v000002eff46acce0_0 .var "mem", 0 0;
v000002eff46adb40_0 .net "second", 2 0, L_000002eff46ac380;  1 drivers
E_000002eff4653980 .event anyedge, v000002eff46adbe0_0, v000002eff46ad8c0_0, v000002eff46adaa0_0;
L_000002eff46acec0 .part v000002eff46ac240_0, 29, 3;
L_000002eff46ac380 .part v000002eff46ac240_0, 26, 3;
L_000002eff46ac600 .cmp/eq 3, L_000002eff46acec0, L_000002eff46e0088;
L_000002eff46ad780 .cmp/ge 3, L_000002eff46ac380, L_000002eff46e00d0;
S_000002eff4631d70 .scope module, "Alu" "ALU" 4 25, 5 1 0, S_000002eff4631be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "alu";
    .port_info 2 /INPUT 32 "instruction";
v000002eff4621200_0 .net "alu", 0 0, v000002eff46ad460_0;  alias, 1 drivers
v000002eff46206c0_0 .net "clk", 0 0, v000002eff46ad5a0_0;  alias, 1 drivers
v000002eff4621340_0 .net "immediate", 15 0, L_000002eff46aca60;  1 drivers
v000002eff4620760_0 .net "instruction", 31 0, v000002eff46ac240_0;  alias, 1 drivers
v000002eff4620bc0_0 .net "rd", 4 0, L_000002eff46ac7e0;  1 drivers
v000002eff4620da0_0 .net "rs", 4 0, L_000002eff46ac740;  1 drivers
v000002eff4620a80_0 .net "rt", 4 0, L_000002eff46ad820;  1 drivers
v000002eff4621160_0 .net "shift", 10 0, L_000002eff46ac880;  1 drivers
E_000002eff4653e40 .event posedge, v000002eff4621200_0;
L_000002eff46ac740 .part v000002eff46ac240_0, 21, 5;
L_000002eff46ad820 .part v000002eff46ac240_0, 16, 5;
L_000002eff46ac7e0 .part v000002eff46ac240_0, 11, 5;
L_000002eff46ac880 .part v000002eff46ac240_0, 0, 11;
L_000002eff46aca60 .part v000002eff46ac240_0, 0, 16;
S_000002eff463ece0 .scope module, "branching" "Branching" 4 31, 6 1 0, S_000002eff4631be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "PC";
v000002eff4620c60_0 .net "PC", 31 0, v000002eff46acb00_0;  alias, 1 drivers
v000002eff4620800_0 .net "branch", 0 0, v000002eff46ad320_0;  alias, 1 drivers
v000002eff4620940_0 .net "instruction", 31 0, v000002eff46ac240_0;  alias, 1 drivers
E_000002eff4653d40 .event posedge, v000002eff4620800_0;
S_000002eff463ee70 .scope module, "fpu" "FPU" 4 37, 7 1 0, S_000002eff4631be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "float";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 1 "cc";
v000002eff4621480_0 .net "cc", 0 0, v000002eff46ada00_0;  1 drivers
v000002eff46210c0_0 .net "float", 0 0, v000002eff46ac4c0_0;  alias, 1 drivers
v000002eff46212a0_0 .net "instruction", 31 0, v000002eff46ac240_0;  alias, 1 drivers
E_000002eff46536c0 .event posedge, v000002eff46210c0_0;
S_000002eff4629280 .scope module, "jum" "Jump" 4 48, 8 1 0, S_000002eff4631be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jump";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "PC";
v000002eff4621520_0 .net "PC", 31 0, v000002eff46acb00_0;  alias, 1 drivers
v000002eff4620d00_0 .net "instruction", 31 0, v000002eff46ac240_0;  alias, 1 drivers
v000002eff4620e40_0 .net "jump", 0 0, v000002eff46ad960_0;  alias, 1 drivers
E_000002eff4653340 .event posedge, v000002eff4620e40_0;
S_000002eff4629410 .scope module, "memory" "Memory" 4 43, 9 1 0, S_000002eff4631be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "mem";
    .port_info 1 /INPUT 32 "instruction";
v000002eff4620ee0 .array "FPR", 31 0, 31 0;
v000002eff46ac6a0 .array "GPR", 31 0, 31 0;
v000002eff46ad0a0_0 .net "instruction", 31 0, v000002eff46ac240_0;  alias, 1 drivers
v000002eff46acf60_0 .net "mem", 0 0, v000002eff46acce0_0;  alias, 1 drivers
E_000002eff4654000 .event posedge, v000002eff46acf60_0;
    .scope S_000002eff4631d70;
T_0 ;
    %wait E_000002eff4653e40;
    %load/vec4 v000002eff4621200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 5 14 "$display", "alu = %d,instruction = %b,rs = %d ,rt = %d, rd= %d,shift=%d,immediate=%d  time = %d", v000002eff4621200_0, v000002eff4620760_0, v000002eff4620da0_0, v000002eff4620a80_0, v000002eff4620bc0_0, v000002eff4621160_0, v000002eff4621340_0, $time {0 0 0};
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002eff463ece0;
T_1 ;
    %wait E_000002eff4653d40;
    %vpi_call 6 4 "$display", "Branch" {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_000002eff463ee70;
T_2 ;
    %wait E_000002eff46536c0;
    %vpi_call 7 6 "$display", "Float" {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000002eff4629410;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff46ac6a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002eff4620ee0, 0, 4;
    %end;
    .thread T_3;
    .scope S_000002eff4629410;
T_4 ;
    %wait E_000002eff4654000;
    %vpi_call 9 80 "$display", "Memory" {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_000002eff4629280;
T_5 ;
    %wait E_000002eff4653340;
    %vpi_call 8 7 "$display", "Jump" {0 0 0};
    %jmp T_5;
    .thread T_5;
    .scope S_000002eff4631be0;
T_6 ;
    %wait E_000002eff4653980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002eff46ad460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002eff46ac4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002eff46ad320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002eff46acce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002eff46ad960_0, 0;
    %load/vec4 v000002eff46adbe0_0;
    %cmpi/u 3, 0, 3;
    %flag_get/vec4 5;
    %assign/vec4 v000002eff46ad460_0, 0;
    %load/vec4 v000002eff46adbe0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000002eff46adbe0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %assign/vec4 v000002eff46ad320_0, 0;
    %load/vec4 v000002eff46adbe0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000002eff46adbe0_0;
    %parti/s 1, 1, 2;
    %and;
    %assign/vec4 v000002eff46ac4c0_0, 0;
    %load/vec4 v000002eff46ad8c0_0;
    %load/vec4 v000002eff46adaa0_0;
    %inv;
    %and;
    %assign/vec4 v000002eff46ad960_0, 0;
    %load/vec4 v000002eff46ad8c0_0;
    %load/vec4 v000002eff46adaa0_0;
    %and;
    %assign/vec4 v000002eff46acce0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002eff4645720;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002eff46acb00_0, 0;
    %end;
    .thread T_7;
    .scope S_000002eff4645720;
T_8 ;
    %wait E_000002eff4653240;
    %ix/getv 4, v000002eff46acb00_0;
    %load/vec4a v000002eff46ac060, 4;
    %assign/vec4 v000002eff46ac240_0, 0;
    %vpi_call 3 46 "$display", "time = %d,instruction = %b,alu=%d,jump=%d,mem=%d,branch=%d", $time, v000002eff46ac240_0, v000002eff46adf00_0, v000002eff46ad140_0, v000002eff46ad1e0_0, v000002eff46ac920_0 {0 0 0};
    %load/vec4 v000002eff46acb00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002eff46acb00_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000002eff4645590;
T_9 ;
    %delay 40000, 0;
    %load/vec4 v000002eff46ad5a0_0;
    %inv;
    %store/vec4 v000002eff46ad5a0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002eff4645590;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eff46ad5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002eff46ac2e0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002eff46ac2e0_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002eff4645590;
T_11 ;
    %delay 5000, 0;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002eff46ac060, 4, 0;
    %pushi/vec4 1346502658, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002eff46ac060, 4, 0;
    %pushi/vec4 1610612738, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002eff46ac060, 4, 0;
    %pushi/vec4 1948385284, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002eff46ac060, 4, 0;
    %end;
    .thread T_11;
    .scope S_000002eff4645590;
T_12 ;
    %vpi_call 2 45 "$monitor", "Instruction=%b | Opcode=%b  | ALU=%b | MEM=%b | Branch=%b | Jump=%b | R = %b| I= %b | J=%b", v000002eff46ac240_0, &PV<v000002eff46ac240_0, 26, 6>, v000002eff46adf00_0, v000002eff46ad1e0_0, v000002eff46ac920_0, v000002eff46ad140_0, v000002eff46ade60_0, v000002eff46ace20_0, v000002eff46ac420_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "main.v";
    "./IITK_Mini_MIPS.v";
    "./control_unit.v";
    "./ALU.v";
    "./Branching.v";
    "./FPU.v";
    "./Jump.v";
    "./Memory.v";
