
temp_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008764  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08008928  08008928  00018928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008de4  08008de4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008de4  08008de4  00018de4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008dec  08008dec  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008dec  08008dec  00018dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008df0  08008df0  00018df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008df4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b4  200001d4  08008fc8  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000488  08008fc8  00020488  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001450d  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f0  00000000  00000000  00034754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001218  00000000  00000000  00036e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e3b  00000000  00000000  00038060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b5ed  00000000  00000000  00038e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015675  00000000  00000000  00064488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010b8fb  00000000  00000000  00079afd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005d70  00000000  00000000  001853f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  0018b168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800890c 	.word	0x0800890c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	0800890c 	.word	0x0800890c

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b970 	b.w	8000f70 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f806 	bl	8000ca8 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9e08      	ldr	r6, [sp, #32]
 8000cae:	460d      	mov	r5, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	460f      	mov	r7, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4694      	mov	ip, r2
 8000cbc:	d965      	bls.n	8000d8a <__udivmoddi4+0xe2>
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	b143      	cbz	r3, 8000cd6 <__udivmoddi4+0x2e>
 8000cc4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cc8:	f1c3 0220 	rsb	r2, r3, #32
 8000ccc:	409f      	lsls	r7, r3
 8000cce:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd2:	4317      	orrs	r7, r2
 8000cd4:	409c      	lsls	r4, r3
 8000cd6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cda:	fa1f f58c 	uxth.w	r5, ip
 8000cde:	fbb7 f1fe 	udiv	r1, r7, lr
 8000ce2:	0c22      	lsrs	r2, r4, #16
 8000ce4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ce8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cec:	fb01 f005 	mul.w	r0, r1, r5
 8000cf0:	4290      	cmp	r0, r2
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cf8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cfc:	f080 811c 	bcs.w	8000f38 <__udivmoddi4+0x290>
 8000d00:	4290      	cmp	r0, r2
 8000d02:	f240 8119 	bls.w	8000f38 <__udivmoddi4+0x290>
 8000d06:	3902      	subs	r1, #2
 8000d08:	4462      	add	r2, ip
 8000d0a:	1a12      	subs	r2, r2, r0
 8000d0c:	b2a4      	uxth	r4, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d1a:	fb00 f505 	mul.w	r5, r0, r5
 8000d1e:	42a5      	cmp	r5, r4
 8000d20:	d90a      	bls.n	8000d38 <__udivmoddi4+0x90>
 8000d22:	eb1c 0404 	adds.w	r4, ip, r4
 8000d26:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d2a:	f080 8107 	bcs.w	8000f3c <__udivmoddi4+0x294>
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	f240 8104 	bls.w	8000f3c <__udivmoddi4+0x294>
 8000d34:	4464      	add	r4, ip
 8000d36:	3802      	subs	r0, #2
 8000d38:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3c:	1b64      	subs	r4, r4, r5
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11e      	cbz	r6, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40dc      	lsrs	r4, r3
 8000d44:	2300      	movs	r3, #0
 8000d46:	e9c6 4300 	strd	r4, r3, [r6]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0xbc>
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	f000 80ed 	beq.w	8000f32 <__udivmoddi4+0x28a>
 8000d58:	2100      	movs	r1, #0
 8000d5a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d64:	fab3 f183 	clz	r1, r3
 8000d68:	2900      	cmp	r1, #0
 8000d6a:	d149      	bne.n	8000e00 <__udivmoddi4+0x158>
 8000d6c:	42ab      	cmp	r3, r5
 8000d6e:	d302      	bcc.n	8000d76 <__udivmoddi4+0xce>
 8000d70:	4282      	cmp	r2, r0
 8000d72:	f200 80f8 	bhi.w	8000f66 <__udivmoddi4+0x2be>
 8000d76:	1a84      	subs	r4, r0, r2
 8000d78:	eb65 0203 	sbc.w	r2, r5, r3
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	4617      	mov	r7, r2
 8000d80:	2e00      	cmp	r6, #0
 8000d82:	d0e2      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	e9c6 4700 	strd	r4, r7, [r6]
 8000d88:	e7df      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d8a:	b902      	cbnz	r2, 8000d8e <__udivmoddi4+0xe6>
 8000d8c:	deff      	udf	#255	; 0xff
 8000d8e:	fab2 f382 	clz	r3, r2
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f040 8090 	bne.w	8000eb8 <__udivmoddi4+0x210>
 8000d98:	1a8a      	subs	r2, r1, r2
 8000d9a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d9e:	fa1f fe8c 	uxth.w	lr, ip
 8000da2:	2101      	movs	r1, #1
 8000da4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000da8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dac:	0c22      	lsrs	r2, r4, #16
 8000dae:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000db2:	fb0e f005 	mul.w	r0, lr, r5
 8000db6:	4290      	cmp	r0, r2
 8000db8:	d908      	bls.n	8000dcc <__udivmoddi4+0x124>
 8000dba:	eb1c 0202 	adds.w	r2, ip, r2
 8000dbe:	f105 38ff 	add.w	r8, r5, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x122>
 8000dc4:	4290      	cmp	r0, r2
 8000dc6:	f200 80cb 	bhi.w	8000f60 <__udivmoddi4+0x2b8>
 8000dca:	4645      	mov	r5, r8
 8000dcc:	1a12      	subs	r2, r2, r0
 8000dce:	b2a4      	uxth	r4, r4
 8000dd0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000dd4:	fb07 2210 	mls	r2, r7, r0, r2
 8000dd8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ddc:	fb0e fe00 	mul.w	lr, lr, r0
 8000de0:	45a6      	cmp	lr, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x14e>
 8000de4:	eb1c 0404 	adds.w	r4, ip, r4
 8000de8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dec:	d202      	bcs.n	8000df4 <__udivmoddi4+0x14c>
 8000dee:	45a6      	cmp	lr, r4
 8000df0:	f200 80bb 	bhi.w	8000f6a <__udivmoddi4+0x2c2>
 8000df4:	4610      	mov	r0, r2
 8000df6:	eba4 040e 	sub.w	r4, r4, lr
 8000dfa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dfe:	e79f      	b.n	8000d40 <__udivmoddi4+0x98>
 8000e00:	f1c1 0720 	rsb	r7, r1, #32
 8000e04:	408b      	lsls	r3, r1
 8000e06:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e0a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e0e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e12:	fa20 f307 	lsr.w	r3, r0, r7
 8000e16:	40fd      	lsrs	r5, r7
 8000e18:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e1c:	4323      	orrs	r3, r4
 8000e1e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	fb09 5518 	mls	r5, r9, r8, r5
 8000e2a:	0c1c      	lsrs	r4, r3, #16
 8000e2c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e30:	fb08 f50e 	mul.w	r5, r8, lr
 8000e34:	42a5      	cmp	r5, r4
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e3e:	d90b      	bls.n	8000e58 <__udivmoddi4+0x1b0>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e48:	f080 8088 	bcs.w	8000f5c <__udivmoddi4+0x2b4>
 8000e4c:	42a5      	cmp	r5, r4
 8000e4e:	f240 8085 	bls.w	8000f5c <__udivmoddi4+0x2b4>
 8000e52:	f1a8 0802 	sub.w	r8, r8, #2
 8000e56:	4464      	add	r4, ip
 8000e58:	1b64      	subs	r4, r4, r5
 8000e5a:	b29d      	uxth	r5, r3
 8000e5c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e60:	fb09 4413 	mls	r4, r9, r3, r4
 8000e64:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e68:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x1da>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e78:	d26c      	bcs.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	d96a      	bls.n	8000f54 <__udivmoddi4+0x2ac>
 8000e7e:	3b02      	subs	r3, #2
 8000e80:	4464      	add	r4, ip
 8000e82:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e86:	fba3 9502 	umull	r9, r5, r3, r2
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	42ac      	cmp	r4, r5
 8000e90:	46c8      	mov	r8, r9
 8000e92:	46ae      	mov	lr, r5
 8000e94:	d356      	bcc.n	8000f44 <__udivmoddi4+0x29c>
 8000e96:	d053      	beq.n	8000f40 <__udivmoddi4+0x298>
 8000e98:	b156      	cbz	r6, 8000eb0 <__udivmoddi4+0x208>
 8000e9a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e9e:	eb64 040e 	sbc.w	r4, r4, lr
 8000ea2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea6:	40ca      	lsrs	r2, r1
 8000ea8:	40cc      	lsrs	r4, r1
 8000eaa:	4317      	orrs	r7, r2
 8000eac:	e9c6 7400 	strd	r7, r4, [r6]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb8:	f1c3 0120 	rsb	r1, r3, #32
 8000ebc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ec0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ec4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ec8:	409d      	lsls	r5, r3
 8000eca:	432a      	orrs	r2, r5
 8000ecc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ed0:	fa1f fe8c 	uxth.w	lr, ip
 8000ed4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ed8:	fb07 1510 	mls	r5, r7, r0, r1
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ee2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ee6:	428d      	cmp	r5, r1
 8000ee8:	fa04 f403 	lsl.w	r4, r4, r3
 8000eec:	d908      	bls.n	8000f00 <__udivmoddi4+0x258>
 8000eee:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ef6:	d22f      	bcs.n	8000f58 <__udivmoddi4+0x2b0>
 8000ef8:	428d      	cmp	r5, r1
 8000efa:	d92d      	bls.n	8000f58 <__udivmoddi4+0x2b0>
 8000efc:	3802      	subs	r0, #2
 8000efe:	4461      	add	r1, ip
 8000f00:	1b49      	subs	r1, r1, r5
 8000f02:	b292      	uxth	r2, r2
 8000f04:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f08:	fb07 1115 	mls	r1, r7, r5, r1
 8000f0c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f10:	fb05 f10e 	mul.w	r1, r5, lr
 8000f14:	4291      	cmp	r1, r2
 8000f16:	d908      	bls.n	8000f2a <__udivmoddi4+0x282>
 8000f18:	eb1c 0202 	adds.w	r2, ip, r2
 8000f1c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f20:	d216      	bcs.n	8000f50 <__udivmoddi4+0x2a8>
 8000f22:	4291      	cmp	r1, r2
 8000f24:	d914      	bls.n	8000f50 <__udivmoddi4+0x2a8>
 8000f26:	3d02      	subs	r5, #2
 8000f28:	4462      	add	r2, ip
 8000f2a:	1a52      	subs	r2, r2, r1
 8000f2c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f30:	e738      	b.n	8000da4 <__udivmoddi4+0xfc>
 8000f32:	4631      	mov	r1, r6
 8000f34:	4630      	mov	r0, r6
 8000f36:	e708      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000f38:	4639      	mov	r1, r7
 8000f3a:	e6e6      	b.n	8000d0a <__udivmoddi4+0x62>
 8000f3c:	4610      	mov	r0, r2
 8000f3e:	e6fb      	b.n	8000d38 <__udivmoddi4+0x90>
 8000f40:	4548      	cmp	r0, r9
 8000f42:	d2a9      	bcs.n	8000e98 <__udivmoddi4+0x1f0>
 8000f44:	ebb9 0802 	subs.w	r8, r9, r2
 8000f48:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	e7a3      	b.n	8000e98 <__udivmoddi4+0x1f0>
 8000f50:	4645      	mov	r5, r8
 8000f52:	e7ea      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f54:	462b      	mov	r3, r5
 8000f56:	e794      	b.n	8000e82 <__udivmoddi4+0x1da>
 8000f58:	4640      	mov	r0, r8
 8000f5a:	e7d1      	b.n	8000f00 <__udivmoddi4+0x258>
 8000f5c:	46d0      	mov	r8, sl
 8000f5e:	e77b      	b.n	8000e58 <__udivmoddi4+0x1b0>
 8000f60:	3d02      	subs	r5, #2
 8000f62:	4462      	add	r2, ip
 8000f64:	e732      	b.n	8000dcc <__udivmoddi4+0x124>
 8000f66:	4608      	mov	r0, r1
 8000f68:	e70a      	b.n	8000d80 <__udivmoddi4+0xd8>
 8000f6a:	4464      	add	r4, ip
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	e742      	b.n	8000df6 <__udivmoddi4+0x14e>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <read_Temperature>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint16_t read_Temperature(uint16_t GPIO_PIN) {
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b086      	sub	sp, #24
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	80fb      	strh	r3, [r7, #6]
	uint16_t spi_buf[2];
	// Set the CS1 pin to low
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN, GPIO_PIN_RESET);
 8000f7e:	88fb      	ldrh	r3, [r7, #6]
 8000f80:	2200      	movs	r2, #0
 8000f82:	4619      	mov	r1, r3
 8000f84:	4826      	ldr	r0, [pc, #152]	; (8001020 <read_Temperature+0xac>)
 8000f86:	f001 f9cd 	bl	8002324 <HAL_GPIO_WritePin>

	// Receive the data
	HAL_SPI_Receive(&hspi1, spi_buf, 2, 100);
 8000f8a:	f107 010c 	add.w	r1, r7, #12
 8000f8e:	2364      	movs	r3, #100	; 0x64
 8000f90:	2202      	movs	r2, #2
 8000f92:	4824      	ldr	r0, [pc, #144]	; (8001024 <read_Temperature+0xb0>)
 8000f94:	f002 ff45 	bl	8003e22 <HAL_SPI_Receive>

	// Set the CS pin back to high
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN, GPIO_PIN_SET);
 8000f98:	88fb      	ldrh	r3, [r7, #6]
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4820      	ldr	r0, [pc, #128]	; (8001020 <read_Temperature+0xac>)
 8000fa0:	f001 f9c0 	bl	8002324 <HAL_GPIO_WritePin>
//	HAL_Delay(1000);

	// handle the data
	// spi_buf[0] contains the first 16 bits of data
	// spi_buf[1] contains the last 16 bits of data
	uint16_t external_temp = 0;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	82fb      	strh	r3, [r7, #22]
	uint16_t internal_temp = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	82bb      	strh	r3, [r7, #20]
	uint8_t fault = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	74fb      	strb	r3, [r7, #19]
	external_temp |= (spi_buf[0] >> 2) & 0xFFFF; // keep all data values
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	089b      	lsrs	r3, r3, #2
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	8afb      	ldrh	r3, [r7, #22]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	82fb      	strh	r3, [r7, #22]
	internal_temp |= (spi_buf[1] >> 4) & 0xFFFF; // keep all data values
 8000fbc:	89fb      	ldrh	r3, [r7, #14]
 8000fbe:	091b      	lsrs	r3, r3, #4
 8000fc0:	b29a      	uxth	r2, r3
 8000fc2:	8abb      	ldrh	r3, [r7, #20]
 8000fc4:	4313      	orrs	r3, r2
 8000fc6:	82bb      	strh	r3, [r7, #20]
	fault |= spi_buf[0] & 0x01; // only want the LSB
 8000fc8:	89bb      	ldrh	r3, [r7, #12]
 8000fca:	b25b      	sxtb	r3, r3
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	b25a      	sxtb	r2, r3
 8000fd2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	b25b      	sxtb	r3, r3
 8000fda:	74fb      	strb	r3, [r7, #19]
	printf("External Temperature of %d: %d \n\r", GPIO_PIN, (external_temp/4));
 8000fdc:	88f9      	ldrh	r1, [r7, #6]
 8000fde:	8afb      	ldrh	r3, [r7, #22]
 8000fe0:	089b      	lsrs	r3, r3, #2
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4810      	ldr	r0, [pc, #64]	; (8001028 <read_Temperature+0xb4>)
 8000fe8:	f005 fce6 	bl	80069b8 <iprintf>
	printf("Internal Temperature of %d: %d \n\r", GPIO_PIN, (internal_temp/16));
 8000fec:	88f9      	ldrh	r1, [r7, #6]
 8000fee:	8abb      	ldrh	r3, [r7, #20]
 8000ff0:	091b      	lsrs	r3, r3, #4
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	480d      	ldr	r0, [pc, #52]	; (800102c <read_Temperature+0xb8>)
 8000ff8:	f005 fcde 	bl	80069b8 <iprintf>
	if(fault) {
 8000ffc:	7cfb      	ldrb	r3, [r7, #19]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d002      	beq.n	8001008 <read_Temperature+0x94>
		printf("ERROR \n\r");
 8001002:	480b      	ldr	r0, [pc, #44]	; (8001030 <read_Temperature+0xbc>)
 8001004:	f005 fcd8 	bl	80069b8 <iprintf>
	}


	// reset spi_buffer
	spi_buf[0] = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	81bb      	strh	r3, [r7, #12]
	spi_buf[1] = 0;
 800100c:	2300      	movs	r3, #0
 800100e:	81fb      	strh	r3, [r7, #14]

	return external_temp/4;
 8001010:	8afb      	ldrh	r3, [r7, #22]
 8001012:	089b      	lsrs	r3, r3, #2
 8001014:	b29b      	uxth	r3, r3
}
 8001016:	4618      	mov	r0, r3
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	48000400 	.word	0x48000400
 8001024:	20000284 	.word	0x20000284
 8001028:	08008928 	.word	0x08008928
 800102c:	0800894c 	.word	0x0800894c
 8001030:	08008970 	.word	0x08008970

08001034 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001038:	f000 fe5b 	bl	8001cf2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103c:	f000 f822 	bl	8001084 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001040:	f000 f940 	bl	80012c4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001044:	f000 f8b0 	bl	80011a8 <MX_SPI1_Init>
  MX_LPUART1_UART_Init();
 8001048:	f000 f862 	bl	8001110 <MX_LPUART1_UART_Init>
  MX_TIM3_Init();
 800104c:	f000 f8ea 	bl	8001224 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // CS for all sensors should be high
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001050:	2201      	movs	r2, #1
 8001052:	2120      	movs	r1, #32
 8001054:	4809      	ldr	r0, [pc, #36]	; (800107c <main+0x48>)
 8001056:	f001 f965 	bl	8002324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 800105a:	2201      	movs	r2, #1
 800105c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001060:	4806      	ldr	r0, [pc, #24]	; (800107c <main+0x48>)
 8001062:	f001 f95f 	bl	8002324 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	f44f 7100 	mov.w	r1, #512	; 0x200
 800106c:	4803      	ldr	r0, [pc, #12]	; (800107c <main+0x48>)
 800106e:	f001 f959 	bl	8002324 <HAL_GPIO_WritePin>

  // Start Timer
   HAL_TIM_Base_Start_IT(&htim3);
 8001072:	4803      	ldr	r0, [pc, #12]	; (8001080 <main+0x4c>)
 8001074:	f003 fc42 	bl	80048fc <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001078:	e7fe      	b.n	8001078 <main+0x44>
 800107a:	bf00      	nop
 800107c:	48000400 	.word	0x48000400
 8001080:	200002e8 	.word	0x200002e8

08001084 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b096      	sub	sp, #88	; 0x58
 8001088:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800108a:	f107 0314 	add.w	r3, r7, #20
 800108e:	2244      	movs	r2, #68	; 0x44
 8001090:	2100      	movs	r1, #0
 8001092:	4618      	mov	r0, r3
 8001094:	f005 fce5 	bl	8006a62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001098:	463b      	mov	r3, r7
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80010a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80010aa:	f001 f973 	bl	8002394 <HAL_PWREx_ControlVoltageScaling>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80010b4:	f000 fb38 	bl	8001728 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80010b8:	2310      	movs	r3, #16
 80010ba:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010bc:	2301      	movs	r3, #1
 80010be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010c0:	2300      	movs	r3, #0
 80010c2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010c4:	2360      	movs	r3, #96	; 0x60
 80010c6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010cc:	f107 0314 	add.w	r3, r7, #20
 80010d0:	4618      	mov	r0, r3
 80010d2:	f001 fa13 	bl	80024fc <HAL_RCC_OscConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80010dc:	f000 fb24 	bl	8001728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e0:	230f      	movs	r3, #15
 80010e2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80010e4:	2300      	movs	r3, #0
 80010e6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e8:	2300      	movs	r3, #0
 80010ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010f4:	463b      	mov	r3, r7
 80010f6:	2100      	movs	r1, #0
 80010f8:	4618      	mov	r0, r3
 80010fa:	f001 fe19 	bl	8002d30 <HAL_RCC_ClockConfig>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001104:	f000 fb10 	bl	8001728 <Error_Handler>
  }
}
 8001108:	bf00      	nop
 800110a:	3758      	adds	r7, #88	; 0x58
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001114:	4b22      	ldr	r3, [pc, #136]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 8001116:	4a23      	ldr	r2, [pc, #140]	; (80011a4 <MX_LPUART1_UART_Init+0x94>)
 8001118:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800111a:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800111c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001120:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001122:	4b1f      	ldr	r3, [pc, #124]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001128:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800112e:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 8001136:	220c      	movs	r2, #12
 8001138:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113a:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800113c:	2200      	movs	r2, #0
 800113e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001140:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 8001142:	2200      	movs	r2, #0
 8001144:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 8001148:	2200      	movs	r2, #0
 800114a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800114c:	4b14      	ldr	r3, [pc, #80]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800114e:	2200      	movs	r2, #0
 8001150:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001152:	4b13      	ldr	r3, [pc, #76]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 8001154:	2200      	movs	r2, #0
 8001156:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001158:	4811      	ldr	r0, [pc, #68]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800115a:	f004 f80d 	bl	8005178 <HAL_UART_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001164:	f000 fae0 	bl	8001728 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001168:	2100      	movs	r1, #0
 800116a:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800116c:	f004 fe32 	bl	8005dd4 <HAL_UARTEx_SetTxFifoThreshold>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001176:	f000 fad7 	bl	8001728 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800117a:	2100      	movs	r1, #0
 800117c:	4808      	ldr	r0, [pc, #32]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800117e:	f004 fe67 	bl	8005e50 <HAL_UARTEx_SetRxFifoThreshold>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001188:	f000 face 	bl	8001728 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800118c:	4804      	ldr	r0, [pc, #16]	; (80011a0 <MX_LPUART1_UART_Init+0x90>)
 800118e:	f004 fde8 	bl	8005d62 <HAL_UARTEx_DisableFifoMode>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001198:	f000 fac6 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200001f0 	.word	0x200001f0
 80011a4:	40008000 	.word	0x40008000

080011a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <MX_SPI1_Init+0x74>)
 80011ae:	4a1c      	ldr	r2, [pc, #112]	; (8001220 <MX_SPI1_Init+0x78>)
 80011b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011b2:	4b1a      	ldr	r3, [pc, #104]	; (800121c <MX_SPI1_Init+0x74>)
 80011b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80011ba:	4b18      	ldr	r3, [pc, #96]	; (800121c <MX_SPI1_Init+0x74>)
 80011bc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011c0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80011c2:	4b16      	ldr	r3, [pc, #88]	; (800121c <MX_SPI1_Init+0x74>)
 80011c4:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80011c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011ca:	4b14      	ldr	r3, [pc, #80]	; (800121c <MX_SPI1_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_SPI1_Init+0x74>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011d6:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_SPI1_Init+0x74>)
 80011d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011de:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_SPI1_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011e4:	4b0d      	ldr	r3, [pc, #52]	; (800121c <MX_SPI1_Init+0x74>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011ea:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_SPI1_Init+0x74>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <MX_SPI1_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80011f6:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_SPI1_Init+0x74>)
 80011f8:	2207      	movs	r2, #7
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <MX_SPI1_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001202:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_SPI1_Init+0x74>)
 8001204:	2208      	movs	r2, #8
 8001206:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001208:	4804      	ldr	r0, [pc, #16]	; (800121c <MX_SPI1_Init+0x74>)
 800120a:	f002 fd67 	bl	8003cdc <HAL_SPI_Init>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001214:	f000 fa88 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	bd80      	pop	{r7, pc}
 800121c:	20000284 	.word	0x20000284
 8001220:	40013000 	.word	0x40013000

08001224 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800122a:	f107 0310 	add.w	r3, r7, #16
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001238:	1d3b      	adds	r3, r7, #4
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001242:	4b1e      	ldr	r3, [pc, #120]	; (80012bc <MX_TIM3_Init+0x98>)
 8001244:	4a1e      	ldr	r2, [pc, #120]	; (80012c0 <MX_TIM3_Init+0x9c>)
 8001246:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 65535;
 8001248:	4b1c      	ldr	r3, [pc, #112]	; (80012bc <MX_TIM3_Init+0x98>)
 800124a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800124e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001250:	4b1a      	ldr	r3, [pc, #104]	; (80012bc <MX_TIM3_Init+0x98>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 305;
 8001256:	4b19      	ldr	r3, [pc, #100]	; (80012bc <MX_TIM3_Init+0x98>)
 8001258:	f240 1231 	movw	r2, #305	; 0x131
 800125c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800125e:	4b17      	ldr	r3, [pc, #92]	; (80012bc <MX_TIM3_Init+0x98>)
 8001260:	2200      	movs	r2, #0
 8001262:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b15      	ldr	r3, [pc, #84]	; (80012bc <MX_TIM3_Init+0x98>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800126a:	4814      	ldr	r0, [pc, #80]	; (80012bc <MX_TIM3_Init+0x98>)
 800126c:	f003 faee 	bl	800484c <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001276:	f000 fa57 	bl	8001728 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001280:	f107 0310 	add.w	r3, r7, #16
 8001284:	4619      	mov	r1, r3
 8001286:	480d      	ldr	r0, [pc, #52]	; (80012bc <MX_TIM3_Init+0x98>)
 8001288:	f003 fcaa 	bl	8004be0 <HAL_TIM_ConfigClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001292:	f000 fa49 	bl	8001728 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001296:	2300      	movs	r3, #0
 8001298:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800129e:	1d3b      	adds	r3, r7, #4
 80012a0:	4619      	mov	r1, r3
 80012a2:	4806      	ldr	r0, [pc, #24]	; (80012bc <MX_TIM3_Init+0x98>)
 80012a4:	f003 fec2 	bl	800502c <HAL_TIMEx_MasterConfigSynchronization>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80012ae:	f000 fa3b 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80012b2:	bf00      	nop
 80012b4:	3720      	adds	r7, #32
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200002e8 	.word	0x200002e8
 80012c0:	40000400 	.word	0x40000400

080012c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b08c      	sub	sp, #48	; 0x30
 80012c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ca:	f107 031c 	add.w	r3, r7, #28
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
 80012d6:	60da      	str	r2, [r3, #12]
 80012d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012da:	4bb4      	ldr	r3, [pc, #720]	; (80015ac <MX_GPIO_Init+0x2e8>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012de:	4ab3      	ldr	r2, [pc, #716]	; (80015ac <MX_GPIO_Init+0x2e8>)
 80012e0:	f043 0310 	orr.w	r3, r3, #16
 80012e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012e6:	4bb1      	ldr	r3, [pc, #708]	; (80015ac <MX_GPIO_Init+0x2e8>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ea:	f003 0310 	and.w	r3, r3, #16
 80012ee:	61bb      	str	r3, [r7, #24]
 80012f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f2:	4bae      	ldr	r3, [pc, #696]	; (80015ac <MX_GPIO_Init+0x2e8>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f6:	4aad      	ldr	r2, [pc, #692]	; (80015ac <MX_GPIO_Init+0x2e8>)
 80012f8:	f043 0304 	orr.w	r3, r3, #4
 80012fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012fe:	4bab      	ldr	r3, [pc, #684]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	f003 0304 	and.w	r3, r3, #4
 8001306:	617b      	str	r3, [r7, #20]
 8001308:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800130a:	4ba8      	ldr	r3, [pc, #672]	; (80015ac <MX_GPIO_Init+0x2e8>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130e:	4aa7      	ldr	r2, [pc, #668]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001310:	f043 0320 	orr.w	r3, r3, #32
 8001314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001316:	4ba5      	ldr	r3, [pc, #660]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	f003 0320 	and.w	r3, r3, #32
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001322:	4ba2      	ldr	r3, [pc, #648]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	4aa1      	ldr	r2, [pc, #644]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800132e:	4b9f      	ldr	r3, [pc, #636]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800133a:	4b9c      	ldr	r3, [pc, #624]	; (80015ac <MX_GPIO_Init+0x2e8>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133e:	4a9b      	ldr	r2, [pc, #620]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001340:	f043 0302 	orr.w	r3, r3, #2
 8001344:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001346:	4b99      	ldr	r3, [pc, #612]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001352:	4b96      	ldr	r3, [pc, #600]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001356:	4a95      	ldr	r2, [pc, #596]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001358:	f043 0308 	orr.w	r3, r3, #8
 800135c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800135e:	4b93      	ldr	r3, [pc, #588]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001362:	f003 0308 	and.w	r3, r3, #8
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800136a:	4b90      	ldr	r3, [pc, #576]	; (80015ac <MX_GPIO_Init+0x2e8>)
 800136c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800136e:	4a8f      	ldr	r2, [pc, #572]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001370:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001374:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001376:	4b8d      	ldr	r3, [pc, #564]	; (80015ac <MX_GPIO_Init+0x2e8>)
 8001378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800137a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800137e:	603b      	str	r3, [r7, #0]
 8001380:	683b      	ldr	r3, [r7, #0]
  HAL_PWREx_EnableVddIO2();
 8001382:	f001 f8ab 	bl	80024dc <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001386:	2200      	movs	r2, #0
 8001388:	21e0      	movs	r1, #224	; 0xe0
 800138a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800138e:	f000 ffc9 	bl	8002324 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	f44f 7148 	mov.w	r1, #800	; 0x320
 8001398:	4885      	ldr	r0, [pc, #532]	; (80015b0 <MX_GPIO_Init+0x2ec>)
 800139a:	f000 ffc3 	bl	8002324 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800139e:	230c      	movs	r3, #12
 80013a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a2:	2302      	movs	r3, #2
 80013a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013ae:	230d      	movs	r3, #13
 80013b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80013b2:	f107 031c 	add.w	r3, r7, #28
 80013b6:	4619      	mov	r1, r3
 80013b8:	487e      	ldr	r0, [pc, #504]	; (80015b4 <MX_GPIO_Init+0x2f0>)
 80013ba:	f000 fe21 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80013be:	2307      	movs	r3, #7
 80013c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013c2:	2312      	movs	r3, #18
 80013c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ca:	2303      	movs	r3, #3
 80013cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80013ce:	2304      	movs	r3, #4
 80013d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013d2:	f107 031c 	add.w	r3, r7, #28
 80013d6:	4619      	mov	r1, r3
 80013d8:	4877      	ldr	r0, [pc, #476]	; (80015b8 <MX_GPIO_Init+0x2f4>)
 80013da:	f000 fe11 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80013de:	2380      	movs	r3, #128	; 0x80
 80013e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e2:	2302      	movs	r3, #2
 80013e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ea:	2300      	movs	r3, #0
 80013ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80013ee:	230d      	movs	r3, #13
 80013f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013f2:	f107 031c 	add.w	r3, r7, #28
 80013f6:	4619      	mov	r1, r3
 80013f8:	486f      	ldr	r0, [pc, #444]	; (80015b8 <MX_GPIO_Init+0x2f4>)
 80013fa:	f000 fe01 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 80013fe:	2331      	movs	r3, #49	; 0x31
 8001400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001402:	230b      	movs	r3, #11
 8001404:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001406:	2300      	movs	r3, #0
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800140a:	f107 031c 	add.w	r3, r7, #28
 800140e:	4619      	mov	r1, r3
 8001410:	486a      	ldr	r0, [pc, #424]	; (80015bc <MX_GPIO_Init+0x2f8>)
 8001412:	f000 fdf5 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001416:	2304      	movs	r3, #4
 8001418:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800141e:	2300      	movs	r3, #0
 8001420:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001422:	2303      	movs	r3, #3
 8001424:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001426:	2305      	movs	r3, #5
 8001428:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800142a:	f107 031c 	add.w	r3, r7, #28
 800142e:	4619      	mov	r1, r3
 8001430:	4862      	ldr	r0, [pc, #392]	; (80015bc <MX_GPIO_Init+0x2f8>)
 8001432:	f000 fde5 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001436:	2301      	movs	r3, #1
 8001438:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001442:	2300      	movs	r3, #0
 8001444:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001446:	2301      	movs	r3, #1
 8001448:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144a:	f107 031c 	add.w	r3, r7, #28
 800144e:	4619      	mov	r1, r3
 8001450:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001454:	f000 fdd4 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8001458:	230a      	movs	r3, #10
 800145a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800145c:	230b      	movs	r3, #11
 800145e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001464:	f107 031c 	add.w	r3, r7, #28
 8001468:	4619      	mov	r1, r3
 800146a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800146e:	f000 fdc7 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001472:	23e0      	movs	r3, #224	; 0xe0
 8001474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001476:	2301      	movs	r3, #1
 8001478:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147e:	2300      	movs	r3, #0
 8001480:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001482:	f107 031c 	add.w	r3, r7, #28
 8001486:	4619      	mov	r1, r3
 8001488:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148c:	f000 fdb8 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001490:	2302      	movs	r3, #2
 8001492:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001494:	230b      	movs	r3, #11
 8001496:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149c:	f107 031c 	add.w	r3, r7, #28
 80014a0:	4619      	mov	r1, r3
 80014a2:	4843      	ldr	r0, [pc, #268]	; (80015b0 <MX_GPIO_Init+0x2ec>)
 80014a4:	f000 fdac 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014a8:	2304      	movs	r3, #4
 80014aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ac:	2303      	movs	r3, #3
 80014ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b0:	2300      	movs	r3, #0
 80014b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b4:	f107 031c 	add.w	r3, r7, #28
 80014b8:	4619      	mov	r1, r3
 80014ba:	483d      	ldr	r0, [pc, #244]	; (80015b0 <MX_GPIO_Init+0x2ec>)
 80014bc:	f000 fda0 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80014c0:	f44f 537e 	mov.w	r3, #16256	; 0x3f80
 80014c4:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c6:	2302      	movs	r3, #2
 80014c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80014d2:	2301      	movs	r3, #1
 80014d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d6:	f107 031c 	add.w	r3, r7, #28
 80014da:	4619      	mov	r1, r3
 80014dc:	4835      	ldr	r0, [pc, #212]	; (80015b4 <MX_GPIO_Init+0x2f0>)
 80014de:	f000 fd8f 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80014e2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80014e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e8:	2302      	movs	r3, #2
 80014ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2300      	movs	r3, #0
 80014f2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 80014f4:	2303      	movs	r3, #3
 80014f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4619      	mov	r1, r3
 80014fe:	482d      	ldr	r0, [pc, #180]	; (80015b4 <MX_GPIO_Init+0x2f0>)
 8001500:	f000 fd7e 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001504:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001508:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150a:	2302      	movs	r3, #2
 800150c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001512:	2300      	movs	r3, #0
 8001514:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001516:	2301      	movs	r3, #1
 8001518:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800151a:	f107 031c 	add.w	r3, r7, #28
 800151e:	4619      	mov	r1, r3
 8001520:	4823      	ldr	r0, [pc, #140]	; (80015b0 <MX_GPIO_Init+0x2ec>)
 8001522:	f000 fd6d 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8001526:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 800152a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800152c:	2302      	movs	r3, #2
 800152e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2300      	movs	r3, #0
 8001536:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8001538:	230d      	movs	r3, #13
 800153a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153c:	f107 031c 	add.w	r3, r7, #28
 8001540:	4619      	mov	r1, r3
 8001542:	481b      	ldr	r0, [pc, #108]	; (80015b0 <MX_GPIO_Init+0x2ec>)
 8001544:	f000 fd5c 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001548:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800154c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154e:	2302      	movs	r3, #2
 8001550:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001556:	2300      	movs	r3, #0
 8001558:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 800155a:	230e      	movs	r3, #14
 800155c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155e:	f107 031c 	add.w	r3, r7, #28
 8001562:	4619      	mov	r1, r3
 8001564:	4812      	ldr	r0, [pc, #72]	; (80015b0 <MX_GPIO_Init+0x2ec>)
 8001566:	f000 fd4b 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800156a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800156e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001570:	2302      	movs	r3, #2
 8001572:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001574:	2300      	movs	r3, #0
 8001576:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001578:	2303      	movs	r3, #3
 800157a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800157c:	2307      	movs	r3, #7
 800157e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001580:	f107 031c 	add.w	r3, r7, #28
 8001584:	4619      	mov	r1, r3
 8001586:	480e      	ldr	r0, [pc, #56]	; (80015c0 <MX_GPIO_Init+0x2fc>)
 8001588:	f000 fd3a 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800158c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001590:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001592:	2302      	movs	r3, #2
 8001594:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001596:	2300      	movs	r3, #0
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159a:	2300      	movs	r3, #0
 800159c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800159e:	2302      	movs	r3, #2
 80015a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015a2:	f107 031c 	add.w	r3, r7, #28
 80015a6:	4619      	mov	r1, r3
 80015a8:	e00c      	b.n	80015c4 <MX_GPIO_Init+0x300>
 80015aa:	bf00      	nop
 80015ac:	40021000 	.word	0x40021000
 80015b0:	48000400 	.word	0x48000400
 80015b4:	48001000 	.word	0x48001000
 80015b8:	48001400 	.word	0x48001400
 80015bc:	48000800 	.word	0x48000800
 80015c0:	48000c00 	.word	0x48000c00
 80015c4:	484b      	ldr	r0, [pc, #300]	; (80016f4 <MX_GPIO_Init+0x430>)
 80015c6:	f000 fd1b 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80015ca:	2340      	movs	r3, #64	; 0x40
 80015cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ce:	2302      	movs	r3, #2
 80015d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80015da:	230d      	movs	r3, #13
 80015dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015de:	f107 031c 	add.w	r3, r7, #28
 80015e2:	4619      	mov	r1, r3
 80015e4:	4844      	ldr	r0, [pc, #272]	; (80016f8 <MX_GPIO_Init+0x434>)
 80015e6:	f000 fd0b 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f0:	2302      	movs	r3, #2
 80015f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015f8:	2303      	movs	r3, #3
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015fc:	230c      	movs	r3, #12
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001600:	f107 031c 	add.w	r3, r7, #28
 8001604:	4619      	mov	r1, r3
 8001606:	483c      	ldr	r0, [pc, #240]	; (80016f8 <MX_GPIO_Init+0x434>)
 8001608:	f000 fcfa 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 800160c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001612:	2302      	movs	r3, #2
 8001614:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161a:	2303      	movs	r3, #3
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800161e:	230a      	movs	r3, #10
 8001620:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001622:	f107 031c 	add.w	r3, r7, #28
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162c:	f000 fce8 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001630:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001634:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001636:	2300      	movs	r3, #0
 8001638:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163e:	f107 031c 	add.w	r3, r7, #28
 8001642:	4619      	mov	r1, r3
 8001644:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001648:	f000 fcda 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800164c:	2301      	movs	r3, #1
 800164e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001650:	2302      	movs	r3, #2
 8001652:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001654:	2300      	movs	r3, #0
 8001656:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001658:	2303      	movs	r3, #3
 800165a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800165c:	2309      	movs	r3, #9
 800165e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001660:	f107 031c 	add.w	r3, r7, #28
 8001664:	4619      	mov	r1, r3
 8001666:	4823      	ldr	r0, [pc, #140]	; (80016f4 <MX_GPIO_Init+0x430>)
 8001668:	f000 fcca 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800166c:	2304      	movs	r3, #4
 800166e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001670:	2302      	movs	r3, #2
 8001672:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001678:	2303      	movs	r3, #3
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800167c:	230c      	movs	r3, #12
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001680:	f107 031c 	add.w	r3, r7, #28
 8001684:	4619      	mov	r1, r3
 8001686:	481b      	ldr	r0, [pc, #108]	; (80016f4 <MX_GPIO_Init+0x430>)
 8001688:	f000 fcba 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800168c:	2378      	movs	r3, #120	; 0x78
 800168e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001690:	2302      	movs	r3, #2
 8001692:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001698:	2303      	movs	r3, #3
 800169a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800169c:	2307      	movs	r3, #7
 800169e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016a0:	f107 031c 	add.w	r3, r7, #28
 80016a4:	4619      	mov	r1, r3
 80016a6:	4813      	ldr	r0, [pc, #76]	; (80016f4 <MX_GPIO_Init+0x430>)
 80016a8:	f000 fcaa 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
 80016ac:	f44f 7348 	mov.w	r3, #800	; 0x320
 80016b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ba:	2300      	movs	r3, #0
 80016bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016be:	f107 031c 	add.w	r3, r7, #28
 80016c2:	4619      	mov	r1, r3
 80016c4:	480d      	ldr	r0, [pc, #52]	; (80016fc <MX_GPIO_Init+0x438>)
 80016c6:	f000 fc9b 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016ca:	2301      	movs	r3, #1
 80016cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ce:	2302      	movs	r3, #2
 80016d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016d6:	2300      	movs	r3, #0
 80016d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80016da:	2302      	movs	r3, #2
 80016dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016de:	f107 031c 	add.w	r3, r7, #28
 80016e2:	4619      	mov	r1, r3
 80016e4:	4806      	ldr	r0, [pc, #24]	; (8001700 <MX_GPIO_Init+0x43c>)
 80016e6:	f000 fc8b 	bl	8002000 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016ea:	bf00      	nop
 80016ec:	3730      	adds	r7, #48	; 0x30
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	48000c00 	.word	0x48000c00
 80016f8:	48000800 	.word	0x48000800
 80016fc:	48000400 	.word	0x48000400
 8001700:	48001000 	.word	0x48001000

08001704 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800170c:	1d39      	adds	r1, r7, #4
 800170e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001712:	2201      	movs	r2, #1
 8001714:	4803      	ldr	r0, [pc, #12]	; (8001724 <__io_putchar+0x20>)
 8001716:	f003 fd7f 	bl	8005218 <HAL_UART_Transmit>
  return ch;
 800171a:	687b      	ldr	r3, [r7, #4]
}
 800171c:	4618      	mov	r0, r3
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	200001f0 	.word	0x200001f0

08001728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001730:	e7fe      	b.n	8001730 <Error_Handler+0x8>
	...

08001734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <HAL_MspInit+0x44>)
 800173c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800173e:	4a0e      	ldr	r2, [pc, #56]	; (8001778 <HAL_MspInit+0x44>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6613      	str	r3, [r2, #96]	; 0x60
 8001746:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <HAL_MspInit+0x44>)
 8001748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001752:	4b09      	ldr	r3, [pc, #36]	; (8001778 <HAL_MspInit+0x44>)
 8001754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001756:	4a08      	ldr	r2, [pc, #32]	; (8001778 <HAL_MspInit+0x44>)
 8001758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800175c:	6593      	str	r3, [r2, #88]	; 0x58
 800175e:	4b06      	ldr	r3, [pc, #24]	; (8001778 <HAL_MspInit+0x44>)
 8001760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	40021000 	.word	0x40021000

0800177c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b0ae      	sub	sp, #184	; 0xb8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2294      	movs	r2, #148	; 0x94
 800179a:	2100      	movs	r1, #0
 800179c:	4618      	mov	r0, r3
 800179e:	f005 f960 	bl	8006a62 <memset>
  if(huart->Instance==LPUART1)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a22      	ldr	r2, [pc, #136]	; (8001830 <HAL_UART_MspInit+0xb4>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d13d      	bne.n	8001828 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80017ac:	2320      	movs	r3, #32
 80017ae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017b4:	f107 0310 	add.w	r3, r7, #16
 80017b8:	4618      	mov	r0, r3
 80017ba:	f001 fd77 	bl	80032ac <HAL_RCCEx_PeriphCLKConfig>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80017c4:	f7ff ffb0 	bl	8001728 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80017c8:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <HAL_UART_MspInit+0xb8>)
 80017ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017cc:	4a19      	ldr	r2, [pc, #100]	; (8001834 <HAL_UART_MspInit+0xb8>)
 80017ce:	f043 0301 	orr.w	r3, r3, #1
 80017d2:	65d3      	str	r3, [r2, #92]	; 0x5c
 80017d4:	4b17      	ldr	r3, [pc, #92]	; (8001834 <HAL_UART_MspInit+0xb8>)
 80017d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017d8:	f003 0301 	and.w	r3, r3, #1
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80017e0:	4b14      	ldr	r3, [pc, #80]	; (8001834 <HAL_UART_MspInit+0xb8>)
 80017e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e4:	4a13      	ldr	r2, [pc, #76]	; (8001834 <HAL_UART_MspInit+0xb8>)
 80017e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <HAL_UART_MspInit+0xb8>)
 80017ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80017f8:	f000 fe70 	bl	80024dc <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80017fc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001800:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001804:	2302      	movs	r3, #2
 8001806:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180a:	2300      	movs	r3, #0
 800180c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001816:	2308      	movs	r3, #8
 8001818:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800181c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001820:	4619      	mov	r1, r3
 8001822:	4805      	ldr	r0, [pc, #20]	; (8001838 <HAL_UART_MspInit+0xbc>)
 8001824:	f000 fbec 	bl	8002000 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001828:	bf00      	nop
 800182a:	37b8      	adds	r7, #184	; 0xb8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40008000 	.word	0x40008000
 8001834:	40021000 	.word	0x40021000
 8001838:	48001800 	.word	0x48001800

0800183c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08a      	sub	sp, #40	; 0x28
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001844:	f107 0314 	add.w	r3, r7, #20
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a25      	ldr	r2, [pc, #148]	; (80018f0 <HAL_SPI_MspInit+0xb4>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d144      	bne.n	80018e8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800185e:	4b25      	ldr	r3, [pc, #148]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 8001860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001862:	4a24      	ldr	r2, [pc, #144]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 8001864:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001868:	6613      	str	r3, [r2, #96]	; 0x60
 800186a:	4b22      	ldr	r3, [pc, #136]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 800186c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800186e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001876:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 8001878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187a:	4a1e      	ldr	r2, [pc, #120]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001882:	4b1c      	ldr	r3, [pc, #112]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	60fb      	str	r3, [r7, #12]
 800188c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800188e:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	4a18      	ldr	r2, [pc, #96]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 8001894:	f043 0302 	orr.w	r3, r3, #2
 8001898:	64d3      	str	r3, [r2, #76]	; 0x4c
 800189a:	4b16      	ldr	r3, [pc, #88]	; (80018f4 <HAL_SPI_MspInit+0xb8>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	60bb      	str	r3, [r7, #8]
 80018a4:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018a6:	2310      	movs	r3, #16
 80018a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018aa:	2302      	movs	r3, #2
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018b2:	2303      	movs	r3, #3
 80018b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018b6:	2305      	movs	r3, #5
 80018b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ba:	f107 0314 	add.w	r3, r7, #20
 80018be:	4619      	mov	r1, r3
 80018c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c4:	f000 fb9c 	bl	8002000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80018c8:	2318      	movs	r3, #24
 80018ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018cc:	2302      	movs	r3, #2
 80018ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d0:	2300      	movs	r3, #0
 80018d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d4:	2303      	movs	r3, #3
 80018d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80018d8:	2305      	movs	r3, #5
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	f107 0314 	add.w	r3, r7, #20
 80018e0:	4619      	mov	r1, r3
 80018e2:	4805      	ldr	r0, [pc, #20]	; (80018f8 <HAL_SPI_MspInit+0xbc>)
 80018e4:	f000 fb8c 	bl	8002000 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018e8:	bf00      	nop
 80018ea:	3728      	adds	r7, #40	; 0x28
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40013000 	.word	0x40013000
 80018f4:	40021000 	.word	0x40021000
 80018f8:	48000400 	.word	0x48000400

080018fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b08a      	sub	sp, #40	; 0x28
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	2200      	movs	r2, #0
 800190a:	601a      	str	r2, [r3, #0]
 800190c:	605a      	str	r2, [r3, #4]
 800190e:	609a      	str	r2, [r3, #8]
 8001910:	60da      	str	r2, [r3, #12]
 8001912:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a29      	ldr	r2, [pc, #164]	; (80019c0 <HAL_TIM_Base_MspInit+0xc4>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d14b      	bne.n	80019b6 <HAL_TIM_Base_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800191e:	4b29      	ldr	r3, [pc, #164]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 8001920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001922:	4a28      	ldr	r2, [pc, #160]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 8001924:	f043 0302 	orr.w	r3, r3, #2
 8001928:	6593      	str	r3, [r2, #88]	; 0x58
 800192a:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 800192c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	613b      	str	r3, [r7, #16]
 8001934:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001936:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 8001938:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800193a:	4a22      	ldr	r2, [pc, #136]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 800193c:	f043 0302 	orr.w	r3, r3, #2
 8001940:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001942:	4b20      	ldr	r3, [pc, #128]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 8001944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800194e:	4b1d      	ldr	r3, [pc, #116]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 8001950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001952:	4a1c      	ldr	r2, [pc, #112]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	64d3      	str	r3, [r2, #76]	; 0x4c
 800195a:	4b1a      	ldr	r3, [pc, #104]	; (80019c4 <HAL_TIM_Base_MspInit+0xc8>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001966:	2301      	movs	r3, #1
 8001968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001976:	2302      	movs	r3, #2
 8001978:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800197a:	f107 0314 	add.w	r3, r7, #20
 800197e:	4619      	mov	r1, r3
 8001980:	4811      	ldr	r0, [pc, #68]	; (80019c8 <HAL_TIM_Base_MspInit+0xcc>)
 8001982:	f000 fb3d 	bl	8002000 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001986:	2380      	movs	r3, #128	; 0x80
 8001988:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800198a:	2302      	movs	r3, #2
 800198c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001992:	2300      	movs	r3, #0
 8001994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001996:	2302      	movs	r3, #2
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800199a:	f107 0314 	add.w	r3, r7, #20
 800199e:	4619      	mov	r1, r3
 80019a0:	480a      	ldr	r0, [pc, #40]	; (80019cc <HAL_TIM_Base_MspInit+0xd0>)
 80019a2:	f000 fb2d 	bl	8002000 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2100      	movs	r1, #0
 80019aa:	201d      	movs	r0, #29
 80019ac:	f000 faf1 	bl	8001f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019b0:	201d      	movs	r0, #29
 80019b2:	f000 fb0a 	bl	8001fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80019b6:	bf00      	nop
 80019b8:	3728      	adds	r7, #40	; 0x28
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40000400 	.word	0x40000400
 80019c4:	40021000 	.word	0x40021000
 80019c8:	48000400 	.word	0x48000400
 80019cc:	48000800 	.word	0x48000800

080019d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <NMI_Handler+0x4>

080019d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <HardFault_Handler+0x4>

080019dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <MemManage_Handler+0x4>

080019e2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019e6:	e7fe      	b.n	80019e6 <BusFault_Handler+0x4>

080019e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ec:	e7fe      	b.n	80019ec <UsageFault_Handler+0x4>

080019ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr

080019fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a1c:	f000 f9be 	bl	8001d9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a28:	4802      	ldr	r0, [pc, #8]	; (8001a34 <TIM3_IRQHandler+0x10>)
 8001a2a:	f002 ffd7 	bl	80049dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  /* USER CODE END TIM3_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200002e8 	.word	0x200002e8

08001a38 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a27      	ldr	r2, [pc, #156]	; (8001ae0 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d146      	bne.n	8001ad6 <HAL_TIM_PeriodElapsedCallback+0x9e>
		uint16_t temp1 = read_Temperature(GPIO_PIN_5); // read for the first temp sensor
 8001a48:	2020      	movs	r0, #32
 8001a4a:	f7ff fa93 	bl	8000f74 <read_Temperature>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	82fb      	strh	r3, [r7, #22]
		uint16_t temp2 = read_Temperature(GPIO_PIN_8); // read for the second temp sensor
 8001a52:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a56:	f7ff fa8d 	bl	8000f74 <read_Temperature>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	82bb      	strh	r3, [r7, #20]
		uint16_t temp3 = read_Temperature(GPIO_PIN_9); // read for the third temp sensor
 8001a5e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001a62:	f7ff fa87 	bl	8000f74 <read_Temperature>
 8001a66:	4603      	mov	r3, r0
 8001a68:	827b      	strh	r3, [r7, #18]

		float average = (temp1+temp2+temp3) / 3.0;
 8001a6a:	8afa      	ldrh	r2, [r7, #22]
 8001a6c:	8abb      	ldrh	r3, [r7, #20]
 8001a6e:	441a      	add	r2, r3
 8001a70:	8a7b      	ldrh	r3, [r7, #18]
 8001a72:	4413      	add	r3, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fd6d 	bl	8000554 <__aeabi_i2d>
 8001a7a:	f04f 0200 	mov.w	r2, #0
 8001a7e:	4b19      	ldr	r3, [pc, #100]	; (8001ae4 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001a80:	f7fe fefc 	bl	800087c <__aeabi_ddiv>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	f7ff f8a4 	bl	8000bd8 <__aeabi_d2f>
 8001a90:	4603      	mov	r3, r0
 8001a92:	60fb      	str	r3, [r7, #12]

		// send this average to display

		printf("Average External Temperature: %.2f \n\r", average);
 8001a94:	68f8      	ldr	r0, [r7, #12]
 8001a96:	f7fe fd6f 	bl	8000578 <__aeabi_f2d>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4812      	ldr	r0, [pc, #72]	; (8001ae8 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001aa0:	f004 ff8a 	bl	80069b8 <iprintf>

		if (average > 24) {
 8001aa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001aa8:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8001aac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab4:	dd09      	ble.n	8001aca <HAL_TIM_PeriodElapsedCallback+0x92>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	2120      	movs	r1, #32
 8001aba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001abe:	f000 fc31 	bl	8002324 <HAL_GPIO_WritePin>
			printf("Set pin to high ujealhfjsiufliuxsehdufbgiuehfiusehfisheufhusehfushufsiudfhskjbchsdbjhsdhbv");
 8001ac2:	480a      	ldr	r0, [pc, #40]	; (8001aec <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001ac4:	f004 ff78 	bl	80069b8 <iprintf>
		} else {
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
		}
	}
}
 8001ac8:	e005      	b.n	8001ad6 <HAL_TIM_PeriodElapsedCallback+0x9e>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	2120      	movs	r1, #32
 8001ace:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad2:	f000 fc27 	bl	8002324 <HAL_GPIO_WritePin>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	200002e8 	.word	0x200002e8
 8001ae4:	40080000 	.word	0x40080000
 8001ae8:	0800897c 	.word	0x0800897c
 8001aec:	080089a4 	.word	0x080089a4

08001af0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return 1;
 8001af4:	2301      	movs	r3, #1
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <_kill>:

int _kill(int pid, int sig)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b0a:	f004 fffd 	bl	8006b08 <__errno>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2216      	movs	r2, #22
 8001b12:	601a      	str	r2, [r3, #0]
  return -1;
 8001b14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_exit>:

void _exit (int status)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b28:	f04f 31ff 	mov.w	r1, #4294967295
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f7ff ffe7 	bl	8001b00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b32:	e7fe      	b.n	8001b32 <_exit+0x12>

08001b34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b086      	sub	sp, #24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]
 8001b44:	e00a      	b.n	8001b5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b46:	f3af 8000 	nop.w
 8001b4a:	4601      	mov	r1, r0
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	1c5a      	adds	r2, r3, #1
 8001b50:	60ba      	str	r2, [r7, #8]
 8001b52:	b2ca      	uxtb	r2, r1
 8001b54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	617b      	str	r3, [r7, #20]
 8001b5c:	697a      	ldr	r2, [r7, #20]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	dbf0      	blt.n	8001b46 <_read+0x12>
  }

  return len;
 8001b64:	687b      	ldr	r3, [r7, #4]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b086      	sub	sp, #24
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	60f8      	str	r0, [r7, #12]
 8001b76:	60b9      	str	r1, [r7, #8]
 8001b78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	e009      	b.n	8001b94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	1c5a      	adds	r2, r3, #1
 8001b84:	60ba      	str	r2, [r7, #8]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fdbb 	bl	8001704 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	3301      	adds	r3, #1
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	dbf1      	blt.n	8001b80 <_write+0x12>
  }
  return len;
 8001b9c:	687b      	ldr	r3, [r7, #4]
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <_close>:

int _close(int file)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b083      	sub	sp, #12
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr

08001bbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001bce:	605a      	str	r2, [r3, #4]
  return 0;
 8001bd0:	2300      	movs	r3, #0
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	370c      	adds	r7, #12
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <_isatty>:

int _isatty(int file)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b083      	sub	sp, #12
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001be6:	2301      	movs	r3, #1
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60f8      	str	r0, [r7, #12]
 8001bfc:	60b9      	str	r1, [r7, #8]
 8001bfe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3714      	adds	r7, #20
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c18:	4a14      	ldr	r2, [pc, #80]	; (8001c6c <_sbrk+0x5c>)
 8001c1a:	4b15      	ldr	r3, [pc, #84]	; (8001c70 <_sbrk+0x60>)
 8001c1c:	1ad3      	subs	r3, r2, r3
 8001c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c24:	4b13      	ldr	r3, [pc, #76]	; (8001c74 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d102      	bne.n	8001c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c2c:	4b11      	ldr	r3, [pc, #68]	; (8001c74 <_sbrk+0x64>)
 8001c2e:	4a12      	ldr	r2, [pc, #72]	; (8001c78 <_sbrk+0x68>)
 8001c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c32:	4b10      	ldr	r3, [pc, #64]	; (8001c74 <_sbrk+0x64>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	4413      	add	r3, r2
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d207      	bcs.n	8001c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c40:	f004 ff62 	bl	8006b08 <__errno>
 8001c44:	4603      	mov	r3, r0
 8001c46:	220c      	movs	r2, #12
 8001c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4e:	e009      	b.n	8001c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <_sbrk+0x64>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <_sbrk+0x64>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	4a05      	ldr	r2, [pc, #20]	; (8001c74 <_sbrk+0x64>)
 8001c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c62:	68fb      	ldr	r3, [r7, #12]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3718      	adds	r7, #24
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	200a0000 	.word	0x200a0000
 8001c70:	00000400 	.word	0x00000400
 8001c74:	20000334 	.word	0x20000334
 8001c78:	20000488 	.word	0x20000488

08001c7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c80:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <SystemInit+0x20>)
 8001c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c86:	4a05      	ldr	r2, [pc, #20]	; (8001c9c <SystemInit+0x20>)
 8001c88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000ed00 	.word	0xe000ed00

08001ca0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ca0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cd8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ca4:	f7ff ffea 	bl	8001c7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ca8:	480c      	ldr	r0, [pc, #48]	; (8001cdc <LoopForever+0x6>)
  ldr r1, =_edata
 8001caa:	490d      	ldr	r1, [pc, #52]	; (8001ce0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cac:	4a0d      	ldr	r2, [pc, #52]	; (8001ce4 <LoopForever+0xe>)
  movs r3, #0
 8001cae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb0:	e002      	b.n	8001cb8 <LoopCopyDataInit>

08001cb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cb6:	3304      	adds	r3, #4

08001cb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cbc:	d3f9      	bcc.n	8001cb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cbe:	4a0a      	ldr	r2, [pc, #40]	; (8001ce8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cc0:	4c0a      	ldr	r4, [pc, #40]	; (8001cec <LoopForever+0x16>)
  movs r3, #0
 8001cc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc4:	e001      	b.n	8001cca <LoopFillZerobss>

08001cc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cc8:	3204      	adds	r2, #4

08001cca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ccc:	d3fb      	bcc.n	8001cc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cce:	f004 ff21 	bl	8006b14 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cd2:	f7ff f9af 	bl	8001034 <main>

08001cd6 <LoopForever>:

LoopForever:
    b LoopForever
 8001cd6:	e7fe      	b.n	8001cd6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001cd8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001cdc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ce0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ce4:	08008df4 	.word	0x08008df4
  ldr r2, =_sbss
 8001ce8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cec:	20000488 	.word	0x20000488

08001cf0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cf0:	e7fe      	b.n	8001cf0 <ADC1_IRQHandler>

08001cf2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf2:	b580      	push	{r7, lr}
 8001cf4:	b082      	sub	sp, #8
 8001cf6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cfc:	2003      	movs	r0, #3
 8001cfe:	f000 f93d 	bl	8001f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d02:	2000      	movs	r0, #0
 8001d04:	f000 f80e 	bl	8001d24 <HAL_InitTick>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d002      	beq.n	8001d14 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	71fb      	strb	r3, [r7, #7]
 8001d12:	e001      	b.n	8001d18 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d14:	f7ff fd0e 	bl	8001734 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d18:	79fb      	ldrb	r3, [r7, #7]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
	...

08001d24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d30:	4b17      	ldr	r3, [pc, #92]	; (8001d90 <HAL_InitTick+0x6c>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d023      	beq.n	8001d80 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d38:	4b16      	ldr	r3, [pc, #88]	; (8001d94 <HAL_InitTick+0x70>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <HAL_InitTick+0x6c>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	4619      	mov	r1, r3
 8001d42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f000 f949 	bl	8001fe6 <HAL_SYSTICK_Config>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10f      	bne.n	8001d7a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b0f      	cmp	r3, #15
 8001d5e:	d809      	bhi.n	8001d74 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d60:	2200      	movs	r2, #0
 8001d62:	6879      	ldr	r1, [r7, #4]
 8001d64:	f04f 30ff 	mov.w	r0, #4294967295
 8001d68:	f000 f913 	bl	8001f92 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <HAL_InitTick+0x74>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e007      	b.n	8001d84 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
 8001d78:	e004      	b.n	8001d84 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	73fb      	strb	r3, [r7, #15]
 8001d7e:	e001      	b.n	8001d84 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3710      	adds	r7, #16
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000008 	.word	0x20000008
 8001d94:	20000000 	.word	0x20000000
 8001d98:	20000004 	.word	0x20000004

08001d9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001da0:	4b06      	ldr	r3, [pc, #24]	; (8001dbc <HAL_IncTick+0x20>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	461a      	mov	r2, r3
 8001da6:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <HAL_IncTick+0x24>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4413      	add	r3, r2
 8001dac:	4a04      	ldr	r2, [pc, #16]	; (8001dc0 <HAL_IncTick+0x24>)
 8001dae:	6013      	str	r3, [r2, #0]
}
 8001db0:	bf00      	nop
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000008 	.word	0x20000008
 8001dc0:	20000338 	.word	0x20000338

08001dc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return uwTick;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	; (8001dd8 <HAL_GetTick+0x14>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	20000338 	.word	0x20000338

08001ddc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b085      	sub	sp, #20
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dec:	4b0c      	ldr	r3, [pc, #48]	; (8001e20 <__NVIC_SetPriorityGrouping+0x44>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001df2:	68ba      	ldr	r2, [r7, #8]
 8001df4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001df8:	4013      	ands	r3, r2
 8001dfa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e0e:	4a04      	ldr	r2, [pc, #16]	; (8001e20 <__NVIC_SetPriorityGrouping+0x44>)
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	60d3      	str	r3, [r2, #12]
}
 8001e14:	bf00      	nop
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr
 8001e20:	e000ed00 	.word	0xe000ed00

08001e24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e28:	4b04      	ldr	r3, [pc, #16]	; (8001e3c <__NVIC_GetPriorityGrouping+0x18>)
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	0a1b      	lsrs	r3, r3, #8
 8001e2e:	f003 0307 	and.w	r3, r3, #7
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	e000ed00 	.word	0xe000ed00

08001e40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	db0b      	blt.n	8001e6a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e52:	79fb      	ldrb	r3, [r7, #7]
 8001e54:	f003 021f 	and.w	r2, r3, #31
 8001e58:	4907      	ldr	r1, [pc, #28]	; (8001e78 <__NVIC_EnableIRQ+0x38>)
 8001e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5e:	095b      	lsrs	r3, r3, #5
 8001e60:	2001      	movs	r0, #1
 8001e62:	fa00 f202 	lsl.w	r2, r0, r2
 8001e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	e000e100 	.word	0xe000e100

08001e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	6039      	str	r1, [r7, #0]
 8001e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	db0a      	blt.n	8001ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	490c      	ldr	r1, [pc, #48]	; (8001ec8 <__NVIC_SetPriority+0x4c>)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	0112      	lsls	r2, r2, #4
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	440b      	add	r3, r1
 8001ea0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ea4:	e00a      	b.n	8001ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	4908      	ldr	r1, [pc, #32]	; (8001ecc <__NVIC_SetPriority+0x50>)
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	3b04      	subs	r3, #4
 8001eb4:	0112      	lsls	r2, r2, #4
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	440b      	add	r3, r1
 8001eba:	761a      	strb	r2, [r3, #24]
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	e000e100 	.word	0xe000e100
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b089      	sub	sp, #36	; 0x24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f1c3 0307 	rsb	r3, r3, #7
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	bf28      	it	cs
 8001eee:	2304      	movcs	r3, #4
 8001ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	2b06      	cmp	r3, #6
 8001ef8:	d902      	bls.n	8001f00 <NVIC_EncodePriority+0x30>
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	3b03      	subs	r3, #3
 8001efe:	e000      	b.n	8001f02 <NVIC_EncodePriority+0x32>
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	f04f 32ff 	mov.w	r2, #4294967295
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43da      	mvns	r2, r3
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	401a      	ands	r2, r3
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f18:	f04f 31ff 	mov.w	r1, #4294967295
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f22:	43d9      	mvns	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f28:	4313      	orrs	r3, r2
         );
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3724      	adds	r7, #36	; 0x24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
	...

08001f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	3b01      	subs	r3, #1
 8001f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f48:	d301      	bcc.n	8001f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e00f      	b.n	8001f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f4e:	4a0a      	ldr	r2, [pc, #40]	; (8001f78 <SysTick_Config+0x40>)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f56:	210f      	movs	r1, #15
 8001f58:	f04f 30ff 	mov.w	r0, #4294967295
 8001f5c:	f7ff ff8e 	bl	8001e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f60:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <SysTick_Config+0x40>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f66:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <SysTick_Config+0x40>)
 8001f68:	2207      	movs	r2, #7
 8001f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	e000e010 	.word	0xe000e010

08001f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f7ff ff29 	bl	8001ddc <__NVIC_SetPriorityGrouping>
}
 8001f8a:	bf00      	nop
 8001f8c:	3708      	adds	r7, #8
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f92:	b580      	push	{r7, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	4603      	mov	r3, r0
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
 8001f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001fa4:	f7ff ff3e 	bl	8001e24 <__NVIC_GetPriorityGrouping>
 8001fa8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	68b9      	ldr	r1, [r7, #8]
 8001fae:	6978      	ldr	r0, [r7, #20]
 8001fb0:	f7ff ff8e 	bl	8001ed0 <NVIC_EncodePriority>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fba:	4611      	mov	r1, r2
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff ff5d 	bl	8001e7c <__NVIC_SetPriority>
}
 8001fc2:	bf00      	nop
 8001fc4:	3718      	adds	r7, #24
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b082      	sub	sp, #8
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff ff31 	bl	8001e40 <__NVIC_EnableIRQ>
}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7ff ffa2 	bl	8001f38 <SysTick_Config>
 8001ff4:	4603      	mov	r3, r0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002000:	b480      	push	{r7}
 8002002:	b087      	sub	sp, #28
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800200e:	e166      	b.n	80022de <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	2101      	movs	r1, #1
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	fa01 f303 	lsl.w	r3, r1, r3
 800201c:	4013      	ands	r3, r2
 800201e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b00      	cmp	r3, #0
 8002024:	f000 8158 	beq.w	80022d8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f003 0303 	and.w	r3, r3, #3
 8002030:	2b01      	cmp	r3, #1
 8002032:	d005      	beq.n	8002040 <HAL_GPIO_Init+0x40>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f003 0303 	and.w	r3, r3, #3
 800203c:	2b02      	cmp	r3, #2
 800203e:	d130      	bne.n	80020a2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	2203      	movs	r2, #3
 800204c:	fa02 f303 	lsl.w	r3, r2, r3
 8002050:	43db      	mvns	r3, r3
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	4013      	ands	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	005b      	lsls	r3, r3, #1
 8002060:	fa02 f303 	lsl.w	r3, r2, r3
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	4313      	orrs	r3, r2
 8002068:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002076:	2201      	movs	r2, #1
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa02 f303 	lsl.w	r3, r2, r3
 800207e:	43db      	mvns	r3, r3
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	4013      	ands	r3, r2
 8002084:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	091b      	lsrs	r3, r3, #4
 800208c:	f003 0201 	and.w	r2, r3, #1
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	fa02 f303 	lsl.w	r3, r2, r3
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	4313      	orrs	r3, r2
 800209a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f003 0303 	and.w	r3, r3, #3
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d017      	beq.n	80020de <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	005b      	lsls	r3, r3, #1
 80020b8:	2203      	movs	r2, #3
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43db      	mvns	r3, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4013      	ands	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	689a      	ldr	r2, [r3, #8]
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	fa02 f303 	lsl.w	r3, r2, r3
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	693a      	ldr	r2, [r7, #16]
 80020dc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d123      	bne.n	8002132 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	08da      	lsrs	r2, r3, #3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3208      	adds	r2, #8
 80020f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	009b      	lsls	r3, r3, #2
 8002100:	220f      	movs	r2, #15
 8002102:	fa02 f303 	lsl.w	r3, r2, r3
 8002106:	43db      	mvns	r3, r3
 8002108:	693a      	ldr	r2, [r7, #16]
 800210a:	4013      	ands	r3, r2
 800210c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	f003 0307 	and.w	r3, r3, #7
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	fa02 f303 	lsl.w	r3, r2, r3
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	4313      	orrs	r3, r2
 8002122:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	08da      	lsrs	r2, r3, #3
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	3208      	adds	r2, #8
 800212c:	6939      	ldr	r1, [r7, #16]
 800212e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	2203      	movs	r2, #3
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	693a      	ldr	r2, [r7, #16]
 8002146:	4013      	ands	r3, r2
 8002148:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f003 0203 	and.w	r2, r3, #3
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	fa02 f303 	lsl.w	r3, r2, r3
 800215a:	693a      	ldr	r2, [r7, #16]
 800215c:	4313      	orrs	r3, r2
 800215e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 80b2 	beq.w	80022d8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002174:	4b61      	ldr	r3, [pc, #388]	; (80022fc <HAL_GPIO_Init+0x2fc>)
 8002176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002178:	4a60      	ldr	r2, [pc, #384]	; (80022fc <HAL_GPIO_Init+0x2fc>)
 800217a:	f043 0301 	orr.w	r3, r3, #1
 800217e:	6613      	str	r3, [r2, #96]	; 0x60
 8002180:	4b5e      	ldr	r3, [pc, #376]	; (80022fc <HAL_GPIO_Init+0x2fc>)
 8002182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800218c:	4a5c      	ldr	r2, [pc, #368]	; (8002300 <HAL_GPIO_Init+0x300>)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	089b      	lsrs	r3, r3, #2
 8002192:	3302      	adds	r3, #2
 8002194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f003 0303 	and.w	r3, r3, #3
 80021a0:	009b      	lsls	r3, r3, #2
 80021a2:	220f      	movs	r2, #15
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	43db      	mvns	r3, r3
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	4013      	ands	r3, r2
 80021ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80021b6:	d02b      	beq.n	8002210 <HAL_GPIO_Init+0x210>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a52      	ldr	r2, [pc, #328]	; (8002304 <HAL_GPIO_Init+0x304>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d025      	beq.n	800220c <HAL_GPIO_Init+0x20c>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a51      	ldr	r2, [pc, #324]	; (8002308 <HAL_GPIO_Init+0x308>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d01f      	beq.n	8002208 <HAL_GPIO_Init+0x208>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a50      	ldr	r2, [pc, #320]	; (800230c <HAL_GPIO_Init+0x30c>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d019      	beq.n	8002204 <HAL_GPIO_Init+0x204>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a4f      	ldr	r2, [pc, #316]	; (8002310 <HAL_GPIO_Init+0x310>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d013      	beq.n	8002200 <HAL_GPIO_Init+0x200>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	4a4e      	ldr	r2, [pc, #312]	; (8002314 <HAL_GPIO_Init+0x314>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d00d      	beq.n	80021fc <HAL_GPIO_Init+0x1fc>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	4a4d      	ldr	r2, [pc, #308]	; (8002318 <HAL_GPIO_Init+0x318>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d007      	beq.n	80021f8 <HAL_GPIO_Init+0x1f8>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4a4c      	ldr	r2, [pc, #304]	; (800231c <HAL_GPIO_Init+0x31c>)
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d101      	bne.n	80021f4 <HAL_GPIO_Init+0x1f4>
 80021f0:	2307      	movs	r3, #7
 80021f2:	e00e      	b.n	8002212 <HAL_GPIO_Init+0x212>
 80021f4:	2308      	movs	r3, #8
 80021f6:	e00c      	b.n	8002212 <HAL_GPIO_Init+0x212>
 80021f8:	2306      	movs	r3, #6
 80021fa:	e00a      	b.n	8002212 <HAL_GPIO_Init+0x212>
 80021fc:	2305      	movs	r3, #5
 80021fe:	e008      	b.n	8002212 <HAL_GPIO_Init+0x212>
 8002200:	2304      	movs	r3, #4
 8002202:	e006      	b.n	8002212 <HAL_GPIO_Init+0x212>
 8002204:	2303      	movs	r3, #3
 8002206:	e004      	b.n	8002212 <HAL_GPIO_Init+0x212>
 8002208:	2302      	movs	r3, #2
 800220a:	e002      	b.n	8002212 <HAL_GPIO_Init+0x212>
 800220c:	2301      	movs	r3, #1
 800220e:	e000      	b.n	8002212 <HAL_GPIO_Init+0x212>
 8002210:	2300      	movs	r3, #0
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	f002 0203 	and.w	r2, r2, #3
 8002218:	0092      	lsls	r2, r2, #2
 800221a:	4093      	lsls	r3, r2
 800221c:	693a      	ldr	r2, [r7, #16]
 800221e:	4313      	orrs	r3, r2
 8002220:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002222:	4937      	ldr	r1, [pc, #220]	; (8002300 <HAL_GPIO_Init+0x300>)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	089b      	lsrs	r3, r3, #2
 8002228:	3302      	adds	r3, #2
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002230:	4b3b      	ldr	r3, [pc, #236]	; (8002320 <HAL_GPIO_Init+0x320>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	43db      	mvns	r3, r3
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002248:	2b00      	cmp	r3, #0
 800224a:	d003      	beq.n	8002254 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	4313      	orrs	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002254:	4a32      	ldr	r2, [pc, #200]	; (8002320 <HAL_GPIO_Init+0x320>)
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800225a:	4b31      	ldr	r3, [pc, #196]	; (8002320 <HAL_GPIO_Init+0x320>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	43db      	mvns	r3, r3
 8002264:	693a      	ldr	r2, [r7, #16]
 8002266:	4013      	ands	r3, r2
 8002268:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002276:	693a      	ldr	r2, [r7, #16]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800227e:	4a28      	ldr	r2, [pc, #160]	; (8002320 <HAL_GPIO_Init+0x320>)
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002284:	4b26      	ldr	r3, [pc, #152]	; (8002320 <HAL_GPIO_Init+0x320>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	43db      	mvns	r3, r3
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	4013      	ands	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80022a8:	4a1d      	ldr	r2, [pc, #116]	; (8002320 <HAL_GPIO_Init+0x320>)
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80022ae:	4b1c      	ldr	r3, [pc, #112]	; (8002320 <HAL_GPIO_Init+0x320>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	4013      	ands	r3, r2
 80022bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80022d2:	4a13      	ldr	r2, [pc, #76]	; (8002320 <HAL_GPIO_Init+0x320>)
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	3301      	adds	r3, #1
 80022dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	fa22 f303 	lsr.w	r3, r2, r3
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	f47f ae91 	bne.w	8002010 <HAL_GPIO_Init+0x10>
  }
}
 80022ee:	bf00      	nop
 80022f0:	bf00      	nop
 80022f2:	371c      	adds	r7, #28
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	40021000 	.word	0x40021000
 8002300:	40010000 	.word	0x40010000
 8002304:	48000400 	.word	0x48000400
 8002308:	48000800 	.word	0x48000800
 800230c:	48000c00 	.word	0x48000c00
 8002310:	48001000 	.word	0x48001000
 8002314:	48001400 	.word	0x48001400
 8002318:	48001800 	.word	0x48001800
 800231c:	48001c00 	.word	0x48001c00
 8002320:	40010400 	.word	0x40010400

08002324 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	460b      	mov	r3, r1
 800232e:	807b      	strh	r3, [r7, #2]
 8002330:	4613      	mov	r3, r2
 8002332:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002334:	787b      	ldrb	r3, [r7, #1]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800233a:	887a      	ldrh	r2, [r7, #2]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002340:	e002      	b.n	8002348 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002342:	887a      	ldrh	r2, [r7, #2]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002354:	b480      	push	{r7}
 8002356:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002358:	4b0d      	ldr	r3, [pc, #52]	; (8002390 <HAL_PWREx_GetVoltageRange+0x3c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002364:	d102      	bne.n	800236c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800236a:	e00b      	b.n	8002384 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800236c:	4b08      	ldr	r3, [pc, #32]	; (8002390 <HAL_PWREx_GetVoltageRange+0x3c>)
 800236e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002376:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800237a:	d102      	bne.n	8002382 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800237c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002380:	e000      	b.n	8002384 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002382:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002384:	4618      	mov	r0, r3
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	40007000 	.word	0x40007000

08002394 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d141      	bne.n	8002426 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80023a2:	4b4b      	ldr	r3, [pc, #300]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023ae:	d131      	bne.n	8002414 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80023b0:	4b47      	ldr	r3, [pc, #284]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023b6:	4a46      	ldr	r2, [pc, #280]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80023c0:	4b43      	ldr	r3, [pc, #268]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80023c8:	4a41      	ldr	r2, [pc, #260]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80023d0:	4b40      	ldr	r3, [pc, #256]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2232      	movs	r2, #50	; 0x32
 80023d6:	fb02 f303 	mul.w	r3, r2, r3
 80023da:	4a3f      	ldr	r2, [pc, #252]	; (80024d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80023dc:	fba2 2303 	umull	r2, r3, r2, r3
 80023e0:	0c9b      	lsrs	r3, r3, #18
 80023e2:	3301      	adds	r3, #1
 80023e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023e6:	e002      	b.n	80023ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80023ee:	4b38      	ldr	r3, [pc, #224]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023fa:	d102      	bne.n	8002402 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f2      	bne.n	80023e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002402:	4b33      	ldr	r3, [pc, #204]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002404:	695b      	ldr	r3, [r3, #20]
 8002406:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800240a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800240e:	d158      	bne.n	80024c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e057      	b.n	80024c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002414:	4b2e      	ldr	r3, [pc, #184]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002416:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800241a:	4a2d      	ldr	r2, [pc, #180]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800241c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002420:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002424:	e04d      	b.n	80024c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800242c:	d141      	bne.n	80024b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800242e:	4b28      	ldr	r3, [pc, #160]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800243a:	d131      	bne.n	80024a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800243c:	4b24      	ldr	r3, [pc, #144]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800243e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002442:	4a23      	ldr	r2, [pc, #140]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002444:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002448:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800244c:	4b20      	ldr	r3, [pc, #128]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002454:	4a1e      	ldr	r2, [pc, #120]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002456:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800245a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800245c:	4b1d      	ldr	r3, [pc, #116]	; (80024d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2232      	movs	r2, #50	; 0x32
 8002462:	fb02 f303 	mul.w	r3, r2, r3
 8002466:	4a1c      	ldr	r2, [pc, #112]	; (80024d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002468:	fba2 2303 	umull	r2, r3, r2, r3
 800246c:	0c9b      	lsrs	r3, r3, #18
 800246e:	3301      	adds	r3, #1
 8002470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002472:	e002      	b.n	800247a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	3b01      	subs	r3, #1
 8002478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800247a:	4b15      	ldr	r3, [pc, #84]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002486:	d102      	bne.n	800248e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d1f2      	bne.n	8002474 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800248e:	4b10      	ldr	r3, [pc, #64]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002490:	695b      	ldr	r3, [r3, #20]
 8002492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800249a:	d112      	bne.n	80024c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e011      	b.n	80024c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80024a0:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024a6:	4a0a      	ldr	r2, [pc, #40]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80024b0:	e007      	b.n	80024c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024b2:	4b07      	ldr	r3, [pc, #28]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024ba:	4a05      	ldr	r2, [pc, #20]	; (80024d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80024bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024c0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80024c2:	2300      	movs	r3, #0
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3714      	adds	r7, #20
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	40007000 	.word	0x40007000
 80024d4:	20000000 	.word	0x20000000
 80024d8:	431bde83 	.word	0x431bde83

080024dc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80024e0:	4b05      	ldr	r3, [pc, #20]	; (80024f8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	4a04      	ldr	r2, [pc, #16]	; (80024f8 <HAL_PWREx_EnableVddIO2+0x1c>)
 80024e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ea:	6053      	str	r3, [r2, #4]
}
 80024ec:	bf00      	nop
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40007000 	.word	0x40007000

080024fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d102      	bne.n	8002510 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	f000 bc08 	b.w	8002d20 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002510:	4b96      	ldr	r3, [pc, #600]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f003 030c 	and.w	r3, r3, #12
 8002518:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800251a:	4b94      	ldr	r3, [pc, #592]	; (800276c <HAL_RCC_OscConfig+0x270>)
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0310 	and.w	r3, r3, #16
 800252c:	2b00      	cmp	r3, #0
 800252e:	f000 80e4 	beq.w	80026fa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d007      	beq.n	8002548 <HAL_RCC_OscConfig+0x4c>
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	2b0c      	cmp	r3, #12
 800253c:	f040 808b 	bne.w	8002656 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	2b01      	cmp	r3, #1
 8002544:	f040 8087 	bne.w	8002656 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002548:	4b88      	ldr	r3, [pc, #544]	; (800276c <HAL_RCC_OscConfig+0x270>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d005      	beq.n	8002560 <HAL_RCC_OscConfig+0x64>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d101      	bne.n	8002560 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e3df      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6a1a      	ldr	r2, [r3, #32]
 8002564:	4b81      	ldr	r3, [pc, #516]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0308 	and.w	r3, r3, #8
 800256c:	2b00      	cmp	r3, #0
 800256e:	d004      	beq.n	800257a <HAL_RCC_OscConfig+0x7e>
 8002570:	4b7e      	ldr	r3, [pc, #504]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002578:	e005      	b.n	8002586 <HAL_RCC_OscConfig+0x8a>
 800257a:	4b7c      	ldr	r3, [pc, #496]	; (800276c <HAL_RCC_OscConfig+0x270>)
 800257c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002580:	091b      	lsrs	r3, r3, #4
 8002582:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002586:	4293      	cmp	r3, r2
 8002588:	d223      	bcs.n	80025d2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	4618      	mov	r0, r3
 8002590:	f000 fdcc 	bl	800312c <RCC_SetFlashLatencyFromMSIRange>
 8002594:	4603      	mov	r3, r0
 8002596:	2b00      	cmp	r3, #0
 8002598:	d001      	beq.n	800259e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	e3c0      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800259e:	4b73      	ldr	r3, [pc, #460]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a72      	ldr	r2, [pc, #456]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025a4:	f043 0308 	orr.w	r3, r3, #8
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	4b70      	ldr	r3, [pc, #448]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	496d      	ldr	r1, [pc, #436]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025bc:	4b6b      	ldr	r3, [pc, #428]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	69db      	ldr	r3, [r3, #28]
 80025c8:	021b      	lsls	r3, r3, #8
 80025ca:	4968      	ldr	r1, [pc, #416]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	604b      	str	r3, [r1, #4]
 80025d0:	e025      	b.n	800261e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025d2:	4b66      	ldr	r3, [pc, #408]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a65      	ldr	r2, [pc, #404]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025d8:	f043 0308 	orr.w	r3, r3, #8
 80025dc:	6013      	str	r3, [r2, #0]
 80025de:	4b63      	ldr	r3, [pc, #396]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	4960      	ldr	r1, [pc, #384]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025f0:	4b5e      	ldr	r3, [pc, #376]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	69db      	ldr	r3, [r3, #28]
 80025fc:	021b      	lsls	r3, r3, #8
 80025fe:	495b      	ldr	r1, [pc, #364]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002600:	4313      	orrs	r3, r2
 8002602:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d109      	bne.n	800261e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fd8c 	bl	800312c <RCC_SetFlashLatencyFromMSIRange>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e380      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800261e:	f000 fcc1 	bl	8002fa4 <HAL_RCC_GetSysClockFreq>
 8002622:	4602      	mov	r2, r0
 8002624:	4b51      	ldr	r3, [pc, #324]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	091b      	lsrs	r3, r3, #4
 800262a:	f003 030f 	and.w	r3, r3, #15
 800262e:	4950      	ldr	r1, [pc, #320]	; (8002770 <HAL_RCC_OscConfig+0x274>)
 8002630:	5ccb      	ldrb	r3, [r1, r3]
 8002632:	f003 031f 	and.w	r3, r3, #31
 8002636:	fa22 f303 	lsr.w	r3, r2, r3
 800263a:	4a4e      	ldr	r2, [pc, #312]	; (8002774 <HAL_RCC_OscConfig+0x278>)
 800263c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800263e:	4b4e      	ldr	r3, [pc, #312]	; (8002778 <HAL_RCC_OscConfig+0x27c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fb6e 	bl	8001d24 <HAL_InitTick>
 8002648:	4603      	mov	r3, r0
 800264a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800264c:	7bfb      	ldrb	r3, [r7, #15]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d052      	beq.n	80026f8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002652:	7bfb      	ldrb	r3, [r7, #15]
 8002654:	e364      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d032      	beq.n	80026c4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800265e:	4b43      	ldr	r3, [pc, #268]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a42      	ldr	r2, [pc, #264]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800266a:	f7ff fbab 	bl	8001dc4 <HAL_GetTick>
 800266e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002670:	e008      	b.n	8002684 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002672:	f7ff fba7 	bl	8001dc4 <HAL_GetTick>
 8002676:	4602      	mov	r2, r0
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	1ad3      	subs	r3, r2, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d901      	bls.n	8002684 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002680:	2303      	movs	r3, #3
 8002682:	e34d      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002684:	4b39      	ldr	r3, [pc, #228]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0302 	and.w	r3, r3, #2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d0f0      	beq.n	8002672 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002690:	4b36      	ldr	r3, [pc, #216]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a35      	ldr	r2, [pc, #212]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002696:	f043 0308 	orr.w	r3, r3, #8
 800269a:	6013      	str	r3, [r2, #0]
 800269c:	4b33      	ldr	r3, [pc, #204]	; (800276c <HAL_RCC_OscConfig+0x270>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a1b      	ldr	r3, [r3, #32]
 80026a8:	4930      	ldr	r1, [pc, #192]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80026aa:	4313      	orrs	r3, r2
 80026ac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026ae:	4b2f      	ldr	r3, [pc, #188]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	69db      	ldr	r3, [r3, #28]
 80026ba:	021b      	lsls	r3, r3, #8
 80026bc:	492b      	ldr	r1, [pc, #172]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	604b      	str	r3, [r1, #4]
 80026c2:	e01a      	b.n	80026fa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026c4:	4b29      	ldr	r3, [pc, #164]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a28      	ldr	r2, [pc, #160]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80026ca:	f023 0301 	bic.w	r3, r3, #1
 80026ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026d0:	f7ff fb78 	bl	8001dc4 <HAL_GetTick>
 80026d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026d6:	e008      	b.n	80026ea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026d8:	f7ff fb74 	bl	8001dc4 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	2b02      	cmp	r3, #2
 80026e4:	d901      	bls.n	80026ea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	e31a      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026ea:	4b20      	ldr	r3, [pc, #128]	; (800276c <HAL_RCC_OscConfig+0x270>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0302 	and.w	r3, r3, #2
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1f0      	bne.n	80026d8 <HAL_RCC_OscConfig+0x1dc>
 80026f6:	e000      	b.n	80026fa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d073      	beq.n	80027ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2b08      	cmp	r3, #8
 800270a:	d005      	beq.n	8002718 <HAL_RCC_OscConfig+0x21c>
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	2b0c      	cmp	r3, #12
 8002710:	d10e      	bne.n	8002730 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	2b03      	cmp	r3, #3
 8002716:	d10b      	bne.n	8002730 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002718:	4b14      	ldr	r3, [pc, #80]	; (800276c <HAL_RCC_OscConfig+0x270>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d063      	beq.n	80027ec <HAL_RCC_OscConfig+0x2f0>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d15f      	bne.n	80027ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e2f7      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002738:	d106      	bne.n	8002748 <HAL_RCC_OscConfig+0x24c>
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <HAL_RCC_OscConfig+0x270>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a0b      	ldr	r2, [pc, #44]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002740:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e025      	b.n	8002794 <HAL_RCC_OscConfig+0x298>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002750:	d114      	bne.n	800277c <HAL_RCC_OscConfig+0x280>
 8002752:	4b06      	ldr	r3, [pc, #24]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a05      	ldr	r2, [pc, #20]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002758:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800275c:	6013      	str	r3, [r2, #0]
 800275e:	4b03      	ldr	r3, [pc, #12]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a02      	ldr	r2, [pc, #8]	; (800276c <HAL_RCC_OscConfig+0x270>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e013      	b.n	8002794 <HAL_RCC_OscConfig+0x298>
 800276c:	40021000 	.word	0x40021000
 8002770:	08008a00 	.word	0x08008a00
 8002774:	20000000 	.word	0x20000000
 8002778:	20000004 	.word	0x20000004
 800277c:	4ba0      	ldr	r3, [pc, #640]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a9f      	ldr	r2, [pc, #636]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002786:	6013      	str	r3, [r2, #0]
 8002788:	4b9d      	ldr	r3, [pc, #628]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a9c      	ldr	r2, [pc, #624]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800278e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002792:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d013      	beq.n	80027c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800279c:	f7ff fb12 	bl	8001dc4 <HAL_GetTick>
 80027a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027a2:	e008      	b.n	80027b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027a4:	f7ff fb0e 	bl	8001dc4 <HAL_GetTick>
 80027a8:	4602      	mov	r2, r0
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	2b64      	cmp	r3, #100	; 0x64
 80027b0:	d901      	bls.n	80027b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80027b2:	2303      	movs	r3, #3
 80027b4:	e2b4      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027b6:	4b92      	ldr	r3, [pc, #584]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d0f0      	beq.n	80027a4 <HAL_RCC_OscConfig+0x2a8>
 80027c2:	e014      	b.n	80027ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c4:	f7ff fafe 	bl	8001dc4 <HAL_GetTick>
 80027c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027cc:	f7ff fafa 	bl	8001dc4 <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b64      	cmp	r3, #100	; 0x64
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e2a0      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027de:	4b88      	ldr	r3, [pc, #544]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1f0      	bne.n	80027cc <HAL_RCC_OscConfig+0x2d0>
 80027ea:	e000      	b.n	80027ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d060      	beq.n	80028bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80027fa:	69bb      	ldr	r3, [r7, #24]
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d005      	beq.n	800280c <HAL_RCC_OscConfig+0x310>
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	2b0c      	cmp	r3, #12
 8002804:	d119      	bne.n	800283a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	2b02      	cmp	r3, #2
 800280a:	d116      	bne.n	800283a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800280c:	4b7c      	ldr	r3, [pc, #496]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_RCC_OscConfig+0x328>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e27d      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002824:	4b76      	ldr	r3, [pc, #472]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	061b      	lsls	r3, r3, #24
 8002832:	4973      	ldr	r1, [pc, #460]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002834:	4313      	orrs	r3, r2
 8002836:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002838:	e040      	b.n	80028bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d023      	beq.n	800288a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002842:	4b6f      	ldr	r3, [pc, #444]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a6e      	ldr	r2, [pc, #440]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800284c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284e:	f7ff fab9 	bl	8001dc4 <HAL_GetTick>
 8002852:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002854:	e008      	b.n	8002868 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002856:	f7ff fab5 	bl	8001dc4 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	693b      	ldr	r3, [r7, #16]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b02      	cmp	r3, #2
 8002862:	d901      	bls.n	8002868 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e25b      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002868:	4b65      	ldr	r3, [pc, #404]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002870:	2b00      	cmp	r3, #0
 8002872:	d0f0      	beq.n	8002856 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002874:	4b62      	ldr	r3, [pc, #392]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	061b      	lsls	r3, r3, #24
 8002882:	495f      	ldr	r1, [pc, #380]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002884:	4313      	orrs	r3, r2
 8002886:	604b      	str	r3, [r1, #4]
 8002888:	e018      	b.n	80028bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800288a:	4b5d      	ldr	r3, [pc, #372]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a5c      	ldr	r2, [pc, #368]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002890:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002894:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002896:	f7ff fa95 	bl	8001dc4 <HAL_GetTick>
 800289a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800289c:	e008      	b.n	80028b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800289e:	f7ff fa91 	bl	8001dc4 <HAL_GetTick>
 80028a2:	4602      	mov	r2, r0
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e237      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028b0:	4b53      	ldr	r3, [pc, #332]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1f0      	bne.n	800289e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0308 	and.w	r3, r3, #8
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d03c      	beq.n	8002942 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d01c      	beq.n	800290a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028d0:	4b4b      	ldr	r3, [pc, #300]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80028d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d6:	4a4a      	ldr	r2, [pc, #296]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e0:	f7ff fa70 	bl	8001dc4 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e8:	f7ff fa6c 	bl	8001dc4 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e212      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028fa:	4b41      	ldr	r3, [pc, #260]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80028fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002900:	f003 0302 	and.w	r3, r3, #2
 8002904:	2b00      	cmp	r3, #0
 8002906:	d0ef      	beq.n	80028e8 <HAL_RCC_OscConfig+0x3ec>
 8002908:	e01b      	b.n	8002942 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800290a:	4b3d      	ldr	r3, [pc, #244]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800290c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002910:	4a3b      	ldr	r2, [pc, #236]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002912:	f023 0301 	bic.w	r3, r3, #1
 8002916:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800291a:	f7ff fa53 	bl	8001dc4 <HAL_GetTick>
 800291e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002922:	f7ff fa4f 	bl	8001dc4 <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e1f5      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002934:	4b32      	ldr	r3, [pc, #200]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002936:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1ef      	bne.n	8002922 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 80a6 	beq.w	8002a9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002950:	2300      	movs	r3, #0
 8002952:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002954:	4b2a      	ldr	r3, [pc, #168]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d10d      	bne.n	800297c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002960:	4b27      	ldr	r3, [pc, #156]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002964:	4a26      	ldr	r2, [pc, #152]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 8002966:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800296a:	6593      	str	r3, [r2, #88]	; 0x58
 800296c:	4b24      	ldr	r3, [pc, #144]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 800296e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002974:	60bb      	str	r3, [r7, #8]
 8002976:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002978:	2301      	movs	r3, #1
 800297a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800297c:	4b21      	ldr	r3, [pc, #132]	; (8002a04 <HAL_RCC_OscConfig+0x508>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002984:	2b00      	cmp	r3, #0
 8002986:	d118      	bne.n	80029ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002988:	4b1e      	ldr	r3, [pc, #120]	; (8002a04 <HAL_RCC_OscConfig+0x508>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a1d      	ldr	r2, [pc, #116]	; (8002a04 <HAL_RCC_OscConfig+0x508>)
 800298e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002992:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002994:	f7ff fa16 	bl	8001dc4 <HAL_GetTick>
 8002998:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800299a:	e008      	b.n	80029ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800299c:	f7ff fa12 	bl	8001dc4 <HAL_GetTick>
 80029a0:	4602      	mov	r2, r0
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d901      	bls.n	80029ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80029aa:	2303      	movs	r3, #3
 80029ac:	e1b8      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ae:	4b15      	ldr	r3, [pc, #84]	; (8002a04 <HAL_RCC_OscConfig+0x508>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0f0      	beq.n	800299c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d108      	bne.n	80029d4 <HAL_RCC_OscConfig+0x4d8>
 80029c2:	4b0f      	ldr	r3, [pc, #60]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80029c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029c8:	4a0d      	ldr	r2, [pc, #52]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80029ca:	f043 0301 	orr.w	r3, r3, #1
 80029ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029d2:	e029      	b.n	8002a28 <HAL_RCC_OscConfig+0x52c>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	2b05      	cmp	r3, #5
 80029da:	d115      	bne.n	8002a08 <HAL_RCC_OscConfig+0x50c>
 80029dc:	4b08      	ldr	r3, [pc, #32]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80029de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e2:	4a07      	ldr	r2, [pc, #28]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80029e4:	f043 0304 	orr.w	r3, r3, #4
 80029e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029ec:	4b04      	ldr	r3, [pc, #16]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80029ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f2:	4a03      	ldr	r2, [pc, #12]	; (8002a00 <HAL_RCC_OscConfig+0x504>)
 80029f4:	f043 0301 	orr.w	r3, r3, #1
 80029f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80029fc:	e014      	b.n	8002a28 <HAL_RCC_OscConfig+0x52c>
 80029fe:	bf00      	nop
 8002a00:	40021000 	.word	0x40021000
 8002a04:	40007000 	.word	0x40007000
 8002a08:	4b9d      	ldr	r3, [pc, #628]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a0e:	4a9c      	ldr	r2, [pc, #624]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a10:	f023 0301 	bic.w	r3, r3, #1
 8002a14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a18:	4b99      	ldr	r3, [pc, #612]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1e:	4a98      	ldr	r2, [pc, #608]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a20:	f023 0304 	bic.w	r3, r3, #4
 8002a24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d016      	beq.n	8002a5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a30:	f7ff f9c8 	bl	8001dc4 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a36:	e00a      	b.n	8002a4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a38:	f7ff f9c4 	bl	8001dc4 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e168      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a4e:	4b8c      	ldr	r3, [pc, #560]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0ed      	beq.n	8002a38 <HAL_RCC_OscConfig+0x53c>
 8002a5c:	e015      	b.n	8002a8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5e:	f7ff f9b1 	bl	8001dc4 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a64:	e00a      	b.n	8002a7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a66:	f7ff f9ad 	bl	8001dc4 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e151      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a7c:	4b80      	ldr	r3, [pc, #512]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1ed      	bne.n	8002a66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a8a:	7ffb      	ldrb	r3, [r7, #31]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d105      	bne.n	8002a9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a90:	4b7b      	ldr	r3, [pc, #492]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a94:	4a7a      	ldr	r2, [pc, #488]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002a96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d03c      	beq.n	8002b22 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d01c      	beq.n	8002aea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ab0:	4b73      	ldr	r3, [pc, #460]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002ab2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ab6:	4a72      	ldr	r2, [pc, #456]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac0:	f7ff f980 	bl	8001dc4 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ac8:	f7ff f97c 	bl	8001dc4 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e122      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ada:	4b69      	ldr	r3, [pc, #420]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002adc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0ef      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x5cc>
 8002ae8:	e01b      	b.n	8002b22 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002aea:	4b65      	ldr	r3, [pc, #404]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002aec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002af0:	4a63      	ldr	r2, [pc, #396]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002af2:	f023 0301 	bic.w	r3, r3, #1
 8002af6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afa:	f7ff f963 	bl	8001dc4 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b02:	f7ff f95f 	bl	8001dc4 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e105      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b14:	4b5a      	ldr	r3, [pc, #360]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002b16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1ef      	bne.n	8002b02 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f000 80f9 	beq.w	8002d1e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	f040 80cf 	bne.w	8002cd4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b36:	4b52      	ldr	r3, [pc, #328]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f003 0203 	and.w	r2, r3, #3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d12c      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b54:	3b01      	subs	r3, #1
 8002b56:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d123      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b66:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d11b      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b76:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d113      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b86:	085b      	lsrs	r3, r3, #1
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d109      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9a:	085b      	lsrs	r3, r3, #1
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d071      	beq.n	8002c88 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	2b0c      	cmp	r3, #12
 8002ba8:	d068      	beq.n	8002c7c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002baa:	4b35      	ldr	r3, [pc, #212]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d105      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002bb6:	4b32      	ldr	r3, [pc, #200]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e0ac      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bc6:	4b2e      	ldr	r3, [pc, #184]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a2d      	ldr	r2, [pc, #180]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002bcc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bd0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bd2:	f7ff f8f7 	bl	8001dc4 <HAL_GetTick>
 8002bd6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd8:	e008      	b.n	8002bec <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bda:	f7ff f8f3 	bl	8001dc4 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	693b      	ldr	r3, [r7, #16]
 8002be2:	1ad3      	subs	r3, r2, r3
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d901      	bls.n	8002bec <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8002be8:	2303      	movs	r3, #3
 8002bea:	e099      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bec:	4b24      	ldr	r3, [pc, #144]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d1f0      	bne.n	8002bda <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bf8:	4b21      	ldr	r3, [pc, #132]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002bfa:	68da      	ldr	r2, [r3, #12]
 8002bfc:	4b21      	ldr	r3, [pc, #132]	; (8002c84 <HAL_RCC_OscConfig+0x788>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002c08:	3a01      	subs	r2, #1
 8002c0a:	0112      	lsls	r2, r2, #4
 8002c0c:	4311      	orrs	r1, r2
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c12:	0212      	lsls	r2, r2, #8
 8002c14:	4311      	orrs	r1, r2
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c1a:	0852      	lsrs	r2, r2, #1
 8002c1c:	3a01      	subs	r2, #1
 8002c1e:	0552      	lsls	r2, r2, #21
 8002c20:	4311      	orrs	r1, r2
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c26:	0852      	lsrs	r2, r2, #1
 8002c28:	3a01      	subs	r2, #1
 8002c2a:	0652      	lsls	r2, r2, #25
 8002c2c:	4311      	orrs	r1, r2
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c32:	06d2      	lsls	r2, r2, #27
 8002c34:	430a      	orrs	r2, r1
 8002c36:	4912      	ldr	r1, [pc, #72]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002c38:	4313      	orrs	r3, r2
 8002c3a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c3c:	4b10      	ldr	r3, [pc, #64]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a0f      	ldr	r2, [pc, #60]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002c42:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c46:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c48:	4b0d      	ldr	r3, [pc, #52]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	4a0c      	ldr	r2, [pc, #48]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002c4e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c52:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c54:	f7ff f8b6 	bl	8001dc4 <HAL_GetTick>
 8002c58:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c5a:	e008      	b.n	8002c6e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5c:	f7ff f8b2 	bl	8001dc4 <HAL_GetTick>
 8002c60:	4602      	mov	r2, r0
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	1ad3      	subs	r3, r2, r3
 8002c66:	2b02      	cmp	r3, #2
 8002c68:	d901      	bls.n	8002c6e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	e058      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c6e:	4b04      	ldr	r3, [pc, #16]	; (8002c80 <HAL_RCC_OscConfig+0x784>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d0f0      	beq.n	8002c5c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c7a:	e050      	b.n	8002d1e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e04f      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
 8002c80:	40021000 	.word	0x40021000
 8002c84:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c88:	4b27      	ldr	r3, [pc, #156]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d144      	bne.n	8002d1e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002c94:	4b24      	ldr	r3, [pc, #144]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a23      	ldr	r2, [pc, #140]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002c9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c9e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ca0:	4b21      	ldr	r3, [pc, #132]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	4a20      	ldr	r2, [pc, #128]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002ca6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002caa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cac:	f7ff f88a 	bl	8001dc4 <HAL_GetTick>
 8002cb0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cb2:	e008      	b.n	8002cc6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cb4:	f7ff f886 	bl	8001dc4 <HAL_GetTick>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	1ad3      	subs	r3, r2, r3
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e02c      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cc6:	4b18      	ldr	r3, [pc, #96]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0f0      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x7b8>
 8002cd2:	e024      	b.n	8002d1e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cd4:	69bb      	ldr	r3, [r7, #24]
 8002cd6:	2b0c      	cmp	r3, #12
 8002cd8:	d01f      	beq.n	8002d1a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cda:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a12      	ldr	r2, [pc, #72]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002ce0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ce4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce6:	f7ff f86d 	bl	8001dc4 <HAL_GetTick>
 8002cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002cec:	e008      	b.n	8002d00 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cee:	f7ff f869 	bl	8001dc4 <HAL_GetTick>
 8002cf2:	4602      	mov	r2, r0
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	2b02      	cmp	r3, #2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e00f      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d00:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1f0      	bne.n	8002cee <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d0c:	4b06      	ldr	r3, [pc, #24]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002d0e:	68da      	ldr	r2, [r3, #12]
 8002d10:	4905      	ldr	r1, [pc, #20]	; (8002d28 <HAL_RCC_OscConfig+0x82c>)
 8002d12:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <HAL_RCC_OscConfig+0x830>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	60cb      	str	r3, [r1, #12]
 8002d18:	e001      	b.n	8002d1e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3720      	adds	r7, #32
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	feeefffc 	.word	0xfeeefffc

08002d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b086      	sub	sp, #24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e11d      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d48:	4b90      	ldr	r3, [pc, #576]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 030f 	and.w	r3, r3, #15
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d910      	bls.n	8002d78 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d56:	4b8d      	ldr	r3, [pc, #564]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f023 020f 	bic.w	r2, r3, #15
 8002d5e:	498b      	ldr	r1, [pc, #556]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d66:	4b89      	ldr	r3, [pc, #548]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	683a      	ldr	r2, [r7, #0]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d001      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e105      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0302 	and.w	r3, r3, #2
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d010      	beq.n	8002da6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689a      	ldr	r2, [r3, #8]
 8002d88:	4b81      	ldr	r3, [pc, #516]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d908      	bls.n	8002da6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d94:	4b7e      	ldr	r3, [pc, #504]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	497b      	ldr	r1, [pc, #492]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0301 	and.w	r3, r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d079      	beq.n	8002ea6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	2b03      	cmp	r3, #3
 8002db8:	d11e      	bne.n	8002df8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dba:	4b75      	ldr	r3, [pc, #468]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e0dc      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8002dca:	f000 fa09 	bl	80031e0 <RCC_GetSysClockFreqFromPLLSource>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	4a70      	ldr	r2, [pc, #448]	; (8002f94 <HAL_RCC_ClockConfig+0x264>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d946      	bls.n	8002e64 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002dd6:	4b6e      	ldr	r3, [pc, #440]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d140      	bne.n	8002e64 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002de2:	4b6b      	ldr	r3, [pc, #428]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dea:	4a69      	ldr	r2, [pc, #420]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002df0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002df2:	2380      	movs	r3, #128	; 0x80
 8002df4:	617b      	str	r3, [r7, #20]
 8002df6:	e035      	b.n	8002e64 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d107      	bne.n	8002e10 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e00:	4b63      	ldr	r3, [pc, #396]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d115      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0b9      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d107      	bne.n	8002e28 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e18:	4b5d      	ldr	r3, [pc, #372]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d109      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e0ad      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e28:	4b59      	ldr	r3, [pc, #356]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d101      	bne.n	8002e38 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e0a5      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002e38:	f000 f8b4 	bl	8002fa4 <HAL_RCC_GetSysClockFreq>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	4a55      	ldr	r2, [pc, #340]	; (8002f94 <HAL_RCC_ClockConfig+0x264>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d90f      	bls.n	8002e64 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002e44:	4b52      	ldr	r3, [pc, #328]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d109      	bne.n	8002e64 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e50:	4b4f      	ldr	r3, [pc, #316]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e58:	4a4d      	ldr	r2, [pc, #308]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e5e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002e60:	2380      	movs	r3, #128	; 0x80
 8002e62:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e64:	4b4a      	ldr	r3, [pc, #296]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f023 0203 	bic.w	r2, r3, #3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	4947      	ldr	r1, [pc, #284]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e76:	f7fe ffa5 	bl	8001dc4 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e7c:	e00a      	b.n	8002e94 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e7e:	f7fe ffa1 	bl	8001dc4 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d901      	bls.n	8002e94 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e077      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e94:	4b3e      	ldr	r3, [pc, #248]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 020c 	and.w	r2, r3, #12
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	009b      	lsls	r3, r3, #2
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d1eb      	bne.n	8002e7e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2b80      	cmp	r3, #128	; 0x80
 8002eaa:	d105      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002eac:	4b38      	ldr	r3, [pc, #224]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	4a37      	ldr	r2, [pc, #220]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002eb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002eb6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0302 	and.w	r3, r3, #2
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d010      	beq.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	4b31      	ldr	r3, [pc, #196]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d208      	bcs.n	8002ee6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ed4:	4b2e      	ldr	r3, [pc, #184]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	492b      	ldr	r1, [pc, #172]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ee6:	4b29      	ldr	r3, [pc, #164]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 030f 	and.w	r3, r3, #15
 8002eee:	683a      	ldr	r2, [r7, #0]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d210      	bcs.n	8002f16 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ef4:	4b25      	ldr	r3, [pc, #148]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f023 020f 	bic.w	r2, r3, #15
 8002efc:	4923      	ldr	r1, [pc, #140]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f04:	4b21      	ldr	r3, [pc, #132]	; (8002f8c <HAL_RCC_ClockConfig+0x25c>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f003 030f 	and.w	r3, r3, #15
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d001      	beq.n	8002f16 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e036      	b.n	8002f84 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0304 	and.w	r3, r3, #4
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d008      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f22:	4b1b      	ldr	r3, [pc, #108]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	4918      	ldr	r1, [pc, #96]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f003 0308 	and.w	r3, r3, #8
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d009      	beq.n	8002f54 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f40:	4b13      	ldr	r3, [pc, #76]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002f42:	689b      	ldr	r3, [r3, #8]
 8002f44:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	4910      	ldr	r1, [pc, #64]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f54:	f000 f826 	bl	8002fa4 <HAL_RCC_GetSysClockFreq>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	4b0d      	ldr	r3, [pc, #52]	; (8002f90 <HAL_RCC_ClockConfig+0x260>)
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	091b      	lsrs	r3, r3, #4
 8002f60:	f003 030f 	and.w	r3, r3, #15
 8002f64:	490c      	ldr	r1, [pc, #48]	; (8002f98 <HAL_RCC_ClockConfig+0x268>)
 8002f66:	5ccb      	ldrb	r3, [r1, r3]
 8002f68:	f003 031f 	and.w	r3, r3, #31
 8002f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f70:	4a0a      	ldr	r2, [pc, #40]	; (8002f9c <HAL_RCC_ClockConfig+0x26c>)
 8002f72:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f74:	4b0a      	ldr	r3, [pc, #40]	; (8002fa0 <HAL_RCC_ClockConfig+0x270>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7fe fed3 	bl	8001d24 <HAL_InitTick>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	73fb      	strb	r3, [r7, #15]

  return status;
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40022000 	.word	0x40022000
 8002f90:	40021000 	.word	0x40021000
 8002f94:	04c4b400 	.word	0x04c4b400
 8002f98:	08008a00 	.word	0x08008a00
 8002f9c:	20000000 	.word	0x20000000
 8002fa0:	20000004 	.word	0x20000004

08002fa4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b089      	sub	sp, #36	; 0x24
 8002fa8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	61fb      	str	r3, [r7, #28]
 8002fae:	2300      	movs	r3, #0
 8002fb0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fb2:	4b3e      	ldr	r3, [pc, #248]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fbc:	4b3b      	ldr	r3, [pc, #236]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	f003 0303 	and.w	r3, r3, #3
 8002fc4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <HAL_RCC_GetSysClockFreq+0x34>
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	2b0c      	cmp	r3, #12
 8002fd0:	d121      	bne.n	8003016 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d11e      	bne.n	8003016 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fd8:	4b34      	ldr	r3, [pc, #208]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0308 	and.w	r3, r3, #8
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d107      	bne.n	8002ff4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fe4:	4b31      	ldr	r3, [pc, #196]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fea:	0a1b      	lsrs	r3, r3, #8
 8002fec:	f003 030f 	and.w	r3, r3, #15
 8002ff0:	61fb      	str	r3, [r7, #28]
 8002ff2:	e005      	b.n	8003000 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ff4:	4b2d      	ldr	r3, [pc, #180]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	091b      	lsrs	r3, r3, #4
 8002ffa:	f003 030f 	and.w	r3, r3, #15
 8002ffe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003000:	4a2b      	ldr	r2, [pc, #172]	; (80030b0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003008:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10d      	bne.n	800302c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003014:	e00a      	b.n	800302c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	2b04      	cmp	r3, #4
 800301a:	d102      	bne.n	8003022 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800301c:	4b25      	ldr	r3, [pc, #148]	; (80030b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800301e:	61bb      	str	r3, [r7, #24]
 8003020:	e004      	b.n	800302c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	2b08      	cmp	r3, #8
 8003026:	d101      	bne.n	800302c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003028:	4b23      	ldr	r3, [pc, #140]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x114>)
 800302a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	2b0c      	cmp	r3, #12
 8003030:	d134      	bne.n	800309c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003032:	4b1e      	ldr	r3, [pc, #120]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	f003 0303 	and.w	r3, r3, #3
 800303a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d003      	beq.n	800304a <HAL_RCC_GetSysClockFreq+0xa6>
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	2b03      	cmp	r3, #3
 8003046:	d003      	beq.n	8003050 <HAL_RCC_GetSysClockFreq+0xac>
 8003048:	e005      	b.n	8003056 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800304a:	4b1a      	ldr	r3, [pc, #104]	; (80030b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800304c:	617b      	str	r3, [r7, #20]
      break;
 800304e:	e005      	b.n	800305c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003050:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003052:	617b      	str	r3, [r7, #20]
      break;
 8003054:	e002      	b.n	800305c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	617b      	str	r3, [r7, #20]
      break;
 800305a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800305c:	4b13      	ldr	r3, [pc, #76]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	091b      	lsrs	r3, r3, #4
 8003062:	f003 030f 	and.w	r3, r3, #15
 8003066:	3301      	adds	r3, #1
 8003068:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800306a:	4b10      	ldr	r3, [pc, #64]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 800306c:	68db      	ldr	r3, [r3, #12]
 800306e:	0a1b      	lsrs	r3, r3, #8
 8003070:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003074:	697a      	ldr	r2, [r7, #20]
 8003076:	fb03 f202 	mul.w	r2, r3, r2
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003080:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003082:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <HAL_RCC_GetSysClockFreq+0x108>)
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	0e5b      	lsrs	r3, r3, #25
 8003088:	f003 0303 	and.w	r3, r3, #3
 800308c:	3301      	adds	r3, #1
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003092:	697a      	ldr	r2, [r7, #20]
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	fbb2 f3f3 	udiv	r3, r2, r3
 800309a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800309c:	69bb      	ldr	r3, [r7, #24]
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3724      	adds	r7, #36	; 0x24
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40021000 	.word	0x40021000
 80030b0:	08008a18 	.word	0x08008a18
 80030b4:	00f42400 	.word	0x00f42400
 80030b8:	007a1200 	.word	0x007a1200

080030bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030c0:	4b03      	ldr	r3, [pc, #12]	; (80030d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030c2:	681b      	ldr	r3, [r3, #0]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	20000000 	.word	0x20000000

080030d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030d8:	f7ff fff0 	bl	80030bc <HAL_RCC_GetHCLKFreq>
 80030dc:	4602      	mov	r2, r0
 80030de:	4b06      	ldr	r3, [pc, #24]	; (80030f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	0a1b      	lsrs	r3, r3, #8
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	4904      	ldr	r1, [pc, #16]	; (80030fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80030ea:	5ccb      	ldrb	r3, [r1, r3]
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40021000 	.word	0x40021000
 80030fc:	08008a10 	.word	0x08008a10

08003100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003104:	f7ff ffda 	bl	80030bc <HAL_RCC_GetHCLKFreq>
 8003108:	4602      	mov	r2, r0
 800310a:	4b06      	ldr	r3, [pc, #24]	; (8003124 <HAL_RCC_GetPCLK2Freq+0x24>)
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	0adb      	lsrs	r3, r3, #11
 8003110:	f003 0307 	and.w	r3, r3, #7
 8003114:	4904      	ldr	r1, [pc, #16]	; (8003128 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003116:	5ccb      	ldrb	r3, [r1, r3]
 8003118:	f003 031f 	and.w	r3, r3, #31
 800311c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003120:	4618      	mov	r0, r3
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40021000 	.word	0x40021000
 8003128:	08008a10 	.word	0x08008a10

0800312c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003134:	2300      	movs	r3, #0
 8003136:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003138:	4b27      	ldr	r3, [pc, #156]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800313a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d003      	beq.n	800314c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003144:	f7ff f906 	bl	8002354 <HAL_PWREx_GetVoltageRange>
 8003148:	6178      	str	r0, [r7, #20]
 800314a:	e014      	b.n	8003176 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800314c:	4b22      	ldr	r3, [pc, #136]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003150:	4a21      	ldr	r2, [pc, #132]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003152:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003156:	6593      	str	r3, [r2, #88]	; 0x58
 8003158:	4b1f      	ldr	r3, [pc, #124]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800315a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003160:	60fb      	str	r3, [r7, #12]
 8003162:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003164:	f7ff f8f6 	bl	8002354 <HAL_PWREx_GetVoltageRange>
 8003168:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800316a:	4b1b      	ldr	r3, [pc, #108]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800316c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800316e:	4a1a      	ldr	r2, [pc, #104]	; (80031d8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003170:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003174:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800317c:	d10b      	bne.n	8003196 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b80      	cmp	r3, #128	; 0x80
 8003182:	d913      	bls.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2ba0      	cmp	r3, #160	; 0xa0
 8003188:	d902      	bls.n	8003190 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800318a:	2302      	movs	r3, #2
 800318c:	613b      	str	r3, [r7, #16]
 800318e:	e00d      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003190:	2301      	movs	r3, #1
 8003192:	613b      	str	r3, [r7, #16]
 8003194:	e00a      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	2b7f      	cmp	r3, #127	; 0x7f
 800319a:	d902      	bls.n	80031a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800319c:	2302      	movs	r3, #2
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	e004      	b.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2b70      	cmp	r3, #112	; 0x70
 80031a6:	d101      	bne.n	80031ac <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031a8:	2301      	movs	r3, #1
 80031aa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031ac:	4b0b      	ldr	r3, [pc, #44]	; (80031dc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f023 020f 	bic.w	r2, r3, #15
 80031b4:	4909      	ldr	r1, [pc, #36]	; (80031dc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031bc:	4b07      	ldr	r3, [pc, #28]	; (80031dc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 030f 	and.w	r3, r3, #15
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d001      	beq.n	80031ce <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40022000 	.word	0x40022000

080031e0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b087      	sub	sp, #28
 80031e4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031e6:	4b2d      	ldr	r3, [pc, #180]	; (800329c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80031e8:	68db      	ldr	r3, [r3, #12]
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d00b      	beq.n	800320e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2b03      	cmp	r3, #3
 80031fa:	d825      	bhi.n	8003248 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d008      	beq.n	8003214 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d11f      	bne.n	8003248 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003208:	4b25      	ldr	r3, [pc, #148]	; (80032a0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800320a:	613b      	str	r3, [r7, #16]
    break;
 800320c:	e01f      	b.n	800324e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800320e:	4b25      	ldr	r3, [pc, #148]	; (80032a4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003210:	613b      	str	r3, [r7, #16]
    break;
 8003212:	e01c      	b.n	800324e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003214:	4b21      	ldr	r3, [pc, #132]	; (800329c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0308 	and.w	r3, r3, #8
 800321c:	2b00      	cmp	r3, #0
 800321e:	d107      	bne.n	8003230 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003220:	4b1e      	ldr	r3, [pc, #120]	; (800329c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003226:	0a1b      	lsrs	r3, r3, #8
 8003228:	f003 030f 	and.w	r3, r3, #15
 800322c:	617b      	str	r3, [r7, #20]
 800322e:	e005      	b.n	800323c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003230:	4b1a      	ldr	r3, [pc, #104]	; (800329c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	091b      	lsrs	r3, r3, #4
 8003236:	f003 030f 	and.w	r3, r3, #15
 800323a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800323c:	4a1a      	ldr	r2, [pc, #104]	; (80032a8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003244:	613b      	str	r3, [r7, #16]
    break;
 8003246:	e002      	b.n	800324e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8003248:	2300      	movs	r3, #0
 800324a:	613b      	str	r3, [r7, #16]
    break;
 800324c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800324e:	4b13      	ldr	r3, [pc, #76]	; (800329c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	091b      	lsrs	r3, r3, #4
 8003254:	f003 030f 	and.w	r3, r3, #15
 8003258:	3301      	adds	r3, #1
 800325a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800325c:	4b0f      	ldr	r3, [pc, #60]	; (800329c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	0a1b      	lsrs	r3, r3, #8
 8003262:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	fb03 f202 	mul.w	r2, r3, r2
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003272:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003274:	4b09      	ldr	r3, [pc, #36]	; (800329c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	0e5b      	lsrs	r3, r3, #25
 800327a:	f003 0303 	and.w	r3, r3, #3
 800327e:	3301      	adds	r3, #1
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003284:	693a      	ldr	r2, [r7, #16]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	fbb2 f3f3 	udiv	r3, r2, r3
 800328c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800328e:	683b      	ldr	r3, [r7, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	371c      	adds	r7, #28
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	40021000 	.word	0x40021000
 80032a0:	00f42400 	.word	0x00f42400
 80032a4:	007a1200 	.word	0x007a1200
 80032a8:	08008a18 	.word	0x08008a18

080032ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80032b4:	2300      	movs	r3, #0
 80032b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032b8:	2300      	movs	r3, #0
 80032ba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d040      	beq.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80032cc:	2b80      	cmp	r3, #128	; 0x80
 80032ce:	d02a      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80032d0:	2b80      	cmp	r3, #128	; 0x80
 80032d2:	d825      	bhi.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032d4:	2b60      	cmp	r3, #96	; 0x60
 80032d6:	d026      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80032d8:	2b60      	cmp	r3, #96	; 0x60
 80032da:	d821      	bhi.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032dc:	2b40      	cmp	r3, #64	; 0x40
 80032de:	d006      	beq.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x42>
 80032e0:	2b40      	cmp	r3, #64	; 0x40
 80032e2:	d81d      	bhi.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d009      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x50>
 80032e8:	2b20      	cmp	r3, #32
 80032ea:	d010      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x62>
 80032ec:	e018      	b.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032ee:	4b89      	ldr	r3, [pc, #548]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	4a88      	ldr	r2, [pc, #544]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80032f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032f8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032fa:	e015      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3304      	adds	r3, #4
 8003300:	2100      	movs	r1, #0
 8003302:	4618      	mov	r0, r3
 8003304:	f000 fb02 	bl	800390c <RCCEx_PLLSAI1_Config>
 8003308:	4603      	mov	r3, r0
 800330a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800330c:	e00c      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	3320      	adds	r3, #32
 8003312:	2100      	movs	r1, #0
 8003314:	4618      	mov	r0, r3
 8003316:	f000 fbed 	bl	8003af4 <RCCEx_PLLSAI2_Config>
 800331a:	4603      	mov	r3, r0
 800331c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800331e:	e003      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003320:	2301      	movs	r3, #1
 8003322:	74fb      	strb	r3, [r7, #19]
      break;
 8003324:	e000      	b.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003326:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003328:	7cfb      	ldrb	r3, [r7, #19]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d10b      	bne.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800332e:	4b79      	ldr	r3, [pc, #484]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003330:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003334:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800333c:	4975      	ldr	r1, [pc, #468]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800333e:	4313      	orrs	r3, r2
 8003340:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003344:	e001      	b.n	800334a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003346:	7cfb      	ldrb	r3, [r7, #19]
 8003348:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d047      	beq.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800335e:	d030      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003360:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003364:	d82a      	bhi.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003366:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800336a:	d02a      	beq.n	80033c2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800336c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003370:	d824      	bhi.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003376:	d008      	beq.n	800338a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003378:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800337c:	d81e      	bhi.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x110>
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00a      	beq.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003382:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003386:	d010      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003388:	e018      	b.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800338a:	4b62      	ldr	r3, [pc, #392]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800338c:	68db      	ldr	r3, [r3, #12]
 800338e:	4a61      	ldr	r2, [pc, #388]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003390:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003394:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003396:	e015      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3304      	adds	r3, #4
 800339c:	2100      	movs	r1, #0
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 fab4 	bl	800390c <RCCEx_PLLSAI1_Config>
 80033a4:	4603      	mov	r3, r0
 80033a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033a8:	e00c      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	3320      	adds	r3, #32
 80033ae:	2100      	movs	r1, #0
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 fb9f 	bl	8003af4 <RCCEx_PLLSAI2_Config>
 80033b6:	4603      	mov	r3, r0
 80033b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80033ba:	e003      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	74fb      	strb	r3, [r7, #19]
      break;
 80033c0:	e000      	b.n	80033c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80033c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033c4:	7cfb      	ldrb	r3, [r7, #19]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10b      	bne.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80033ca:	4b52      	ldr	r3, [pc, #328]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80033d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033d8:	494e      	ldr	r1, [pc, #312]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80033e0:	e001      	b.n	80033e6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033e2:	7cfb      	ldrb	r3, [r7, #19]
 80033e4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	f000 809f 	beq.w	8003532 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033f4:	2300      	movs	r3, #0
 80033f6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033f8:	4b46      	ldr	r3, [pc, #280]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80033fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d101      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003404:	2301      	movs	r3, #1
 8003406:	e000      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003408:	2300      	movs	r3, #0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00d      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800340e:	4b41      	ldr	r3, [pc, #260]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003410:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003412:	4a40      	ldr	r2, [pc, #256]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003418:	6593      	str	r3, [r2, #88]	; 0x58
 800341a:	4b3e      	ldr	r3, [pc, #248]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800341c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003422:	60bb      	str	r3, [r7, #8]
 8003424:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003426:	2301      	movs	r3, #1
 8003428:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800342a:	4b3b      	ldr	r3, [pc, #236]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a3a      	ldr	r2, [pc, #232]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003430:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003434:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003436:	f7fe fcc5 	bl	8001dc4 <HAL_GetTick>
 800343a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800343c:	e009      	b.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800343e:	f7fe fcc1 	bl	8001dc4 <HAL_GetTick>
 8003442:	4602      	mov	r2, r0
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d902      	bls.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800344c:	2303      	movs	r3, #3
 800344e:	74fb      	strb	r3, [r7, #19]
        break;
 8003450:	e005      	b.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003452:	4b31      	ldr	r3, [pc, #196]	; (8003518 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0ef      	beq.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800345e:	7cfb      	ldrb	r3, [r7, #19]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d15b      	bne.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003464:	4b2b      	ldr	r3, [pc, #172]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800346a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800346e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d01f      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	429a      	cmp	r2, r3
 8003480:	d019      	beq.n	80034b6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003482:	4b24      	ldr	r3, [pc, #144]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800348c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800348e:	4b21      	ldr	r3, [pc, #132]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003494:	4a1f      	ldr	r2, [pc, #124]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003496:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800349a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800349e:	4b1d      	ldr	r3, [pc, #116]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a4:	4a1b      	ldr	r2, [pc, #108]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80034ae:	4a19      	ldr	r2, [pc, #100]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f003 0301 	and.w	r3, r3, #1
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d016      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034c0:	f7fe fc80 	bl	8001dc4 <HAL_GetTick>
 80034c4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034c6:	e00b      	b.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c8:	f7fe fc7c 	bl	8001dc4 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d902      	bls.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	74fb      	strb	r3, [r7, #19]
            break;
 80034de:	e006      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034e0:	4b0c      	ldr	r3, [pc, #48]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d0ec      	beq.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80034ee:	7cfb      	ldrb	r3, [r7, #19]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10c      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034f4:	4b07      	ldr	r3, [pc, #28]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80034f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003504:	4903      	ldr	r1, [pc, #12]	; (8003514 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003506:	4313      	orrs	r3, r2
 8003508:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800350c:	e008      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800350e:	7cfb      	ldrb	r3, [r7, #19]
 8003510:	74bb      	strb	r3, [r7, #18]
 8003512:	e005      	b.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003514:	40021000 	.word	0x40021000
 8003518:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800351c:	7cfb      	ldrb	r3, [r7, #19]
 800351e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003520:	7c7b      	ldrb	r3, [r7, #17]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d105      	bne.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003526:	4ba0      	ldr	r3, [pc, #640]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003528:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800352a:	4a9f      	ldr	r2, [pc, #636]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800352c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003530:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00a      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800353e:	4b9a      	ldr	r3, [pc, #616]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003540:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003544:	f023 0203 	bic.w	r2, r3, #3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354c:	4996      	ldr	r1, [pc, #600]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800354e:	4313      	orrs	r3, r2
 8003550:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f003 0302 	and.w	r3, r3, #2
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00a      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003560:	4b91      	ldr	r3, [pc, #580]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003562:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003566:	f023 020c 	bic.w	r2, r3, #12
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	498e      	ldr	r1, [pc, #568]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003582:	4b89      	ldr	r3, [pc, #548]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003584:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003588:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003590:	4985      	ldr	r1, [pc, #532]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003592:	4313      	orrs	r3, r2
 8003594:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0308 	and.w	r3, r3, #8
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035a4:	4b80      	ldr	r3, [pc, #512]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035aa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035b2:	497d      	ldr	r1, [pc, #500]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0310 	and.w	r3, r3, #16
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80035c6:	4b78      	ldr	r3, [pc, #480]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035d4:	4974      	ldr	r1, [pc, #464]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0320 	and.w	r3, r3, #32
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035e8:	4b6f      	ldr	r3, [pc, #444]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035f6:	496c      	ldr	r1, [pc, #432]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800360a:	4b67      	ldr	r3, [pc, #412]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800360c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003610:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003618:	4963      	ldr	r1, [pc, #396]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00a      	beq.n	8003642 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800362c:	4b5e      	ldr	r3, [pc, #376]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800362e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003632:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800363a:	495b      	ldr	r1, [pc, #364]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800363c:	4313      	orrs	r3, r2
 800363e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800364a:	2b00      	cmp	r3, #0
 800364c:	d00a      	beq.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800364e:	4b56      	ldr	r3, [pc, #344]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003650:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003654:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800365c:	4952      	ldr	r1, [pc, #328]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800365e:	4313      	orrs	r3, r2
 8003660:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800366c:	2b00      	cmp	r3, #0
 800366e:	d00a      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003670:	4b4d      	ldr	r3, [pc, #308]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003676:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800367e:	494a      	ldr	r1, [pc, #296]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003680:	4313      	orrs	r3, r2
 8003682:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368e:	2b00      	cmp	r3, #0
 8003690:	d00a      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003692:	4b45      	ldr	r3, [pc, #276]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003694:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003698:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a0:	4941      	ldr	r1, [pc, #260]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d00a      	beq.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80036b4:	4b3c      	ldr	r3, [pc, #240]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80036ba:	f023 0203 	bic.w	r2, r3, #3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036c2:	4939      	ldr	r1, [pc, #228]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d028      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036d6:	4b34      	ldr	r3, [pc, #208]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036dc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036e4:	4930      	ldr	r1, [pc, #192]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036f4:	d106      	bne.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036f6:	4b2c      	ldr	r3, [pc, #176]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	4a2b      	ldr	r2, [pc, #172]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80036fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003700:	60d3      	str	r3, [r2, #12]
 8003702:	e011      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003708:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800370c:	d10c      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	3304      	adds	r3, #4
 8003712:	2101      	movs	r1, #1
 8003714:	4618      	mov	r0, r3
 8003716:	f000 f8f9 	bl	800390c <RCCEx_PLLSAI1_Config>
 800371a:	4603      	mov	r3, r0
 800371c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800371e:	7cfb      	ldrb	r3, [r7, #19]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003724:	7cfb      	ldrb	r3, [r7, #19]
 8003726:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d04d      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003738:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800373c:	d108      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800373e:	4b1a      	ldr	r3, [pc, #104]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003740:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003744:	4a18      	ldr	r2, [pc, #96]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003746:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800374a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800374e:	e012      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003750:	4b15      	ldr	r3, [pc, #84]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003752:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003756:	4a14      	ldr	r2, [pc, #80]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003758:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800375c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003760:	4b11      	ldr	r3, [pc, #68]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003766:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800376e:	490e      	ldr	r1, [pc, #56]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003770:	4313      	orrs	r3, r2
 8003772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800377a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800377e:	d106      	bne.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003780:	4b09      	ldr	r3, [pc, #36]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	4a08      	ldr	r2, [pc, #32]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003786:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800378a:	60d3      	str	r3, [r2, #12]
 800378c:	e020      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003792:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003796:	d109      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003798:	4b03      	ldr	r3, [pc, #12]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	4a02      	ldr	r2, [pc, #8]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800379e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037a2:	60d3      	str	r3, [r2, #12]
 80037a4:	e014      	b.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80037a6:	bf00      	nop
 80037a8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80037b4:	d10c      	bne.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	3304      	adds	r3, #4
 80037ba:	2101      	movs	r1, #1
 80037bc:	4618      	mov	r0, r3
 80037be:	f000 f8a5 	bl	800390c <RCCEx_PLLSAI1_Config>
 80037c2:	4603      	mov	r3, r0
 80037c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037c6:	7cfb      	ldrb	r3, [r7, #19]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80037cc:	7cfb      	ldrb	r3, [r7, #19]
 80037ce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d028      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037dc:	4b4a      	ldr	r3, [pc, #296]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037ea:	4947      	ldr	r1, [pc, #284]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80037f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037fa:	d106      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037fc:	4b42      	ldr	r3, [pc, #264]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	4a41      	ldr	r2, [pc, #260]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003802:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003806:	60d3      	str	r3, [r2, #12]
 8003808:	e011      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800380e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003812:	d10c      	bne.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3304      	adds	r3, #4
 8003818:	2101      	movs	r1, #1
 800381a:	4618      	mov	r0, r3
 800381c:	f000 f876 	bl	800390c <RCCEx_PLLSAI1_Config>
 8003820:	4603      	mov	r3, r0
 8003822:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003824:	7cfb      	ldrb	r3, [r7, #19]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800382a:	7cfb      	ldrb	r3, [r7, #19]
 800382c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d01e      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800383a:	4b33      	ldr	r3, [pc, #204]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800383c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003840:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800384a:	492f      	ldr	r1, [pc, #188]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800384c:	4313      	orrs	r3, r2
 800384e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003858:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800385c:	d10c      	bne.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	3304      	adds	r3, #4
 8003862:	2102      	movs	r1, #2
 8003864:	4618      	mov	r0, r3
 8003866:	f000 f851 	bl	800390c <RCCEx_PLLSAI1_Config>
 800386a:	4603      	mov	r3, r0
 800386c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800386e:	7cfb      	ldrb	r3, [r7, #19]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d001      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003874:	7cfb      	ldrb	r3, [r7, #19]
 8003876:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00b      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003884:	4b20      	ldr	r3, [pc, #128]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003886:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800388a:	f023 0204 	bic.w	r2, r3, #4
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003894:	491c      	ldr	r1, [pc, #112]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003896:	4313      	orrs	r3, r2
 8003898:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d00b      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80038a8:	4b17      	ldr	r3, [pc, #92]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038ae:	f023 0218 	bic.w	r2, r3, #24
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b8:	4913      	ldr	r1, [pc, #76]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d017      	beq.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80038cc:	4b0e      	ldr	r3, [pc, #56]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80038d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038dc:	490a      	ldr	r1, [pc, #40]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038ee:	d105      	bne.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038f0:	4b05      	ldr	r3, [pc, #20]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	4a04      	ldr	r2, [pc, #16]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80038f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80038fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80038fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3718      	adds	r7, #24
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
 8003906:	bf00      	nop
 8003908:	40021000 	.word	0x40021000

0800390c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003916:	2300      	movs	r3, #0
 8003918:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800391a:	4b72      	ldr	r3, [pc, #456]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00e      	beq.n	8003944 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003926:	4b6f      	ldr	r3, [pc, #444]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	f003 0203 	and.w	r2, r3, #3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	429a      	cmp	r2, r3
 8003934:	d103      	bne.n	800393e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
       ||
 800393a:	2b00      	cmp	r3, #0
 800393c:	d142      	bne.n	80039c4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	73fb      	strb	r3, [r7, #15]
 8003942:	e03f      	b.n	80039c4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b03      	cmp	r3, #3
 800394a:	d018      	beq.n	800397e <RCCEx_PLLSAI1_Config+0x72>
 800394c:	2b03      	cmp	r3, #3
 800394e:	d825      	bhi.n	800399c <RCCEx_PLLSAI1_Config+0x90>
 8003950:	2b01      	cmp	r3, #1
 8003952:	d002      	beq.n	800395a <RCCEx_PLLSAI1_Config+0x4e>
 8003954:	2b02      	cmp	r3, #2
 8003956:	d009      	beq.n	800396c <RCCEx_PLLSAI1_Config+0x60>
 8003958:	e020      	b.n	800399c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800395a:	4b62      	ldr	r3, [pc, #392]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d11d      	bne.n	80039a2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800396a:	e01a      	b.n	80039a2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800396c:	4b5d      	ldr	r3, [pc, #372]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003974:	2b00      	cmp	r3, #0
 8003976:	d116      	bne.n	80039a6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800397c:	e013      	b.n	80039a6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800397e:	4b59      	ldr	r3, [pc, #356]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d10f      	bne.n	80039aa <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800398a:	4b56      	ldr	r3, [pc, #344]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d109      	bne.n	80039aa <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800399a:	e006      	b.n	80039aa <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	73fb      	strb	r3, [r7, #15]
      break;
 80039a0:	e004      	b.n	80039ac <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80039a2:	bf00      	nop
 80039a4:	e002      	b.n	80039ac <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80039a6:	bf00      	nop
 80039a8:	e000      	b.n	80039ac <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80039aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80039ac:	7bfb      	ldrb	r3, [r7, #15]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d108      	bne.n	80039c4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80039b2:	4b4c      	ldr	r3, [pc, #304]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	f023 0203 	bic.w	r2, r3, #3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4949      	ldr	r1, [pc, #292]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	f040 8086 	bne.w	8003ad8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80039cc:	4b45      	ldr	r3, [pc, #276]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a44      	ldr	r2, [pc, #272]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039d2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d8:	f7fe f9f4 	bl	8001dc4 <HAL_GetTick>
 80039dc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039de:	e009      	b.n	80039f4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039e0:	f7fe f9f0 	bl	8001dc4 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d902      	bls.n	80039f4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	73fb      	strb	r3, [r7, #15]
        break;
 80039f2:	e005      	b.n	8003a00 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80039f4:	4b3b      	ldr	r3, [pc, #236]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1ef      	bne.n	80039e0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003a00:	7bfb      	ldrb	r3, [r7, #15]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d168      	bne.n	8003ad8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d113      	bne.n	8003a34 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a0c:	4b35      	ldr	r3, [pc, #212]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a0e:	691a      	ldr	r2, [r3, #16]
 8003a10:	4b35      	ldr	r3, [pc, #212]	; (8003ae8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8003a12:	4013      	ands	r3, r2
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6892      	ldr	r2, [r2, #8]
 8003a18:	0211      	lsls	r1, r2, #8
 8003a1a:	687a      	ldr	r2, [r7, #4]
 8003a1c:	68d2      	ldr	r2, [r2, #12]
 8003a1e:	06d2      	lsls	r2, r2, #27
 8003a20:	4311      	orrs	r1, r2
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	6852      	ldr	r2, [r2, #4]
 8003a26:	3a01      	subs	r2, #1
 8003a28:	0112      	lsls	r2, r2, #4
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	492d      	ldr	r1, [pc, #180]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	610b      	str	r3, [r1, #16]
 8003a32:	e02d      	b.n	8003a90 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d115      	bne.n	8003a66 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a3a:	4b2a      	ldr	r3, [pc, #168]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a3c:	691a      	ldr	r2, [r3, #16]
 8003a3e:	4b2b      	ldr	r3, [pc, #172]	; (8003aec <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6892      	ldr	r2, [r2, #8]
 8003a46:	0211      	lsls	r1, r2, #8
 8003a48:	687a      	ldr	r2, [r7, #4]
 8003a4a:	6912      	ldr	r2, [r2, #16]
 8003a4c:	0852      	lsrs	r2, r2, #1
 8003a4e:	3a01      	subs	r2, #1
 8003a50:	0552      	lsls	r2, r2, #21
 8003a52:	4311      	orrs	r1, r2
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	6852      	ldr	r2, [r2, #4]
 8003a58:	3a01      	subs	r2, #1
 8003a5a:	0112      	lsls	r2, r2, #4
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	4921      	ldr	r1, [pc, #132]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	610b      	str	r3, [r1, #16]
 8003a64:	e014      	b.n	8003a90 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003a66:	4b1f      	ldr	r3, [pc, #124]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a68:	691a      	ldr	r2, [r3, #16]
 8003a6a:	4b21      	ldr	r3, [pc, #132]	; (8003af0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6892      	ldr	r2, [r2, #8]
 8003a72:	0211      	lsls	r1, r2, #8
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	6952      	ldr	r2, [r2, #20]
 8003a78:	0852      	lsrs	r2, r2, #1
 8003a7a:	3a01      	subs	r2, #1
 8003a7c:	0652      	lsls	r2, r2, #25
 8003a7e:	4311      	orrs	r1, r2
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6852      	ldr	r2, [r2, #4]
 8003a84:	3a01      	subs	r2, #1
 8003a86:	0112      	lsls	r2, r2, #4
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	4916      	ldr	r1, [pc, #88]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003a90:	4b14      	ldr	r3, [pc, #80]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a13      	ldr	r2, [pc, #76]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003a96:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a9a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a9c:	f7fe f992 	bl	8001dc4 <HAL_GetTick>
 8003aa0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003aa2:	e009      	b.n	8003ab8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003aa4:	f7fe f98e 	bl	8001dc4 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d902      	bls.n	8003ab8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ab6:	e005      	b.n	8003ac4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0ef      	beq.n	8003aa4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003ac4:	7bfb      	ldrb	r3, [r7, #15]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d106      	bne.n	8003ad8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003aca:	4b06      	ldr	r3, [pc, #24]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003acc:	691a      	ldr	r2, [r3, #16]
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	4904      	ldr	r1, [pc, #16]	; (8003ae4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	07ff800f 	.word	0x07ff800f
 8003aec:	ff9f800f 	.word	0xff9f800f
 8003af0:	f9ff800f 	.word	0xf9ff800f

08003af4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003afe:	2300      	movs	r3, #0
 8003b00:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003b02:	4b72      	ldr	r3, [pc, #456]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f003 0303 	and.w	r3, r3, #3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00e      	beq.n	8003b2c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003b0e:	4b6f      	ldr	r3, [pc, #444]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	f003 0203 	and.w	r2, r3, #3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d103      	bne.n	8003b26 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
       ||
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d142      	bne.n	8003bac <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	73fb      	strb	r3, [r7, #15]
 8003b2a:	e03f      	b.n	8003bac <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2b03      	cmp	r3, #3
 8003b32:	d018      	beq.n	8003b66 <RCCEx_PLLSAI2_Config+0x72>
 8003b34:	2b03      	cmp	r3, #3
 8003b36:	d825      	bhi.n	8003b84 <RCCEx_PLLSAI2_Config+0x90>
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d002      	beq.n	8003b42 <RCCEx_PLLSAI2_Config+0x4e>
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d009      	beq.n	8003b54 <RCCEx_PLLSAI2_Config+0x60>
 8003b40:	e020      	b.n	8003b84 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b42:	4b62      	ldr	r3, [pc, #392]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0302 	and.w	r3, r3, #2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d11d      	bne.n	8003b8a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b52:	e01a      	b.n	8003b8a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b54:	4b5d      	ldr	r3, [pc, #372]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d116      	bne.n	8003b8e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b64:	e013      	b.n	8003b8e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b66:	4b59      	ldr	r3, [pc, #356]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10f      	bne.n	8003b92 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b72:	4b56      	ldr	r3, [pc, #344]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d109      	bne.n	8003b92 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b82:	e006      	b.n	8003b92 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	73fb      	strb	r3, [r7, #15]
      break;
 8003b88:	e004      	b.n	8003b94 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003b8a:	bf00      	nop
 8003b8c:	e002      	b.n	8003b94 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003b8e:	bf00      	nop
 8003b90:	e000      	b.n	8003b94 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003b92:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b94:	7bfb      	ldrb	r3, [r7, #15]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d108      	bne.n	8003bac <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003b9a:	4b4c      	ldr	r3, [pc, #304]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	f023 0203 	bic.w	r2, r3, #3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4949      	ldr	r1, [pc, #292]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	f040 8086 	bne.w	8003cc0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003bb4:	4b45      	ldr	r3, [pc, #276]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a44      	ldr	r2, [pc, #272]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bc0:	f7fe f900 	bl	8001dc4 <HAL_GetTick>
 8003bc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bc6:	e009      	b.n	8003bdc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003bc8:	f7fe f8fc 	bl	8001dc4 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	2b02      	cmp	r3, #2
 8003bd4:	d902      	bls.n	8003bdc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	73fb      	strb	r3, [r7, #15]
        break;
 8003bda:	e005      	b.n	8003be8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003bdc:	4b3b      	ldr	r3, [pc, #236]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1ef      	bne.n	8003bc8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d168      	bne.n	8003cc0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d113      	bne.n	8003c1c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003bf4:	4b35      	ldr	r3, [pc, #212]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003bf6:	695a      	ldr	r2, [r3, #20]
 8003bf8:	4b35      	ldr	r3, [pc, #212]	; (8003cd0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	6892      	ldr	r2, [r2, #8]
 8003c00:	0211      	lsls	r1, r2, #8
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	68d2      	ldr	r2, [r2, #12]
 8003c06:	06d2      	lsls	r2, r2, #27
 8003c08:	4311      	orrs	r1, r2
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	6852      	ldr	r2, [r2, #4]
 8003c0e:	3a01      	subs	r2, #1
 8003c10:	0112      	lsls	r2, r2, #4
 8003c12:	430a      	orrs	r2, r1
 8003c14:	492d      	ldr	r1, [pc, #180]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	614b      	str	r3, [r1, #20]
 8003c1a:	e02d      	b.n	8003c78 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d115      	bne.n	8003c4e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c22:	4b2a      	ldr	r3, [pc, #168]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c24:	695a      	ldr	r2, [r3, #20]
 8003c26:	4b2b      	ldr	r3, [pc, #172]	; (8003cd4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8003c28:	4013      	ands	r3, r2
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6892      	ldr	r2, [r2, #8]
 8003c2e:	0211      	lsls	r1, r2, #8
 8003c30:	687a      	ldr	r2, [r7, #4]
 8003c32:	6912      	ldr	r2, [r2, #16]
 8003c34:	0852      	lsrs	r2, r2, #1
 8003c36:	3a01      	subs	r2, #1
 8003c38:	0552      	lsls	r2, r2, #21
 8003c3a:	4311      	orrs	r1, r2
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6852      	ldr	r2, [r2, #4]
 8003c40:	3a01      	subs	r2, #1
 8003c42:	0112      	lsls	r2, r2, #4
 8003c44:	430a      	orrs	r2, r1
 8003c46:	4921      	ldr	r1, [pc, #132]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c48:	4313      	orrs	r3, r2
 8003c4a:	614b      	str	r3, [r1, #20]
 8003c4c:	e014      	b.n	8003c78 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003c4e:	4b1f      	ldr	r3, [pc, #124]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c50:	695a      	ldr	r2, [r3, #20]
 8003c52:	4b21      	ldr	r3, [pc, #132]	; (8003cd8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8003c54:	4013      	ands	r3, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6892      	ldr	r2, [r2, #8]
 8003c5a:	0211      	lsls	r1, r2, #8
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6952      	ldr	r2, [r2, #20]
 8003c60:	0852      	lsrs	r2, r2, #1
 8003c62:	3a01      	subs	r2, #1
 8003c64:	0652      	lsls	r2, r2, #25
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6852      	ldr	r2, [r2, #4]
 8003c6c:	3a01      	subs	r2, #1
 8003c6e:	0112      	lsls	r2, r2, #4
 8003c70:	430a      	orrs	r2, r1
 8003c72:	4916      	ldr	r1, [pc, #88]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003c78:	4b14      	ldr	r3, [pc, #80]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a13      	ldr	r2, [pc, #76]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c82:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c84:	f7fe f89e 	bl	8001dc4 <HAL_GetTick>
 8003c88:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003c8a:	e009      	b.n	8003ca0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003c8c:	f7fe f89a 	bl	8001dc4 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d902      	bls.n	8003ca0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	73fb      	strb	r3, [r7, #15]
          break;
 8003c9e:	e005      	b.n	8003cac <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ca0:	4b0a      	ldr	r3, [pc, #40]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0ef      	beq.n	8003c8c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d106      	bne.n	8003cc0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003cb2:	4b06      	ldr	r3, [pc, #24]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cb4:	695a      	ldr	r2, [r3, #20]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	4904      	ldr	r1, [pc, #16]	; (8003ccc <RCCEx_PLLSAI2_Config+0x1d8>)
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}
 8003cca:	bf00      	nop
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	07ff800f 	.word	0x07ff800f
 8003cd4:	ff9f800f 	.word	0xff9f800f
 8003cd8:	f9ff800f 	.word	0xf9ff800f

08003cdc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e095      	b.n	8003e1a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d108      	bne.n	8003d08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cfe:	d009      	beq.n	8003d14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	61da      	str	r2, [r3, #28]
 8003d06:	e005      	b.n	8003d14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2200      	movs	r2, #0
 8003d12:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2200      	movs	r2, #0
 8003d18:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d106      	bne.n	8003d34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7fd fd84 	bl	800183c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2202      	movs	r2, #2
 8003d38:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d4a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d54:	d902      	bls.n	8003d5c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003d56:	2300      	movs	r3, #0
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	e002      	b.n	8003d62 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003d5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d60:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003d6a:	d007      	beq.n	8003d7c <HAL_SPI_Init+0xa0>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003d74:	d002      	beq.n	8003d7c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	431a      	orrs	r2, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	431a      	orrs	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003daa:	431a      	orrs	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	69db      	ldr	r3, [r3, #28]
 8003db0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003db4:	431a      	orrs	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dbe:	ea42 0103 	orr.w	r1, r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	0c1b      	lsrs	r3, r3, #16
 8003dd8:	f003 0204 	and.w	r2, r3, #4
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de0:	f003 0310 	and.w	r3, r3, #16
 8003de4:	431a      	orrs	r2, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	431a      	orrs	r2, r3
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003df8:	ea42 0103 	orr.w	r1, r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	430a      	orrs	r2, r1
 8003e08:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b088      	sub	sp, #32
 8003e26:	af02      	add	r7, sp, #8
 8003e28:	60f8      	str	r0, [r7, #12]
 8003e2a:	60b9      	str	r1, [r7, #8]
 8003e2c:	603b      	str	r3, [r7, #0]
 8003e2e:	4613      	mov	r3, r2
 8003e30:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e32:	2300      	movs	r3, #0
 8003e34:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d002      	beq.n	8003e48 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8003e42:	2302      	movs	r3, #2
 8003e44:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e46:	e11a      	b.n	800407e <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e50:	d112      	bne.n	8003e78 <HAL_SPI_Receive+0x56>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10e      	bne.n	8003e78 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2204      	movs	r2, #4
 8003e5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003e62:	88fa      	ldrh	r2, [r7, #6]
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	68b9      	ldr	r1, [r7, #8]
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 f90e 	bl	8004090 <HAL_SPI_TransmitReceive>
 8003e74:	4603      	mov	r3, r0
 8003e76:	e107      	b.n	8004088 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d101      	bne.n	8003e86 <HAL_SPI_Receive+0x64>
 8003e82:	2302      	movs	r3, #2
 8003e84:	e100      	b.n	8004088 <HAL_SPI_Receive+0x266>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e8e:	f7fd ff99 	bl	8001dc4 <HAL_GetTick>
 8003e92:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d002      	beq.n	8003ea0 <HAL_SPI_Receive+0x7e>
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d102      	bne.n	8003ea6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003ea4:	e0eb      	b.n	800407e <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2204      	movs	r2, #4
 8003eaa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	68ba      	ldr	r2, [r7, #8]
 8003eb8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	88fa      	ldrh	r2, [r7, #6]
 8003ebe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	88fa      	ldrh	r2, [r7, #6]
 8003ec6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003ef0:	d908      	bls.n	8003f04 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003f00:	605a      	str	r2, [r3, #4]
 8003f02:	e007      	b.n	8003f14 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f12:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f1c:	d10f      	bne.n	8003f3e <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003f3c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f48:	2b40      	cmp	r3, #64	; 0x40
 8003f4a:	d007      	beq.n	8003f5c <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f5a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	68db      	ldr	r3, [r3, #12]
 8003f60:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003f64:	d86f      	bhi.n	8004046 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003f66:	e034      	b.n	8003fd2 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d117      	bne.n	8003fa6 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f103 020c 	add.w	r2, r3, #12
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f82:	7812      	ldrb	r2, [r2, #0]
 8003f84:	b2d2      	uxtb	r2, r2
 8003f86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	3b01      	subs	r3, #1
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003fa4:	e015      	b.n	8003fd2 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fa6:	f7fd ff0d 	bl	8001dc4 <HAL_GetTick>
 8003faa:	4602      	mov	r2, r0
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d803      	bhi.n	8003fbe <HAL_SPI_Receive+0x19c>
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fbc:	d102      	bne.n	8003fc4 <HAL_SPI_Receive+0x1a2>
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d106      	bne.n	8003fd2 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8003fd0:	e055      	b.n	800407e <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1c4      	bne.n	8003f68 <HAL_SPI_Receive+0x146>
 8003fde:	e038      	b.n	8004052 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 0301 	and.w	r3, r3, #1
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d115      	bne.n	800401a <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	68da      	ldr	r2, [r3, #12]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff8:	b292      	uxth	r2, r2
 8003ffa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004000:	1c9a      	adds	r2, r3, #2
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004018:	e015      	b.n	8004046 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800401a:	f7fd fed3 	bl	8001dc4 <HAL_GetTick>
 800401e:	4602      	mov	r2, r0
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	429a      	cmp	r2, r3
 8004028:	d803      	bhi.n	8004032 <HAL_SPI_Receive+0x210>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004030:	d102      	bne.n	8004038 <HAL_SPI_Receive+0x216>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d106      	bne.n	8004046 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8004038:	2303      	movs	r3, #3
 800403a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8004044:	e01b      	b.n	800407e <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800404c:	b29b      	uxth	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1c6      	bne.n	8003fe0 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	6839      	ldr	r1, [r7, #0]
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 fb5a 	bl	8004710 <SPI_EndRxTransaction>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2220      	movs	r2, #32
 8004066:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800406c:	2b00      	cmp	r3, #0
 800406e:	d002      	beq.n	8004076 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	75fb      	strb	r3, [r7, #23]
 8004074:	e003      	b.n	800407e <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004086:	7dfb      	ldrb	r3, [r7, #23]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b08a      	sub	sp, #40	; 0x28
 8004094:	af00      	add	r7, sp, #0
 8004096:	60f8      	str	r0, [r7, #12]
 8004098:	60b9      	str	r1, [r7, #8]
 800409a:	607a      	str	r2, [r7, #4]
 800409c:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800409e:	2301      	movs	r3, #1
 80040a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80040a2:	2300      	movs	r3, #0
 80040a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d101      	bne.n	80040b6 <HAL_SPI_TransmitReceive+0x26>
 80040b2:	2302      	movs	r3, #2
 80040b4:	e20a      	b.n	80044cc <HAL_SPI_TransmitReceive+0x43c>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2201      	movs	r2, #1
 80040ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80040be:	f7fd fe81 	bl	8001dc4 <HAL_GetTick>
 80040c2:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80040ca:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80040d2:	887b      	ldrh	r3, [r7, #2]
 80040d4:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80040d6:	887b      	ldrh	r3, [r7, #2]
 80040d8:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80040da:	7efb      	ldrb	r3, [r7, #27]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d00e      	beq.n	80040fe <HAL_SPI_TransmitReceive+0x6e>
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040e6:	d106      	bne.n	80040f6 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d102      	bne.n	80040f6 <HAL_SPI_TransmitReceive+0x66>
 80040f0:	7efb      	ldrb	r3, [r7, #27]
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d003      	beq.n	80040fe <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80040f6:	2302      	movs	r3, #2
 80040f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80040fc:	e1e0      	b.n	80044c0 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d005      	beq.n	8004110 <HAL_SPI_TransmitReceive+0x80>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d002      	beq.n	8004110 <HAL_SPI_TransmitReceive+0x80>
 800410a:	887b      	ldrh	r3, [r7, #2]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d103      	bne.n	8004118 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004110:	2301      	movs	r3, #1
 8004112:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004116:	e1d3      	b.n	80044c0 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800411e:	b2db      	uxtb	r3, r3
 8004120:	2b04      	cmp	r3, #4
 8004122:	d003      	beq.n	800412c <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2205      	movs	r2, #5
 8004128:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	887a      	ldrh	r2, [r7, #2]
 800413c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	887a      	ldrh	r2, [r7, #2]
 8004144:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	68ba      	ldr	r2, [r7, #8]
 800414c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	887a      	ldrh	r2, [r7, #2]
 8004152:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	887a      	ldrh	r2, [r7, #2]
 8004158:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2200      	movs	r2, #0
 800415e:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800416e:	d802      	bhi.n	8004176 <HAL_SPI_TransmitReceive+0xe6>
 8004170:	8a3b      	ldrh	r3, [r7, #16]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d908      	bls.n	8004188 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004184:	605a      	str	r2, [r3, #4]
 8004186:	e007      	b.n	8004198 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004196:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a2:	2b40      	cmp	r3, #64	; 0x40
 80041a4:	d007      	beq.n	80041b6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80041b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80041be:	f240 8081 	bls.w	80042c4 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <HAL_SPI_TransmitReceive+0x140>
 80041ca:	8a7b      	ldrh	r3, [r7, #18]
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d16d      	bne.n	80042ac <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041d4:	881a      	ldrh	r2, [r3, #0]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041e0:	1c9a      	adds	r2, r3, #2
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041ea:	b29b      	uxth	r3, r3
 80041ec:	3b01      	subs	r3, #1
 80041ee:	b29a      	uxth	r2, r3
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041f4:	e05a      	b.n	80042ac <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f003 0302 	and.w	r3, r3, #2
 8004200:	2b02      	cmp	r3, #2
 8004202:	d11b      	bne.n	800423c <HAL_SPI_TransmitReceive+0x1ac>
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004208:	b29b      	uxth	r3, r3
 800420a:	2b00      	cmp	r3, #0
 800420c:	d016      	beq.n	800423c <HAL_SPI_TransmitReceive+0x1ac>
 800420e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004210:	2b01      	cmp	r3, #1
 8004212:	d113      	bne.n	800423c <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004218:	881a      	ldrh	r2, [r3, #0]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004224:	1c9a      	adds	r2, r3, #2
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800422e:	b29b      	uxth	r3, r3
 8004230:	3b01      	subs	r3, #1
 8004232:	b29a      	uxth	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	f003 0301 	and.w	r3, r3, #1
 8004246:	2b01      	cmp	r3, #1
 8004248:	d11c      	bne.n	8004284 <HAL_SPI_TransmitReceive+0x1f4>
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004250:	b29b      	uxth	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d016      	beq.n	8004284 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004260:	b292      	uxth	r2, r2
 8004262:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004268:	1c9a      	adds	r2, r3, #2
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004274:	b29b      	uxth	r3, r3
 8004276:	3b01      	subs	r3, #1
 8004278:	b29a      	uxth	r2, r3
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004280:	2301      	movs	r3, #1
 8004282:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004284:	f7fd fd9e 	bl	8001dc4 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004290:	429a      	cmp	r2, r3
 8004292:	d80b      	bhi.n	80042ac <HAL_SPI_TransmitReceive+0x21c>
 8004294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004296:	f1b3 3fff 	cmp.w	r3, #4294967295
 800429a:	d007      	beq.n	80042ac <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80042aa:	e109      	b.n	80044c0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d19f      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x166>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d199      	bne.n	80041f6 <HAL_SPI_TransmitReceive+0x166>
 80042c2:	e0e3      	b.n	800448c <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d003      	beq.n	80042d4 <HAL_SPI_TransmitReceive+0x244>
 80042cc:	8a7b      	ldrh	r3, [r7, #18]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	f040 80cf 	bne.w	8004472 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042d8:	b29b      	uxth	r3, r3
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d912      	bls.n	8004304 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e2:	881a      	ldrh	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ee:	1c9a      	adds	r2, r3, #2
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	3b02      	subs	r3, #2
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004302:	e0b6      	b.n	8004472 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	330c      	adds	r3, #12
 800430e:	7812      	ldrb	r2, [r2, #0]
 8004310:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004320:	b29b      	uxth	r3, r3
 8004322:	3b01      	subs	r3, #1
 8004324:	b29a      	uxth	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800432a:	e0a2      	b.n	8004472 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b02      	cmp	r3, #2
 8004338:	d134      	bne.n	80043a4 <HAL_SPI_TransmitReceive+0x314>
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	d02f      	beq.n	80043a4 <HAL_SPI_TransmitReceive+0x314>
 8004344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004346:	2b01      	cmp	r3, #1
 8004348:	d12c      	bne.n	80043a4 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800434e:	b29b      	uxth	r3, r3
 8004350:	2b01      	cmp	r3, #1
 8004352:	d912      	bls.n	800437a <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004358:	881a      	ldrh	r2, [r3, #0]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004364:	1c9a      	adds	r2, r3, #2
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800436e:	b29b      	uxth	r3, r3
 8004370:	3b02      	subs	r3, #2
 8004372:	b29a      	uxth	r2, r3
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004378:	e012      	b.n	80043a0 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	330c      	adds	r3, #12
 8004384:	7812      	ldrb	r2, [r2, #0]
 8004386:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004396:	b29b      	uxth	r3, r3
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 0301 	and.w	r3, r3, #1
 80043ae:	2b01      	cmp	r3, #1
 80043b0:	d148      	bne.n	8004444 <HAL_SPI_TransmitReceive+0x3b4>
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d042      	beq.n	8004444 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d923      	bls.n	8004412 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68da      	ldr	r2, [r3, #12]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d4:	b292      	uxth	r2, r2
 80043d6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043dc:	1c9a      	adds	r2, r3, #2
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	3b02      	subs	r3, #2
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d81f      	bhi.n	8004440 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	685a      	ldr	r2, [r3, #4]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800440e:	605a      	str	r2, [r3, #4]
 8004410:	e016      	b.n	8004440 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f103 020c 	add.w	r2, r3, #12
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	7812      	ldrb	r2, [r2, #0]
 8004420:	b2d2      	uxtb	r2, r2
 8004422:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004428:	1c5a      	adds	r2, r3, #1
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004434:	b29b      	uxth	r3, r3
 8004436:	3b01      	subs	r3, #1
 8004438:	b29a      	uxth	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004440:	2301      	movs	r3, #1
 8004442:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004444:	f7fd fcbe 	bl	8001dc4 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004450:	429a      	cmp	r2, r3
 8004452:	d803      	bhi.n	800445c <HAL_SPI_TransmitReceive+0x3cc>
 8004454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004456:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445a:	d102      	bne.n	8004462 <HAL_SPI_TransmitReceive+0x3d2>
 800445c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445e:	2b00      	cmp	r3, #0
 8004460:	d107      	bne.n	8004472 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8004470:	e026      	b.n	80044c0 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004476:	b29b      	uxth	r3, r3
 8004478:	2b00      	cmp	r3, #0
 800447a:	f47f af57 	bne.w	800432c <HAL_SPI_TransmitReceive+0x29c>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	f47f af50 	bne.w	800432c <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800448c:	69fa      	ldr	r2, [r7, #28]
 800448e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f995 	bl	80047c0 <SPI_EndRxTxTransaction>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d005      	beq.n	80044a8 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d003      	beq.n	80044b8 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80044b6:	e003      	b.n	80044c0 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80044c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80044cc:	4618      	mov	r0, r3
 80044ce:	3728      	adds	r7, #40	; 0x28
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b088      	sub	sp, #32
 80044d8:	af00      	add	r7, sp, #0
 80044da:	60f8      	str	r0, [r7, #12]
 80044dc:	60b9      	str	r1, [r7, #8]
 80044de:	603b      	str	r3, [r7, #0]
 80044e0:	4613      	mov	r3, r2
 80044e2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80044e4:	f7fd fc6e 	bl	8001dc4 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ec:	1a9b      	subs	r3, r3, r2
 80044ee:	683a      	ldr	r2, [r7, #0]
 80044f0:	4413      	add	r3, r2
 80044f2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044f4:	f7fd fc66 	bl	8001dc4 <HAL_GetTick>
 80044f8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044fa:	4b39      	ldr	r3, [pc, #228]	; (80045e0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	015b      	lsls	r3, r3, #5
 8004500:	0d1b      	lsrs	r3, r3, #20
 8004502:	69fa      	ldr	r2, [r7, #28]
 8004504:	fb02 f303 	mul.w	r3, r2, r3
 8004508:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800450a:	e054      	b.n	80045b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004512:	d050      	beq.n	80045b6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004514:	f7fd fc56 	bl	8001dc4 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	69fa      	ldr	r2, [r7, #28]
 8004520:	429a      	cmp	r2, r3
 8004522:	d902      	bls.n	800452a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d13d      	bne.n	80045a6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	685a      	ldr	r2, [r3, #4]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004538:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004542:	d111      	bne.n	8004568 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800454c:	d004      	beq.n	8004558 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004556:	d107      	bne.n	8004568 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004566:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800456c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004570:	d10f      	bne.n	8004592 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004580:	601a      	str	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004590:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e017      	b.n	80045d6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	3b01      	subs	r3, #1
 80045b4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	689a      	ldr	r2, [r3, #8]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	4013      	ands	r3, r2
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	bf0c      	ite	eq
 80045c6:	2301      	moveq	r3, #1
 80045c8:	2300      	movne	r3, #0
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	461a      	mov	r2, r3
 80045ce:	79fb      	ldrb	r3, [r7, #7]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d19b      	bne.n	800450c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3720      	adds	r7, #32
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	20000000 	.word	0x20000000

080045e4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b08a      	sub	sp, #40	; 0x28
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	607a      	str	r2, [r7, #4]
 80045f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80045f2:	2300      	movs	r3, #0
 80045f4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80045f6:	f7fd fbe5 	bl	8001dc4 <HAL_GetTick>
 80045fa:	4602      	mov	r2, r0
 80045fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045fe:	1a9b      	subs	r3, r3, r2
 8004600:	683a      	ldr	r2, [r7, #0]
 8004602:	4413      	add	r3, r2
 8004604:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8004606:	f7fd fbdd 	bl	8001dc4 <HAL_GetTick>
 800460a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	330c      	adds	r3, #12
 8004612:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004614:	4b3d      	ldr	r3, [pc, #244]	; (800470c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	4613      	mov	r3, r2
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4413      	add	r3, r2
 800461e:	00da      	lsls	r2, r3, #3
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	0d1b      	lsrs	r3, r3, #20
 8004624:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004626:	fb02 f303 	mul.w	r3, r2, r3
 800462a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800462c:	e060      	b.n	80046f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004634:	d107      	bne.n	8004646 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d104      	bne.n	8004646 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	b2db      	uxtb	r3, r3
 8004642:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004644:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800464c:	d050      	beq.n	80046f0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800464e:	f7fd fbb9 	bl	8001dc4 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	6a3b      	ldr	r3, [r7, #32]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800465a:	429a      	cmp	r2, r3
 800465c:	d902      	bls.n	8004664 <SPI_WaitFifoStateUntilTimeout+0x80>
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	2b00      	cmp	r3, #0
 8004662:	d13d      	bne.n	80046e0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	685a      	ldr	r2, [r3, #4]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004672:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800467c:	d111      	bne.n	80046a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	689b      	ldr	r3, [r3, #8]
 8004682:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004686:	d004      	beq.n	8004692 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004690:	d107      	bne.n	80046a2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046a0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046aa:	d10f      	bne.n	80046cc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046ba:	601a      	str	r2, [r3, #0]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e010      	b.n	8004702 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80046e6:	2300      	movs	r3, #0
 80046e8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	3b01      	subs	r3, #1
 80046ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689a      	ldr	r2, [r3, #8]
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	4013      	ands	r3, r2
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d196      	bne.n	800462e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3728      	adds	r7, #40	; 0x28
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	20000000 	.word	0x20000000

08004710 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af02      	add	r7, sp, #8
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004724:	d111      	bne.n	800474a <SPI_EndRxTransaction+0x3a>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800472e:	d004      	beq.n	800473a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004738:	d107      	bne.n	800474a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004748:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	9300      	str	r3, [sp, #0]
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	2200      	movs	r2, #0
 8004752:	2180      	movs	r1, #128	; 0x80
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f7ff febd 	bl	80044d4 <SPI_WaitFlagStateUntilTimeout>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d007      	beq.n	8004770 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004764:	f043 0220 	orr.w	r2, r3, #32
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800476c:	2303      	movs	r3, #3
 800476e:	e023      	b.n	80047b8 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004778:	d11d      	bne.n	80047b6 <SPI_EndRxTransaction+0xa6>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	689b      	ldr	r3, [r3, #8]
 800477e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004782:	d004      	beq.n	800478e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800478c:	d113      	bne.n	80047b6 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	2200      	movs	r2, #0
 8004796:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f7ff ff22 	bl	80045e4 <SPI_WaitFifoStateUntilTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d007      	beq.n	80047b6 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047aa:	f043 0220 	orr.w	r2, r3, #32
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e000      	b.n	80047b8 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3710      	adds	r7, #16
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}

080047c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b086      	sub	sp, #24
 80047c4:	af02      	add	r7, sp, #8
 80047c6:	60f8      	str	r0, [r7, #12]
 80047c8:	60b9      	str	r1, [r7, #8]
 80047ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80047d8:	68f8      	ldr	r0, [r7, #12]
 80047da:	f7ff ff03 	bl	80045e4 <SPI_WaitFifoStateUntilTimeout>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d007      	beq.n	80047f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80047e8:	f043 0220 	orr.w	r2, r3, #32
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e027      	b.n	8004844 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	9300      	str	r3, [sp, #0]
 80047f8:	68bb      	ldr	r3, [r7, #8]
 80047fa:	2200      	movs	r2, #0
 80047fc:	2180      	movs	r1, #128	; 0x80
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f7ff fe68 	bl	80044d4 <SPI_WaitFlagStateUntilTimeout>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d007      	beq.n	800481a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800480e:	f043 0220 	orr.w	r2, r3, #32
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004816:	2303      	movs	r3, #3
 8004818:	e014      	b.n	8004844 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	9300      	str	r3, [sp, #0]
 800481e:	68bb      	ldr	r3, [r7, #8]
 8004820:	2200      	movs	r2, #0
 8004822:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f7ff fedc 	bl	80045e4 <SPI_WaitFifoStateUntilTimeout>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d007      	beq.n	8004842 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004836:	f043 0220 	orr.w	r2, r3, #32
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800483e:	2303      	movs	r3, #3
 8004840:	e000      	b.n	8004844 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3710      	adds	r7, #16
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e049      	b.n	80048f2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004864:	b2db      	uxtb	r3, r3
 8004866:	2b00      	cmp	r3, #0
 8004868:	d106      	bne.n	8004878 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f7fd f842 	bl	80018fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	3304      	adds	r3, #4
 8004888:	4619      	mov	r1, r3
 800488a:	4610      	mov	r0, r2
 800488c:	f000 fa9a 	bl	8004dc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3708      	adds	r7, #8
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}
	...

080048fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b085      	sub	sp, #20
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800490a:	b2db      	uxtb	r3, r3
 800490c:	2b01      	cmp	r3, #1
 800490e:	d001      	beq.n	8004914 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e04f      	b.n	80049b4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2202      	movs	r2, #2
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	68da      	ldr	r2, [r3, #12]
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 0201 	orr.w	r2, r2, #1
 800492a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a23      	ldr	r2, [pc, #140]	; (80049c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d01d      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x76>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800493e:	d018      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x76>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a1f      	ldr	r2, [pc, #124]	; (80049c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d013      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x76>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a1e      	ldr	r2, [pc, #120]	; (80049c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d00e      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x76>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a1c      	ldr	r2, [pc, #112]	; (80049cc <HAL_TIM_Base_Start_IT+0xd0>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d009      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x76>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a1b      	ldr	r2, [pc, #108]	; (80049d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d004      	beq.n	8004972 <HAL_TIM_Base_Start_IT+0x76>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a19      	ldr	r2, [pc, #100]	; (80049d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d115      	bne.n	800499e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	689a      	ldr	r2, [r3, #8]
 8004978:	4b17      	ldr	r3, [pc, #92]	; (80049d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800497a:	4013      	ands	r3, r2
 800497c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b06      	cmp	r3, #6
 8004982:	d015      	beq.n	80049b0 <HAL_TIM_Base_Start_IT+0xb4>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800498a:	d011      	beq.n	80049b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800499c:	e008      	b.n	80049b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f042 0201 	orr.w	r2, r2, #1
 80049ac:	601a      	str	r2, [r3, #0]
 80049ae:	e000      	b.n	80049b2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3714      	adds	r7, #20
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	40012c00 	.word	0x40012c00
 80049c4:	40000400 	.word	0x40000400
 80049c8:	40000800 	.word	0x40000800
 80049cc:	40000c00 	.word	0x40000c00
 80049d0:	40013400 	.word	0x40013400
 80049d4:	40014000 	.word	0x40014000
 80049d8:	00010007 	.word	0x00010007

080049dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b084      	sub	sp, #16
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f003 0302 	and.w	r3, r3, #2
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d020      	beq.n	8004a40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f003 0302 	and.w	r3, r3, #2
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d01b      	beq.n	8004a40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f06f 0202 	mvn.w	r2, #2
 8004a10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d003      	beq.n	8004a2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f9ad 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004a2c:	e005      	b.n	8004a3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f000 f99f 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f9b0 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f003 0304 	and.w	r3, r3, #4
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d020      	beq.n	8004a8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f003 0304 	and.w	r3, r3, #4
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d01b      	beq.n	8004a8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f06f 0204 	mvn.w	r2, #4
 8004a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2202      	movs	r2, #2
 8004a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699b      	ldr	r3, [r3, #24]
 8004a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d003      	beq.n	8004a7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f987 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004a78:	e005      	b.n	8004a86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f979 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 f98a 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f003 0308 	and.w	r3, r3, #8
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d020      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f003 0308 	and.w	r3, r3, #8
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d01b      	beq.n	8004ad8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0208 	mvn.w	r2, #8
 8004aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2204      	movs	r2, #4
 8004aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69db      	ldr	r3, [r3, #28]
 8004ab6:	f003 0303 	and.w	r3, r3, #3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f961 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004ac4:	e005      	b.n	8004ad2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f953 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 f964 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	f003 0310 	and.w	r3, r3, #16
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d020      	beq.n	8004b24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f003 0310 	and.w	r3, r3, #16
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d01b      	beq.n	8004b24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0210 	mvn.w	r2, #16
 8004af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2208      	movs	r2, #8
 8004afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	69db      	ldr	r3, [r3, #28]
 8004b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 f93b 	bl	8004d86 <HAL_TIM_IC_CaptureCallback>
 8004b10:	e005      	b.n	8004b1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 f92d 	bl	8004d72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 f93e 	bl	8004d9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d00c      	beq.n	8004b48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d007      	beq.n	8004b48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f06f 0201 	mvn.w	r2, #1
 8004b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f7fc ff78 	bl	8001a38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00c      	beq.n	8004b6c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d007      	beq.n	8004b6c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 faf2 	bl	8005150 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00c      	beq.n	8004b90 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d007      	beq.n	8004b90 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 faea 	bl	8005164 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00c      	beq.n	8004bb4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d007      	beq.n	8004bb4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 f8fd 	bl	8004dae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f003 0320 	and.w	r3, r3, #32
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00c      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f003 0320 	and.w	r3, r3, #32
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d007      	beq.n	8004bd8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f06f 0220 	mvn.w	r2, #32
 8004bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 fab2 	bl	800513c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bd8:	bf00      	nop
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bea:	2300      	movs	r3, #0
 8004bec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d101      	bne.n	8004bfc <HAL_TIM_ConfigClockSource+0x1c>
 8004bf8:	2302      	movs	r3, #2
 8004bfa:	e0b6      	b.n	8004d6a <HAL_TIM_ConfigClockSource+0x18a>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2202      	movs	r2, #2
 8004c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004c1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c26:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	68ba      	ldr	r2, [r7, #8]
 8004c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c38:	d03e      	beq.n	8004cb8 <HAL_TIM_ConfigClockSource+0xd8>
 8004c3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c3e:	f200 8087 	bhi.w	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c46:	f000 8086 	beq.w	8004d56 <HAL_TIM_ConfigClockSource+0x176>
 8004c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c4e:	d87f      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c50:	2b70      	cmp	r3, #112	; 0x70
 8004c52:	d01a      	beq.n	8004c8a <HAL_TIM_ConfigClockSource+0xaa>
 8004c54:	2b70      	cmp	r3, #112	; 0x70
 8004c56:	d87b      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c58:	2b60      	cmp	r3, #96	; 0x60
 8004c5a:	d050      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0x11e>
 8004c5c:	2b60      	cmp	r3, #96	; 0x60
 8004c5e:	d877      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c60:	2b50      	cmp	r3, #80	; 0x50
 8004c62:	d03c      	beq.n	8004cde <HAL_TIM_ConfigClockSource+0xfe>
 8004c64:	2b50      	cmp	r3, #80	; 0x50
 8004c66:	d873      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c68:	2b40      	cmp	r3, #64	; 0x40
 8004c6a:	d058      	beq.n	8004d1e <HAL_TIM_ConfigClockSource+0x13e>
 8004c6c:	2b40      	cmp	r3, #64	; 0x40
 8004c6e:	d86f      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c70:	2b30      	cmp	r3, #48	; 0x30
 8004c72:	d064      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15e>
 8004c74:	2b30      	cmp	r3, #48	; 0x30
 8004c76:	d86b      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d060      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15e>
 8004c7c:	2b20      	cmp	r3, #32
 8004c7e:	d867      	bhi.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d05c      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15e>
 8004c84:	2b10      	cmp	r3, #16
 8004c86:	d05a      	beq.n	8004d3e <HAL_TIM_ConfigClockSource+0x15e>
 8004c88:	e062      	b.n	8004d50 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c9a:	f000 f9a7 	bl	8004fec <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004cac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68ba      	ldr	r2, [r7, #8]
 8004cb4:	609a      	str	r2, [r3, #8]
      break;
 8004cb6:	e04f      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004cc8:	f000 f990 	bl	8004fec <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	689a      	ldr	r2, [r3, #8]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cda:	609a      	str	r2, [r3, #8]
      break;
 8004cdc:	e03c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cea:	461a      	mov	r2, r3
 8004cec:	f000 f904 	bl	8004ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2150      	movs	r1, #80	; 0x50
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 f95d 	bl	8004fb6 <TIM_ITRx_SetConfig>
      break;
 8004cfc:	e02c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d0a:	461a      	mov	r2, r3
 8004d0c:	f000 f923 	bl	8004f56 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2160      	movs	r1, #96	; 0x60
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 f94d 	bl	8004fb6 <TIM_ITRx_SetConfig>
      break;
 8004d1c:	e01c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	f000 f8e4 	bl	8004ef8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2140      	movs	r1, #64	; 0x40
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 f93d 	bl	8004fb6 <TIM_ITRx_SetConfig>
      break;
 8004d3c:	e00c      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4619      	mov	r1, r3
 8004d48:	4610      	mov	r0, r2
 8004d4a:	f000 f934 	bl	8004fb6 <TIM_ITRx_SetConfig>
      break;
 8004d4e:	e003      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	73fb      	strb	r3, [r7, #15]
      break;
 8004d54:	e000      	b.n	8004d58 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004d56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3710      	adds	r7, #16
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d7a:	bf00      	nop
 8004d7c:	370c      	adds	r7, #12
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d86:	b480      	push	{r7}
 8004d88:	b083      	sub	sp, #12
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d8e:	bf00      	nop
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr

08004d9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d9a:	b480      	push	{r7}
 8004d9c:	b083      	sub	sp, #12
 8004d9e:	af00      	add	r7, sp, #0
 8004da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004da2:	bf00      	nop
 8004da4:	370c      	adds	r7, #12
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr

08004dae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dae:	b480      	push	{r7}
 8004db0:	b083      	sub	sp, #12
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004db6:	bf00      	nop
 8004db8:	370c      	adds	r7, #12
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
	...

08004dc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
 8004dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	4a40      	ldr	r2, [pc, #256]	; (8004ed8 <TIM_Base_SetConfig+0x114>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d013      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004de2:	d00f      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	4a3d      	ldr	r2, [pc, #244]	; (8004edc <TIM_Base_SetConfig+0x118>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d00b      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	4a3c      	ldr	r2, [pc, #240]	; (8004ee0 <TIM_Base_SetConfig+0x11c>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d007      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a3b      	ldr	r2, [pc, #236]	; (8004ee4 <TIM_Base_SetConfig+0x120>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d003      	beq.n	8004e04 <TIM_Base_SetConfig+0x40>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	4a3a      	ldr	r2, [pc, #232]	; (8004ee8 <TIM_Base_SetConfig+0x124>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d108      	bne.n	8004e16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a2f      	ldr	r2, [pc, #188]	; (8004ed8 <TIM_Base_SetConfig+0x114>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d01f      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e24:	d01b      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a2c      	ldr	r2, [pc, #176]	; (8004edc <TIM_Base_SetConfig+0x118>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d017      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	4a2b      	ldr	r2, [pc, #172]	; (8004ee0 <TIM_Base_SetConfig+0x11c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d013      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a2a      	ldr	r2, [pc, #168]	; (8004ee4 <TIM_Base_SetConfig+0x120>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d00f      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a29      	ldr	r2, [pc, #164]	; (8004ee8 <TIM_Base_SetConfig+0x124>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d00b      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a28      	ldr	r2, [pc, #160]	; (8004eec <TIM_Base_SetConfig+0x128>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d007      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	4a27      	ldr	r2, [pc, #156]	; (8004ef0 <TIM_Base_SetConfig+0x12c>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d003      	beq.n	8004e5e <TIM_Base_SetConfig+0x9a>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a26      	ldr	r2, [pc, #152]	; (8004ef4 <TIM_Base_SetConfig+0x130>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d108      	bne.n	8004e70 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	4a10      	ldr	r2, [pc, #64]	; (8004ed8 <TIM_Base_SetConfig+0x114>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d00f      	beq.n	8004ebc <TIM_Base_SetConfig+0xf8>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a12      	ldr	r2, [pc, #72]	; (8004ee8 <TIM_Base_SetConfig+0x124>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d00b      	beq.n	8004ebc <TIM_Base_SetConfig+0xf8>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a11      	ldr	r2, [pc, #68]	; (8004eec <TIM_Base_SetConfig+0x128>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d007      	beq.n	8004ebc <TIM_Base_SetConfig+0xf8>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a10      	ldr	r2, [pc, #64]	; (8004ef0 <TIM_Base_SetConfig+0x12c>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d003      	beq.n	8004ebc <TIM_Base_SetConfig+0xf8>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a0f      	ldr	r2, [pc, #60]	; (8004ef4 <TIM_Base_SetConfig+0x130>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d103      	bne.n	8004ec4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	691a      	ldr	r2, [r3, #16]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	615a      	str	r2, [r3, #20]
}
 8004eca:	bf00      	nop
 8004ecc:	3714      	adds	r7, #20
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	40012c00 	.word	0x40012c00
 8004edc:	40000400 	.word	0x40000400
 8004ee0:	40000800 	.word	0x40000800
 8004ee4:	40000c00 	.word	0x40000c00
 8004ee8:	40013400 	.word	0x40013400
 8004eec:	40014000 	.word	0x40014000
 8004ef0:	40014400 	.word	0x40014400
 8004ef4:	40014800 	.word	0x40014800

08004ef8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b087      	sub	sp, #28
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60f8      	str	r0, [r7, #12]
 8004f00:	60b9      	str	r1, [r7, #8]
 8004f02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a1b      	ldr	r3, [r3, #32]
 8004f08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a1b      	ldr	r3, [r3, #32]
 8004f0e:	f023 0201 	bic.w	r2, r3, #1
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	699b      	ldr	r3, [r3, #24]
 8004f1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f1c:	693b      	ldr	r3, [r7, #16]
 8004f1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	011b      	lsls	r3, r3, #4
 8004f28:	693a      	ldr	r2, [r7, #16]
 8004f2a:	4313      	orrs	r3, r2
 8004f2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f023 030a 	bic.w	r3, r3, #10
 8004f34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f36:	697a      	ldr	r2, [r7, #20]
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	697a      	ldr	r2, [r7, #20]
 8004f48:	621a      	str	r2, [r3, #32]
}
 8004f4a:	bf00      	nop
 8004f4c:	371c      	adds	r7, #28
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f54:	4770      	bx	lr

08004f56 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f56:	b480      	push	{r7}
 8004f58:	b087      	sub	sp, #28
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a1b      	ldr	r3, [r3, #32]
 8004f66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	f023 0210 	bic.w	r2, r3, #16
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	699b      	ldr	r3, [r3, #24]
 8004f78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	031b      	lsls	r3, r3, #12
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f92:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	693a      	ldr	r2, [r7, #16]
 8004fa2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	697a      	ldr	r2, [r7, #20]
 8004fa8:	621a      	str	r2, [r3, #32]
}
 8004faa:	bf00      	nop
 8004fac:	371c      	adds	r7, #28
 8004fae:	46bd      	mov	sp, r7
 8004fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb4:	4770      	bx	lr

08004fb6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004fb6:	b480      	push	{r7}
 8004fb8:	b085      	sub	sp, #20
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
 8004fbe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fcc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fce:	683a      	ldr	r2, [r7, #0]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f043 0307 	orr.w	r3, r3, #7
 8004fd8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	609a      	str	r2, [r3, #8]
}
 8004fe0:	bf00      	nop
 8004fe2:	3714      	adds	r7, #20
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b087      	sub	sp, #28
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
 8004ff8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005006:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	021a      	lsls	r2, r3, #8
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	431a      	orrs	r2, r3
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	4313      	orrs	r3, r2
 8005014:	697a      	ldr	r2, [r7, #20]
 8005016:	4313      	orrs	r3, r2
 8005018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	697a      	ldr	r2, [r7, #20]
 800501e:	609a      	str	r2, [r3, #8]
}
 8005020:	bf00      	nop
 8005022:	371c      	adds	r7, #28
 8005024:	46bd      	mov	sp, r7
 8005026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502a:	4770      	bx	lr

0800502c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800502c:	b480      	push	{r7}
 800502e:	b085      	sub	sp, #20
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
 8005034:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800503c:	2b01      	cmp	r3, #1
 800503e:	d101      	bne.n	8005044 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005040:	2302      	movs	r3, #2
 8005042:	e068      	b.n	8005116 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2202      	movs	r2, #2
 8005050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a2e      	ldr	r2, [pc, #184]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d004      	beq.n	8005078 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a2d      	ldr	r2, [pc, #180]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d108      	bne.n	800508a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800507e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	4313      	orrs	r3, r2
 8005088:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005090:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	4313      	orrs	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a1e      	ldr	r2, [pc, #120]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d01d      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050b6:	d018      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1b      	ldr	r2, [pc, #108]	; (800512c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d013      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a1a      	ldr	r2, [pc, #104]	; (8005130 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d00e      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a18      	ldr	r2, [pc, #96]	; (8005134 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d009      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a13      	ldr	r2, [pc, #76]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d004      	beq.n	80050ea <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a14      	ldr	r2, [pc, #80]	; (8005138 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d10c      	bne.n	8005104 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2201      	movs	r2, #1
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3714      	adds	r7, #20
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	40012c00 	.word	0x40012c00
 8005128:	40013400 	.word	0x40013400
 800512c:	40000400 	.word	0x40000400
 8005130:	40000800 	.word	0x40000800
 8005134:	40000c00 	.word	0x40000c00
 8005138:	40014000 	.word	0x40014000

0800513c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800516c:	bf00      	nop
 800516e:	370c      	adds	r7, #12
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e042      	b.n	8005210 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005190:	2b00      	cmp	r3, #0
 8005192:	d106      	bne.n	80051a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800519c:	6878      	ldr	r0, [r7, #4]
 800519e:	f7fc faed 	bl	800177c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2224      	movs	r2, #36	; 0x24
 80051a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0201 	bic.w	r2, r2, #1
 80051b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d002      	beq.n	80051c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 fbb4 	bl	8005930 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 f8b5 	bl	8005338 <UART_SetConfig>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e01b      	b.n	8005210 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80051e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689a      	ldr	r2, [r3, #8]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80051f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f042 0201 	orr.w	r2, r2, #1
 8005206:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 fc33 	bl	8005a74 <UART_CheckIdleState>
 800520e:	4603      	mov	r3, r0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b08a      	sub	sp, #40	; 0x28
 800521c:	af02      	add	r7, sp, #8
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	603b      	str	r3, [r7, #0]
 8005224:	4613      	mov	r3, r2
 8005226:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800522e:	2b20      	cmp	r3, #32
 8005230:	d17c      	bne.n	800532c <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <HAL_UART_Transmit+0x26>
 8005238:	88fb      	ldrh	r3, [r7, #6]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e075      	b.n	800532e <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2221      	movs	r2, #33	; 0x21
 800524e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005252:	f7fc fdb7 	bl	8001dc4 <HAL_GetTick>
 8005256:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	88fa      	ldrh	r2, [r7, #6]
 800525c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	88fa      	ldrh	r2, [r7, #6]
 8005264:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005270:	d108      	bne.n	8005284 <HAL_UART_Transmit+0x6c>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d104      	bne.n	8005284 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	61bb      	str	r3, [r7, #24]
 8005282:	e003      	b.n	800528c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005288:	2300      	movs	r3, #0
 800528a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800528c:	e031      	b.n	80052f2 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	9300      	str	r3, [sp, #0]
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	2200      	movs	r2, #0
 8005296:	2180      	movs	r1, #128	; 0x80
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f000 fc95 	bl	8005bc8 <UART_WaitOnFlagUntilTimeout>
 800529e:	4603      	mov	r3, r0
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2220      	movs	r2, #32
 80052a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e03e      	b.n	800532e <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10b      	bne.n	80052ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	881a      	ldrh	r2, [r3, #0]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80052c2:	b292      	uxth	r2, r2
 80052c4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	3302      	adds	r3, #2
 80052ca:	61bb      	str	r3, [r7, #24]
 80052cc:	e008      	b.n	80052e0 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80052ce:	69fb      	ldr	r3, [r7, #28]
 80052d0:	781a      	ldrb	r2, [r3, #0]
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	b292      	uxth	r2, r2
 80052d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	3301      	adds	r3, #1
 80052de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80052e6:	b29b      	uxth	r3, r3
 80052e8:	3b01      	subs	r3, #1
 80052ea:	b29a      	uxth	r2, r3
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1c7      	bne.n	800528e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	9300      	str	r3, [sp, #0]
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2200      	movs	r2, #0
 8005306:	2140      	movs	r1, #64	; 0x40
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f000 fc5d 	bl	8005bc8 <UART_WaitOnFlagUntilTimeout>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d005      	beq.n	8005320 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	2220      	movs	r2, #32
 8005318:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	e006      	b.n	800532e <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2220      	movs	r2, #32
 8005324:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8005328:	2300      	movs	r3, #0
 800532a:	e000      	b.n	800532e <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 800532c:	2302      	movs	r3, #2
  }
}
 800532e:	4618      	mov	r0, r3
 8005330:	3720      	adds	r7, #32
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
	...

08005338 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800533c:	b08c      	sub	sp, #48	; 0x30
 800533e:	af00      	add	r7, sp, #0
 8005340:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005342:	2300      	movs	r3, #0
 8005344:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	689a      	ldr	r2, [r3, #8]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	691b      	ldr	r3, [r3, #16]
 8005350:	431a      	orrs	r2, r3
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	695b      	ldr	r3, [r3, #20]
 8005356:	431a      	orrs	r2, r3
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	69db      	ldr	r3, [r3, #28]
 800535c:	4313      	orrs	r3, r2
 800535e:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681a      	ldr	r2, [r3, #0]
 8005366:	4baa      	ldr	r3, [pc, #680]	; (8005610 <UART_SetConfig+0x2d8>)
 8005368:	4013      	ands	r3, r2
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005370:	430b      	orrs	r3, r1
 8005372:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	685b      	ldr	r3, [r3, #4]
 800537a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	68da      	ldr	r2, [r3, #12]
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	430a      	orrs	r2, r1
 8005388:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a9f      	ldr	r2, [pc, #636]	; (8005614 <UART_SetConfig+0x2dc>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d004      	beq.n	80053a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80053a0:	4313      	orrs	r3, r2
 80053a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80053ae:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	6812      	ldr	r2, [r2, #0]
 80053b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053b8:	430b      	orrs	r3, r1
 80053ba:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c2:	f023 010f 	bic.w	r1, r3, #15
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a90      	ldr	r2, [pc, #576]	; (8005618 <UART_SetConfig+0x2e0>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d125      	bne.n	8005428 <UART_SetConfig+0xf0>
 80053dc:	4b8f      	ldr	r3, [pc, #572]	; (800561c <UART_SetConfig+0x2e4>)
 80053de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053e2:	f003 0303 	and.w	r3, r3, #3
 80053e6:	2b03      	cmp	r3, #3
 80053e8:	d81a      	bhi.n	8005420 <UART_SetConfig+0xe8>
 80053ea:	a201      	add	r2, pc, #4	; (adr r2, 80053f0 <UART_SetConfig+0xb8>)
 80053ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f0:	08005401 	.word	0x08005401
 80053f4:	08005411 	.word	0x08005411
 80053f8:	08005409 	.word	0x08005409
 80053fc:	08005419 	.word	0x08005419
 8005400:	2301      	movs	r3, #1
 8005402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005406:	e116      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005408:	2302      	movs	r3, #2
 800540a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800540e:	e112      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005410:	2304      	movs	r3, #4
 8005412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005416:	e10e      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005418:	2308      	movs	r3, #8
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800541e:	e10a      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005420:	2310      	movs	r3, #16
 8005422:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005426:	e106      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a7c      	ldr	r2, [pc, #496]	; (8005620 <UART_SetConfig+0x2e8>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d138      	bne.n	80054a4 <UART_SetConfig+0x16c>
 8005432:	4b7a      	ldr	r3, [pc, #488]	; (800561c <UART_SetConfig+0x2e4>)
 8005434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005438:	f003 030c 	and.w	r3, r3, #12
 800543c:	2b0c      	cmp	r3, #12
 800543e:	d82d      	bhi.n	800549c <UART_SetConfig+0x164>
 8005440:	a201      	add	r2, pc, #4	; (adr r2, 8005448 <UART_SetConfig+0x110>)
 8005442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005446:	bf00      	nop
 8005448:	0800547d 	.word	0x0800547d
 800544c:	0800549d 	.word	0x0800549d
 8005450:	0800549d 	.word	0x0800549d
 8005454:	0800549d 	.word	0x0800549d
 8005458:	0800548d 	.word	0x0800548d
 800545c:	0800549d 	.word	0x0800549d
 8005460:	0800549d 	.word	0x0800549d
 8005464:	0800549d 	.word	0x0800549d
 8005468:	08005485 	.word	0x08005485
 800546c:	0800549d 	.word	0x0800549d
 8005470:	0800549d 	.word	0x0800549d
 8005474:	0800549d 	.word	0x0800549d
 8005478:	08005495 	.word	0x08005495
 800547c:	2300      	movs	r3, #0
 800547e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005482:	e0d8      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005484:	2302      	movs	r3, #2
 8005486:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800548a:	e0d4      	b.n	8005636 <UART_SetConfig+0x2fe>
 800548c:	2304      	movs	r3, #4
 800548e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005492:	e0d0      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005494:	2308      	movs	r3, #8
 8005496:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800549a:	e0cc      	b.n	8005636 <UART_SetConfig+0x2fe>
 800549c:	2310      	movs	r3, #16
 800549e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054a2:	e0c8      	b.n	8005636 <UART_SetConfig+0x2fe>
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a5e      	ldr	r2, [pc, #376]	; (8005624 <UART_SetConfig+0x2ec>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d125      	bne.n	80054fa <UART_SetConfig+0x1c2>
 80054ae:	4b5b      	ldr	r3, [pc, #364]	; (800561c <UART_SetConfig+0x2e4>)
 80054b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80054b8:	2b30      	cmp	r3, #48	; 0x30
 80054ba:	d016      	beq.n	80054ea <UART_SetConfig+0x1b2>
 80054bc:	2b30      	cmp	r3, #48	; 0x30
 80054be:	d818      	bhi.n	80054f2 <UART_SetConfig+0x1ba>
 80054c0:	2b20      	cmp	r3, #32
 80054c2:	d00a      	beq.n	80054da <UART_SetConfig+0x1a2>
 80054c4:	2b20      	cmp	r3, #32
 80054c6:	d814      	bhi.n	80054f2 <UART_SetConfig+0x1ba>
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d002      	beq.n	80054d2 <UART_SetConfig+0x19a>
 80054cc:	2b10      	cmp	r3, #16
 80054ce:	d008      	beq.n	80054e2 <UART_SetConfig+0x1aa>
 80054d0:	e00f      	b.n	80054f2 <UART_SetConfig+0x1ba>
 80054d2:	2300      	movs	r3, #0
 80054d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054d8:	e0ad      	b.n	8005636 <UART_SetConfig+0x2fe>
 80054da:	2302      	movs	r3, #2
 80054dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054e0:	e0a9      	b.n	8005636 <UART_SetConfig+0x2fe>
 80054e2:	2304      	movs	r3, #4
 80054e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054e8:	e0a5      	b.n	8005636 <UART_SetConfig+0x2fe>
 80054ea:	2308      	movs	r3, #8
 80054ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054f0:	e0a1      	b.n	8005636 <UART_SetConfig+0x2fe>
 80054f2:	2310      	movs	r3, #16
 80054f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80054f8:	e09d      	b.n	8005636 <UART_SetConfig+0x2fe>
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a4a      	ldr	r2, [pc, #296]	; (8005628 <UART_SetConfig+0x2f0>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d125      	bne.n	8005550 <UART_SetConfig+0x218>
 8005504:	4b45      	ldr	r3, [pc, #276]	; (800561c <UART_SetConfig+0x2e4>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800550a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800550e:	2bc0      	cmp	r3, #192	; 0xc0
 8005510:	d016      	beq.n	8005540 <UART_SetConfig+0x208>
 8005512:	2bc0      	cmp	r3, #192	; 0xc0
 8005514:	d818      	bhi.n	8005548 <UART_SetConfig+0x210>
 8005516:	2b80      	cmp	r3, #128	; 0x80
 8005518:	d00a      	beq.n	8005530 <UART_SetConfig+0x1f8>
 800551a:	2b80      	cmp	r3, #128	; 0x80
 800551c:	d814      	bhi.n	8005548 <UART_SetConfig+0x210>
 800551e:	2b00      	cmp	r3, #0
 8005520:	d002      	beq.n	8005528 <UART_SetConfig+0x1f0>
 8005522:	2b40      	cmp	r3, #64	; 0x40
 8005524:	d008      	beq.n	8005538 <UART_SetConfig+0x200>
 8005526:	e00f      	b.n	8005548 <UART_SetConfig+0x210>
 8005528:	2300      	movs	r3, #0
 800552a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800552e:	e082      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005530:	2302      	movs	r3, #2
 8005532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005536:	e07e      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005538:	2304      	movs	r3, #4
 800553a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800553e:	e07a      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005540:	2308      	movs	r3, #8
 8005542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005546:	e076      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005548:	2310      	movs	r3, #16
 800554a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800554e:	e072      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a35      	ldr	r2, [pc, #212]	; (800562c <UART_SetConfig+0x2f4>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d12a      	bne.n	80055b0 <UART_SetConfig+0x278>
 800555a:	4b30      	ldr	r3, [pc, #192]	; (800561c <UART_SetConfig+0x2e4>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005560:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005564:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005568:	d01a      	beq.n	80055a0 <UART_SetConfig+0x268>
 800556a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800556e:	d81b      	bhi.n	80055a8 <UART_SetConfig+0x270>
 8005570:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005574:	d00c      	beq.n	8005590 <UART_SetConfig+0x258>
 8005576:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800557a:	d815      	bhi.n	80055a8 <UART_SetConfig+0x270>
 800557c:	2b00      	cmp	r3, #0
 800557e:	d003      	beq.n	8005588 <UART_SetConfig+0x250>
 8005580:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005584:	d008      	beq.n	8005598 <UART_SetConfig+0x260>
 8005586:	e00f      	b.n	80055a8 <UART_SetConfig+0x270>
 8005588:	2300      	movs	r3, #0
 800558a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800558e:	e052      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005590:	2302      	movs	r3, #2
 8005592:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005596:	e04e      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005598:	2304      	movs	r3, #4
 800559a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800559e:	e04a      	b.n	8005636 <UART_SetConfig+0x2fe>
 80055a0:	2308      	movs	r3, #8
 80055a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055a6:	e046      	b.n	8005636 <UART_SetConfig+0x2fe>
 80055a8:	2310      	movs	r3, #16
 80055aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055ae:	e042      	b.n	8005636 <UART_SetConfig+0x2fe>
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a17      	ldr	r2, [pc, #92]	; (8005614 <UART_SetConfig+0x2dc>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d13a      	bne.n	8005630 <UART_SetConfig+0x2f8>
 80055ba:	4b18      	ldr	r3, [pc, #96]	; (800561c <UART_SetConfig+0x2e4>)
 80055bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80055c4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055c8:	d01a      	beq.n	8005600 <UART_SetConfig+0x2c8>
 80055ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80055ce:	d81b      	bhi.n	8005608 <UART_SetConfig+0x2d0>
 80055d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055d4:	d00c      	beq.n	80055f0 <UART_SetConfig+0x2b8>
 80055d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80055da:	d815      	bhi.n	8005608 <UART_SetConfig+0x2d0>
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d003      	beq.n	80055e8 <UART_SetConfig+0x2b0>
 80055e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055e4:	d008      	beq.n	80055f8 <UART_SetConfig+0x2c0>
 80055e6:	e00f      	b.n	8005608 <UART_SetConfig+0x2d0>
 80055e8:	2300      	movs	r3, #0
 80055ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055ee:	e022      	b.n	8005636 <UART_SetConfig+0x2fe>
 80055f0:	2302      	movs	r3, #2
 80055f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055f6:	e01e      	b.n	8005636 <UART_SetConfig+0x2fe>
 80055f8:	2304      	movs	r3, #4
 80055fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80055fe:	e01a      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005600:	2308      	movs	r3, #8
 8005602:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005606:	e016      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005608:	2310      	movs	r3, #16
 800560a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800560e:	e012      	b.n	8005636 <UART_SetConfig+0x2fe>
 8005610:	cfff69f3 	.word	0xcfff69f3
 8005614:	40008000 	.word	0x40008000
 8005618:	40013800 	.word	0x40013800
 800561c:	40021000 	.word	0x40021000
 8005620:	40004400 	.word	0x40004400
 8005624:	40004800 	.word	0x40004800
 8005628:	40004c00 	.word	0x40004c00
 800562c:	40005000 	.word	0x40005000
 8005630:	2310      	movs	r3, #16
 8005632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4aae      	ldr	r2, [pc, #696]	; (80058f4 <UART_SetConfig+0x5bc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	f040 8097 	bne.w	8005770 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005642:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005646:	2b08      	cmp	r3, #8
 8005648:	d823      	bhi.n	8005692 <UART_SetConfig+0x35a>
 800564a:	a201      	add	r2, pc, #4	; (adr r2, 8005650 <UART_SetConfig+0x318>)
 800564c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005650:	08005675 	.word	0x08005675
 8005654:	08005693 	.word	0x08005693
 8005658:	0800567d 	.word	0x0800567d
 800565c:	08005693 	.word	0x08005693
 8005660:	08005683 	.word	0x08005683
 8005664:	08005693 	.word	0x08005693
 8005668:	08005693 	.word	0x08005693
 800566c:	08005693 	.word	0x08005693
 8005670:	0800568b 	.word	0x0800568b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005674:	f7fd fd2e 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 8005678:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800567a:	e010      	b.n	800569e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800567c:	4b9e      	ldr	r3, [pc, #632]	; (80058f8 <UART_SetConfig+0x5c0>)
 800567e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005680:	e00d      	b.n	800569e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005682:	f7fd fc8f 	bl	8002fa4 <HAL_RCC_GetSysClockFreq>
 8005686:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005688:	e009      	b.n	800569e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800568a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800568e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005690:	e005      	b.n	800569e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005696:	2301      	movs	r3, #1
 8005698:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800569c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800569e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 8130 	beq.w	8005906 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056aa:	4a94      	ldr	r2, [pc, #592]	; (80058fc <UART_SetConfig+0x5c4>)
 80056ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056b0:	461a      	mov	r2, r3
 80056b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80056b8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	685a      	ldr	r2, [r3, #4]
 80056be:	4613      	mov	r3, r2
 80056c0:	005b      	lsls	r3, r3, #1
 80056c2:	4413      	add	r3, r2
 80056c4:	69ba      	ldr	r2, [r7, #24]
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d305      	bcc.n	80056d6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d903      	bls.n	80056de <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80056dc:	e113      	b.n	8005906 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	2200      	movs	r2, #0
 80056e2:	60bb      	str	r3, [r7, #8]
 80056e4:	60fa      	str	r2, [r7, #12]
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ea:	4a84      	ldr	r2, [pc, #528]	; (80058fc <UART_SetConfig+0x5c4>)
 80056ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	2200      	movs	r2, #0
 80056f4:	603b      	str	r3, [r7, #0]
 80056f6:	607a      	str	r2, [r7, #4]
 80056f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005700:	f7fb faba 	bl	8000c78 <__aeabi_uldivmod>
 8005704:	4602      	mov	r2, r0
 8005706:	460b      	mov	r3, r1
 8005708:	4610      	mov	r0, r2
 800570a:	4619      	mov	r1, r3
 800570c:	f04f 0200 	mov.w	r2, #0
 8005710:	f04f 0300 	mov.w	r3, #0
 8005714:	020b      	lsls	r3, r1, #8
 8005716:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800571a:	0202      	lsls	r2, r0, #8
 800571c:	6979      	ldr	r1, [r7, #20]
 800571e:	6849      	ldr	r1, [r1, #4]
 8005720:	0849      	lsrs	r1, r1, #1
 8005722:	2000      	movs	r0, #0
 8005724:	460c      	mov	r4, r1
 8005726:	4605      	mov	r5, r0
 8005728:	eb12 0804 	adds.w	r8, r2, r4
 800572c:	eb43 0905 	adc.w	r9, r3, r5
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	469a      	mov	sl, r3
 8005738:	4693      	mov	fp, r2
 800573a:	4652      	mov	r2, sl
 800573c:	465b      	mov	r3, fp
 800573e:	4640      	mov	r0, r8
 8005740:	4649      	mov	r1, r9
 8005742:	f7fb fa99 	bl	8000c78 <__aeabi_uldivmod>
 8005746:	4602      	mov	r2, r0
 8005748:	460b      	mov	r3, r1
 800574a:	4613      	mov	r3, r2
 800574c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800574e:	6a3b      	ldr	r3, [r7, #32]
 8005750:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005754:	d308      	bcc.n	8005768 <UART_SetConfig+0x430>
 8005756:	6a3b      	ldr	r3, [r7, #32]
 8005758:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800575c:	d204      	bcs.n	8005768 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6a3a      	ldr	r2, [r7, #32]
 8005764:	60da      	str	r2, [r3, #12]
 8005766:	e0ce      	b.n	8005906 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800576e:	e0ca      	b.n	8005906 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	69db      	ldr	r3, [r3, #28]
 8005774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005778:	d166      	bne.n	8005848 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800577a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800577e:	2b08      	cmp	r3, #8
 8005780:	d827      	bhi.n	80057d2 <UART_SetConfig+0x49a>
 8005782:	a201      	add	r2, pc, #4	; (adr r2, 8005788 <UART_SetConfig+0x450>)
 8005784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005788:	080057ad 	.word	0x080057ad
 800578c:	080057b5 	.word	0x080057b5
 8005790:	080057bd 	.word	0x080057bd
 8005794:	080057d3 	.word	0x080057d3
 8005798:	080057c3 	.word	0x080057c3
 800579c:	080057d3 	.word	0x080057d3
 80057a0:	080057d3 	.word	0x080057d3
 80057a4:	080057d3 	.word	0x080057d3
 80057a8:	080057cb 	.word	0x080057cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80057ac:	f7fd fc92 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 80057b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057b2:	e014      	b.n	80057de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80057b4:	f7fd fca4 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 80057b8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057ba:	e010      	b.n	80057de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80057bc:	4b4e      	ldr	r3, [pc, #312]	; (80058f8 <UART_SetConfig+0x5c0>)
 80057be:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80057c0:	e00d      	b.n	80057de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057c2:	f7fd fbef 	bl	8002fa4 <HAL_RCC_GetSysClockFreq>
 80057c6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80057c8:	e009      	b.n	80057de <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057ce:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80057d0:	e005      	b.n	80057de <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80057d2:	2300      	movs	r3, #0
 80057d4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80057dc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	f000 8090 	beq.w	8005906 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ea:	4a44      	ldr	r2, [pc, #272]	; (80058fc <UART_SetConfig+0x5c4>)
 80057ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057f0:	461a      	mov	r2, r3
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80057f8:	005a      	lsls	r2, r3, #1
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	085b      	lsrs	r3, r3, #1
 8005800:	441a      	add	r2, r3
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	fbb2 f3f3 	udiv	r3, r2, r3
 800580a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800580c:	6a3b      	ldr	r3, [r7, #32]
 800580e:	2b0f      	cmp	r3, #15
 8005810:	d916      	bls.n	8005840 <UART_SetConfig+0x508>
 8005812:	6a3b      	ldr	r3, [r7, #32]
 8005814:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005818:	d212      	bcs.n	8005840 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800581a:	6a3b      	ldr	r3, [r7, #32]
 800581c:	b29b      	uxth	r3, r3
 800581e:	f023 030f 	bic.w	r3, r3, #15
 8005822:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005824:	6a3b      	ldr	r3, [r7, #32]
 8005826:	085b      	lsrs	r3, r3, #1
 8005828:	b29b      	uxth	r3, r3
 800582a:	f003 0307 	and.w	r3, r3, #7
 800582e:	b29a      	uxth	r2, r3
 8005830:	8bfb      	ldrh	r3, [r7, #30]
 8005832:	4313      	orrs	r3, r2
 8005834:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	8bfa      	ldrh	r2, [r7, #30]
 800583c:	60da      	str	r2, [r3, #12]
 800583e:	e062      	b.n	8005906 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005846:	e05e      	b.n	8005906 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005848:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800584c:	2b08      	cmp	r3, #8
 800584e:	d828      	bhi.n	80058a2 <UART_SetConfig+0x56a>
 8005850:	a201      	add	r2, pc, #4	; (adr r2, 8005858 <UART_SetConfig+0x520>)
 8005852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005856:	bf00      	nop
 8005858:	0800587d 	.word	0x0800587d
 800585c:	08005885 	.word	0x08005885
 8005860:	0800588d 	.word	0x0800588d
 8005864:	080058a3 	.word	0x080058a3
 8005868:	08005893 	.word	0x08005893
 800586c:	080058a3 	.word	0x080058a3
 8005870:	080058a3 	.word	0x080058a3
 8005874:	080058a3 	.word	0x080058a3
 8005878:	0800589b 	.word	0x0800589b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800587c:	f7fd fc2a 	bl	80030d4 <HAL_RCC_GetPCLK1Freq>
 8005880:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005882:	e014      	b.n	80058ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005884:	f7fd fc3c 	bl	8003100 <HAL_RCC_GetPCLK2Freq>
 8005888:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800588a:	e010      	b.n	80058ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800588c:	4b1a      	ldr	r3, [pc, #104]	; (80058f8 <UART_SetConfig+0x5c0>)
 800588e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005890:	e00d      	b.n	80058ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005892:	f7fd fb87 	bl	8002fa4 <HAL_RCC_GetSysClockFreq>
 8005896:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005898:	e009      	b.n	80058ae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800589a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800589e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80058a0:	e005      	b.n	80058ae <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80058a2:	2300      	movs	r3, #0
 80058a4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80058ac:	bf00      	nop
    }

    if (pclk != 0U)
 80058ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d028      	beq.n	8005906 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	4a10      	ldr	r2, [pc, #64]	; (80058fc <UART_SetConfig+0x5c4>)
 80058ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058be:	461a      	mov	r2, r3
 80058c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	085b      	lsrs	r3, r3, #1
 80058cc:	441a      	add	r2, r3
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058d6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058d8:	6a3b      	ldr	r3, [r7, #32]
 80058da:	2b0f      	cmp	r3, #15
 80058dc:	d910      	bls.n	8005900 <UART_SetConfig+0x5c8>
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058e4:	d20c      	bcs.n	8005900 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	b29a      	uxth	r2, r3
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	60da      	str	r2, [r3, #12]
 80058f0:	e009      	b.n	8005906 <UART_SetConfig+0x5ce>
 80058f2:	bf00      	nop
 80058f4:	40008000 	.word	0x40008000
 80058f8:	00f42400 	.word	0x00f42400
 80058fc:	08008a48 	.word	0x08008a48
      }
      else
      {
        ret = HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	2201      	movs	r2, #1
 800590a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2201      	movs	r2, #1
 8005912:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	2200      	movs	r2, #0
 800591a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	2200      	movs	r2, #0
 8005920:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005922:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005926:	4618      	mov	r0, r3
 8005928:	3730      	adds	r7, #48	; 0x30
 800592a:	46bd      	mov	sp, r7
 800592c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005930 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800593c:	f003 0308 	and.w	r3, r3, #8
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00a      	beq.n	800595a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	430a      	orrs	r2, r1
 8005958:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595e:	f003 0301 	and.w	r3, r3, #1
 8005962:	2b00      	cmp	r3, #0
 8005964:	d00a      	beq.n	800597c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	430a      	orrs	r2, r1
 800597a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005980:	f003 0302 	and.w	r3, r3, #2
 8005984:	2b00      	cmp	r3, #0
 8005986:	d00a      	beq.n	800599e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	430a      	orrs	r2, r1
 800599c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00a      	beq.n	80059c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	430a      	orrs	r2, r1
 80059be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c4:	f003 0310 	and.w	r3, r3, #16
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00a      	beq.n	80059e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	430a      	orrs	r2, r1
 80059e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059e6:	f003 0320 	and.w	r3, r3, #32
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00a      	beq.n	8005a04 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	430a      	orrs	r2, r1
 8005a02:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d01a      	beq.n	8005a46 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	430a      	orrs	r2, r1
 8005a24:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a2e:	d10a      	bne.n	8005a46 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685b      	ldr	r3, [r3, #4]
 8005a36:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d00a      	beq.n	8005a68 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	430a      	orrs	r2, r1
 8005a66:	605a      	str	r2, [r3, #4]
  }
}
 8005a68:	bf00      	nop
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a72:	4770      	bx	lr

08005a74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b098      	sub	sp, #96	; 0x60
 8005a78:	af02      	add	r7, sp, #8
 8005a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a84:	f7fc f99e 	bl	8001dc4 <HAL_GetTick>
 8005a88:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0308 	and.w	r3, r3, #8
 8005a94:	2b08      	cmp	r3, #8
 8005a96:	d12f      	bne.n	8005af8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a98:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005a9c:	9300      	str	r3, [sp, #0]
 8005a9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f88e 	bl	8005bc8 <UART_WaitOnFlagUntilTimeout>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d022      	beq.n	8005af8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aba:	e853 3f00 	ldrex	r3, [r3]
 8005abe:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ac2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ac6:	653b      	str	r3, [r7, #80]	; 0x50
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	461a      	mov	r2, r3
 8005ace:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ad0:	647b      	str	r3, [r7, #68]	; 0x44
 8005ad2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ad4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ad6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ad8:	e841 2300 	strex	r3, r2, [r1]
 8005adc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d1e6      	bne.n	8005ab2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2220      	movs	r2, #32
 8005ae8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e063      	b.n	8005bc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0304 	and.w	r3, r3, #4
 8005b02:	2b04      	cmp	r3, #4
 8005b04:	d149      	bne.n	8005b9a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b06:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b0a:	9300      	str	r3, [sp, #0]
 8005b0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 f857 	bl	8005bc8 <UART_WaitOnFlagUntilTimeout>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d03c      	beq.n	8005b9a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	e853 3f00 	ldrex	r3, [r3]
 8005b2c:	623b      	str	r3, [r7, #32]
   return(result);
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b3e:	633b      	str	r3, [r7, #48]	; 0x30
 8005b40:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b42:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b46:	e841 2300 	strex	r3, r2, [r1]
 8005b4a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1e6      	bne.n	8005b20 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	3308      	adds	r3, #8
 8005b58:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	e853 3f00 	ldrex	r3, [r3]
 8005b60:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	f023 0301 	bic.w	r3, r3, #1
 8005b68:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	3308      	adds	r3, #8
 8005b70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b72:	61fa      	str	r2, [r7, #28]
 8005b74:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b76:	69b9      	ldr	r1, [r7, #24]
 8005b78:	69fa      	ldr	r2, [r7, #28]
 8005b7a:	e841 2300 	strex	r3, r2, [r1]
 8005b7e:	617b      	str	r3, [r7, #20]
   return(result);
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1e5      	bne.n	8005b52 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e012      	b.n	8005bc0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2220      	movs	r2, #32
 8005b9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2220      	movs	r2, #32
 8005ba6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3758      	adds	r7, #88	; 0x58
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b084      	sub	sp, #16
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	603b      	str	r3, [r7, #0]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bd8:	e049      	b.n	8005c6e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005bda:	69bb      	ldr	r3, [r7, #24]
 8005bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005be0:	d045      	beq.n	8005c6e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005be2:	f7fc f8ef 	bl	8001dc4 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d302      	bcc.n	8005bf8 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005bf8:	2303      	movs	r3, #3
 8005bfa:	e048      	b.n	8005c8e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d031      	beq.n	8005c6e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	69db      	ldr	r3, [r3, #28]
 8005c10:	f003 0308 	and.w	r3, r3, #8
 8005c14:	2b08      	cmp	r3, #8
 8005c16:	d110      	bne.n	8005c3a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2208      	movs	r2, #8
 8005c1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c20:	68f8      	ldr	r0, [r7, #12]
 8005c22:	f000 f838 	bl	8005c96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2208      	movs	r2, #8
 8005c2a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2200      	movs	r2, #0
 8005c32:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005c36:	2301      	movs	r3, #1
 8005c38:	e029      	b.n	8005c8e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	69db      	ldr	r3, [r3, #28]
 8005c40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c48:	d111      	bne.n	8005c6e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c52:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f000 f81e 	bl	8005c96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2220      	movs	r2, #32
 8005c5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2200      	movs	r2, #0
 8005c66:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e00f      	b.n	8005c8e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	69da      	ldr	r2, [r3, #28]
 8005c74:	68bb      	ldr	r3, [r7, #8]
 8005c76:	4013      	ands	r3, r2
 8005c78:	68ba      	ldr	r2, [r7, #8]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	bf0c      	ite	eq
 8005c7e:	2301      	moveq	r3, #1
 8005c80:	2300      	movne	r3, #0
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	461a      	mov	r2, r3
 8005c86:	79fb      	ldrb	r3, [r7, #7]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d0a6      	beq.n	8005bda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b095      	sub	sp, #84	; 0x54
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ca6:	e853 3f00 	ldrex	r3, [r3]
 8005caa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	461a      	mov	r2, r3
 8005cba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cbc:	643b      	str	r3, [r7, #64]	; 0x40
 8005cbe:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005cc2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005cc4:	e841 2300 	strex	r3, r2, [r1]
 8005cc8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e6      	bne.n	8005c9e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	3308      	adds	r3, #8
 8005cd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	e853 3f00 	ldrex	r3, [r3]
 8005cde:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ce6:	f023 0301 	bic.w	r3, r3, #1
 8005cea:	64bb      	str	r3, [r7, #72]	; 0x48
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	3308      	adds	r3, #8
 8005cf2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005cf4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cf6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cf8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005cfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cfc:	e841 2300 	strex	r3, r2, [r1]
 8005d00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d1e3      	bne.n	8005cd0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d0c:	2b01      	cmp	r3, #1
 8005d0e:	d118      	bne.n	8005d42 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	e853 3f00 	ldrex	r3, [r3]
 8005d1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	f023 0310 	bic.w	r3, r3, #16
 8005d24:	647b      	str	r3, [r7, #68]	; 0x44
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d2e:	61bb      	str	r3, [r7, #24]
 8005d30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d32:	6979      	ldr	r1, [r7, #20]
 8005d34:	69ba      	ldr	r2, [r7, #24]
 8005d36:	e841 2300 	strex	r3, r2, [r1]
 8005d3a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1e6      	bne.n	8005d10 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2220      	movs	r2, #32
 8005d46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005d56:	bf00      	nop
 8005d58:	3754      	adds	r7, #84	; 0x54
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b085      	sub	sp, #20
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d101      	bne.n	8005d78 <HAL_UARTEx_DisableFifoMode+0x16>
 8005d74:	2302      	movs	r3, #2
 8005d76:	e027      	b.n	8005dc8 <HAL_UARTEx_DisableFifoMode+0x66>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2224      	movs	r2, #36	; 0x24
 8005d84:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f022 0201 	bic.w	r2, r2, #1
 8005d9e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005da6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2220      	movs	r2, #32
 8005dba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3714      	adds	r7, #20
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d101      	bne.n	8005dec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005de8:	2302      	movs	r3, #2
 8005dea:	e02d      	b.n	8005e48 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2224      	movs	r2, #36	; 0x24
 8005df8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f022 0201 	bic.w	r2, r2, #1
 8005e12:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	430a      	orrs	r2, r1
 8005e26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f84f 	bl	8005ecc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	68fa      	ldr	r2, [r7, #12]
 8005e34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2220      	movs	r2, #32
 8005e3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e46:	2300      	movs	r3, #0
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}

08005e50 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b084      	sub	sp, #16
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
 8005e58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d101      	bne.n	8005e68 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005e64:	2302      	movs	r3, #2
 8005e66:	e02d      	b.n	8005ec4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2224      	movs	r2, #36	; 0x24
 8005e74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0201 	bic.w	r2, r2, #1
 8005e8e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	683a      	ldr	r2, [r7, #0]
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	f000 f811 	bl	8005ecc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68fa      	ldr	r2, [r7, #12]
 8005eb0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	2220      	movs	r2, #32
 8005eb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d108      	bne.n	8005eee <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005eec:	e031      	b.n	8005f52 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005eee:	2308      	movs	r3, #8
 8005ef0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005ef2:	2308      	movs	r3, #8
 8005ef4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	0e5b      	lsrs	r3, r3, #25
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	f003 0307 	and.w	r3, r3, #7
 8005f04:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	0f5b      	lsrs	r3, r3, #29
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	f003 0307 	and.w	r3, r3, #7
 8005f14:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f16:	7bbb      	ldrb	r3, [r7, #14]
 8005f18:	7b3a      	ldrb	r2, [r7, #12]
 8005f1a:	4911      	ldr	r1, [pc, #68]	; (8005f60 <UARTEx_SetNbDataToProcess+0x94>)
 8005f1c:	5c8a      	ldrb	r2, [r1, r2]
 8005f1e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005f22:	7b3a      	ldrb	r2, [r7, #12]
 8005f24:	490f      	ldr	r1, [pc, #60]	; (8005f64 <UARTEx_SetNbDataToProcess+0x98>)
 8005f26:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005f28:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f2c:	b29a      	uxth	r2, r3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f34:	7bfb      	ldrb	r3, [r7, #15]
 8005f36:	7b7a      	ldrb	r2, [r7, #13]
 8005f38:	4909      	ldr	r1, [pc, #36]	; (8005f60 <UARTEx_SetNbDataToProcess+0x94>)
 8005f3a:	5c8a      	ldrb	r2, [r1, r2]
 8005f3c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005f40:	7b7a      	ldrb	r2, [r7, #13]
 8005f42:	4908      	ldr	r1, [pc, #32]	; (8005f64 <UARTEx_SetNbDataToProcess+0x98>)
 8005f44:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005f46:	fb93 f3f2 	sdiv	r3, r3, r2
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005f52:	bf00      	nop
 8005f54:	3714      	adds	r7, #20
 8005f56:	46bd      	mov	sp, r7
 8005f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5c:	4770      	bx	lr
 8005f5e:	bf00      	nop
 8005f60:	08008a60 	.word	0x08008a60
 8005f64:	08008a68 	.word	0x08008a68

08005f68 <__cvt>:
 8005f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f6c:	ec55 4b10 	vmov	r4, r5, d0
 8005f70:	2d00      	cmp	r5, #0
 8005f72:	460e      	mov	r6, r1
 8005f74:	4619      	mov	r1, r3
 8005f76:	462b      	mov	r3, r5
 8005f78:	bfbb      	ittet	lt
 8005f7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f7e:	461d      	movlt	r5, r3
 8005f80:	2300      	movge	r3, #0
 8005f82:	232d      	movlt	r3, #45	; 0x2d
 8005f84:	700b      	strb	r3, [r1, #0]
 8005f86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f8c:	4691      	mov	r9, r2
 8005f8e:	f023 0820 	bic.w	r8, r3, #32
 8005f92:	bfbc      	itt	lt
 8005f94:	4622      	movlt	r2, r4
 8005f96:	4614      	movlt	r4, r2
 8005f98:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f9c:	d005      	beq.n	8005faa <__cvt+0x42>
 8005f9e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005fa2:	d100      	bne.n	8005fa6 <__cvt+0x3e>
 8005fa4:	3601      	adds	r6, #1
 8005fa6:	2102      	movs	r1, #2
 8005fa8:	e000      	b.n	8005fac <__cvt+0x44>
 8005faa:	2103      	movs	r1, #3
 8005fac:	ab03      	add	r3, sp, #12
 8005fae:	9301      	str	r3, [sp, #4]
 8005fb0:	ab02      	add	r3, sp, #8
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	ec45 4b10 	vmov	d0, r4, r5
 8005fb8:	4653      	mov	r3, sl
 8005fba:	4632      	mov	r2, r6
 8005fbc:	f000 fe5c 	bl	8006c78 <_dtoa_r>
 8005fc0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005fc4:	4607      	mov	r7, r0
 8005fc6:	d102      	bne.n	8005fce <__cvt+0x66>
 8005fc8:	f019 0f01 	tst.w	r9, #1
 8005fcc:	d022      	beq.n	8006014 <__cvt+0xac>
 8005fce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fd2:	eb07 0906 	add.w	r9, r7, r6
 8005fd6:	d110      	bne.n	8005ffa <__cvt+0x92>
 8005fd8:	783b      	ldrb	r3, [r7, #0]
 8005fda:	2b30      	cmp	r3, #48	; 0x30
 8005fdc:	d10a      	bne.n	8005ff4 <__cvt+0x8c>
 8005fde:	2200      	movs	r2, #0
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	4629      	mov	r1, r5
 8005fe6:	f7fa fd87 	bl	8000af8 <__aeabi_dcmpeq>
 8005fea:	b918      	cbnz	r0, 8005ff4 <__cvt+0x8c>
 8005fec:	f1c6 0601 	rsb	r6, r6, #1
 8005ff0:	f8ca 6000 	str.w	r6, [sl]
 8005ff4:	f8da 3000 	ldr.w	r3, [sl]
 8005ff8:	4499      	add	r9, r3
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	4620      	mov	r0, r4
 8006000:	4629      	mov	r1, r5
 8006002:	f7fa fd79 	bl	8000af8 <__aeabi_dcmpeq>
 8006006:	b108      	cbz	r0, 800600c <__cvt+0xa4>
 8006008:	f8cd 900c 	str.w	r9, [sp, #12]
 800600c:	2230      	movs	r2, #48	; 0x30
 800600e:	9b03      	ldr	r3, [sp, #12]
 8006010:	454b      	cmp	r3, r9
 8006012:	d307      	bcc.n	8006024 <__cvt+0xbc>
 8006014:	9b03      	ldr	r3, [sp, #12]
 8006016:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006018:	1bdb      	subs	r3, r3, r7
 800601a:	4638      	mov	r0, r7
 800601c:	6013      	str	r3, [r2, #0]
 800601e:	b004      	add	sp, #16
 8006020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006024:	1c59      	adds	r1, r3, #1
 8006026:	9103      	str	r1, [sp, #12]
 8006028:	701a      	strb	r2, [r3, #0]
 800602a:	e7f0      	b.n	800600e <__cvt+0xa6>

0800602c <__exponent>:
 800602c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800602e:	4603      	mov	r3, r0
 8006030:	2900      	cmp	r1, #0
 8006032:	bfb8      	it	lt
 8006034:	4249      	neglt	r1, r1
 8006036:	f803 2b02 	strb.w	r2, [r3], #2
 800603a:	bfb4      	ite	lt
 800603c:	222d      	movlt	r2, #45	; 0x2d
 800603e:	222b      	movge	r2, #43	; 0x2b
 8006040:	2909      	cmp	r1, #9
 8006042:	7042      	strb	r2, [r0, #1]
 8006044:	dd2a      	ble.n	800609c <__exponent+0x70>
 8006046:	f10d 0207 	add.w	r2, sp, #7
 800604a:	4617      	mov	r7, r2
 800604c:	260a      	movs	r6, #10
 800604e:	4694      	mov	ip, r2
 8006050:	fb91 f5f6 	sdiv	r5, r1, r6
 8006054:	fb06 1415 	mls	r4, r6, r5, r1
 8006058:	3430      	adds	r4, #48	; 0x30
 800605a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800605e:	460c      	mov	r4, r1
 8006060:	2c63      	cmp	r4, #99	; 0x63
 8006062:	f102 32ff 	add.w	r2, r2, #4294967295
 8006066:	4629      	mov	r1, r5
 8006068:	dcf1      	bgt.n	800604e <__exponent+0x22>
 800606a:	3130      	adds	r1, #48	; 0x30
 800606c:	f1ac 0402 	sub.w	r4, ip, #2
 8006070:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006074:	1c41      	adds	r1, r0, #1
 8006076:	4622      	mov	r2, r4
 8006078:	42ba      	cmp	r2, r7
 800607a:	d30a      	bcc.n	8006092 <__exponent+0x66>
 800607c:	f10d 0209 	add.w	r2, sp, #9
 8006080:	eba2 020c 	sub.w	r2, r2, ip
 8006084:	42bc      	cmp	r4, r7
 8006086:	bf88      	it	hi
 8006088:	2200      	movhi	r2, #0
 800608a:	4413      	add	r3, r2
 800608c:	1a18      	subs	r0, r3, r0
 800608e:	b003      	add	sp, #12
 8006090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006092:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006096:	f801 5f01 	strb.w	r5, [r1, #1]!
 800609a:	e7ed      	b.n	8006078 <__exponent+0x4c>
 800609c:	2330      	movs	r3, #48	; 0x30
 800609e:	3130      	adds	r1, #48	; 0x30
 80060a0:	7083      	strb	r3, [r0, #2]
 80060a2:	70c1      	strb	r1, [r0, #3]
 80060a4:	1d03      	adds	r3, r0, #4
 80060a6:	e7f1      	b.n	800608c <__exponent+0x60>

080060a8 <_printf_float>:
 80060a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060ac:	ed2d 8b02 	vpush	{d8}
 80060b0:	b08d      	sub	sp, #52	; 0x34
 80060b2:	460c      	mov	r4, r1
 80060b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80060b8:	4616      	mov	r6, r2
 80060ba:	461f      	mov	r7, r3
 80060bc:	4605      	mov	r5, r0
 80060be:	f000 fcd9 	bl	8006a74 <_localeconv_r>
 80060c2:	f8d0 a000 	ldr.w	sl, [r0]
 80060c6:	4650      	mov	r0, sl
 80060c8:	f7fa f8ea 	bl	80002a0 <strlen>
 80060cc:	2300      	movs	r3, #0
 80060ce:	930a      	str	r3, [sp, #40]	; 0x28
 80060d0:	6823      	ldr	r3, [r4, #0]
 80060d2:	9305      	str	r3, [sp, #20]
 80060d4:	f8d8 3000 	ldr.w	r3, [r8]
 80060d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80060dc:	3307      	adds	r3, #7
 80060de:	f023 0307 	bic.w	r3, r3, #7
 80060e2:	f103 0208 	add.w	r2, r3, #8
 80060e6:	f8c8 2000 	str.w	r2, [r8]
 80060ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060f2:	9307      	str	r3, [sp, #28]
 80060f4:	f8cd 8018 	str.w	r8, [sp, #24]
 80060f8:	ee08 0a10 	vmov	s16, r0
 80060fc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006100:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006104:	4b9e      	ldr	r3, [pc, #632]	; (8006380 <_printf_float+0x2d8>)
 8006106:	f04f 32ff 	mov.w	r2, #4294967295
 800610a:	f7fa fd27 	bl	8000b5c <__aeabi_dcmpun>
 800610e:	bb88      	cbnz	r0, 8006174 <_printf_float+0xcc>
 8006110:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006114:	4b9a      	ldr	r3, [pc, #616]	; (8006380 <_printf_float+0x2d8>)
 8006116:	f04f 32ff 	mov.w	r2, #4294967295
 800611a:	f7fa fd01 	bl	8000b20 <__aeabi_dcmple>
 800611e:	bb48      	cbnz	r0, 8006174 <_printf_float+0xcc>
 8006120:	2200      	movs	r2, #0
 8006122:	2300      	movs	r3, #0
 8006124:	4640      	mov	r0, r8
 8006126:	4649      	mov	r1, r9
 8006128:	f7fa fcf0 	bl	8000b0c <__aeabi_dcmplt>
 800612c:	b110      	cbz	r0, 8006134 <_printf_float+0x8c>
 800612e:	232d      	movs	r3, #45	; 0x2d
 8006130:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006134:	4a93      	ldr	r2, [pc, #588]	; (8006384 <_printf_float+0x2dc>)
 8006136:	4b94      	ldr	r3, [pc, #592]	; (8006388 <_printf_float+0x2e0>)
 8006138:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800613c:	bf94      	ite	ls
 800613e:	4690      	movls	r8, r2
 8006140:	4698      	movhi	r8, r3
 8006142:	2303      	movs	r3, #3
 8006144:	6123      	str	r3, [r4, #16]
 8006146:	9b05      	ldr	r3, [sp, #20]
 8006148:	f023 0304 	bic.w	r3, r3, #4
 800614c:	6023      	str	r3, [r4, #0]
 800614e:	f04f 0900 	mov.w	r9, #0
 8006152:	9700      	str	r7, [sp, #0]
 8006154:	4633      	mov	r3, r6
 8006156:	aa0b      	add	r2, sp, #44	; 0x2c
 8006158:	4621      	mov	r1, r4
 800615a:	4628      	mov	r0, r5
 800615c:	f000 f9da 	bl	8006514 <_printf_common>
 8006160:	3001      	adds	r0, #1
 8006162:	f040 8090 	bne.w	8006286 <_printf_float+0x1de>
 8006166:	f04f 30ff 	mov.w	r0, #4294967295
 800616a:	b00d      	add	sp, #52	; 0x34
 800616c:	ecbd 8b02 	vpop	{d8}
 8006170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006174:	4642      	mov	r2, r8
 8006176:	464b      	mov	r3, r9
 8006178:	4640      	mov	r0, r8
 800617a:	4649      	mov	r1, r9
 800617c:	f7fa fcee 	bl	8000b5c <__aeabi_dcmpun>
 8006180:	b140      	cbz	r0, 8006194 <_printf_float+0xec>
 8006182:	464b      	mov	r3, r9
 8006184:	2b00      	cmp	r3, #0
 8006186:	bfbc      	itt	lt
 8006188:	232d      	movlt	r3, #45	; 0x2d
 800618a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800618e:	4a7f      	ldr	r2, [pc, #508]	; (800638c <_printf_float+0x2e4>)
 8006190:	4b7f      	ldr	r3, [pc, #508]	; (8006390 <_printf_float+0x2e8>)
 8006192:	e7d1      	b.n	8006138 <_printf_float+0x90>
 8006194:	6863      	ldr	r3, [r4, #4]
 8006196:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800619a:	9206      	str	r2, [sp, #24]
 800619c:	1c5a      	adds	r2, r3, #1
 800619e:	d13f      	bne.n	8006220 <_printf_float+0x178>
 80061a0:	2306      	movs	r3, #6
 80061a2:	6063      	str	r3, [r4, #4]
 80061a4:	9b05      	ldr	r3, [sp, #20]
 80061a6:	6861      	ldr	r1, [r4, #4]
 80061a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80061ac:	2300      	movs	r3, #0
 80061ae:	9303      	str	r3, [sp, #12]
 80061b0:	ab0a      	add	r3, sp, #40	; 0x28
 80061b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80061b6:	ab09      	add	r3, sp, #36	; 0x24
 80061b8:	ec49 8b10 	vmov	d0, r8, r9
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	6022      	str	r2, [r4, #0]
 80061c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061c4:	4628      	mov	r0, r5
 80061c6:	f7ff fecf 	bl	8005f68 <__cvt>
 80061ca:	9b06      	ldr	r3, [sp, #24]
 80061cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061ce:	2b47      	cmp	r3, #71	; 0x47
 80061d0:	4680      	mov	r8, r0
 80061d2:	d108      	bne.n	80061e6 <_printf_float+0x13e>
 80061d4:	1cc8      	adds	r0, r1, #3
 80061d6:	db02      	blt.n	80061de <_printf_float+0x136>
 80061d8:	6863      	ldr	r3, [r4, #4]
 80061da:	4299      	cmp	r1, r3
 80061dc:	dd41      	ble.n	8006262 <_printf_float+0x1ba>
 80061de:	f1ab 0302 	sub.w	r3, fp, #2
 80061e2:	fa5f fb83 	uxtb.w	fp, r3
 80061e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061ea:	d820      	bhi.n	800622e <_printf_float+0x186>
 80061ec:	3901      	subs	r1, #1
 80061ee:	465a      	mov	r2, fp
 80061f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061f4:	9109      	str	r1, [sp, #36]	; 0x24
 80061f6:	f7ff ff19 	bl	800602c <__exponent>
 80061fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061fc:	1813      	adds	r3, r2, r0
 80061fe:	2a01      	cmp	r2, #1
 8006200:	4681      	mov	r9, r0
 8006202:	6123      	str	r3, [r4, #16]
 8006204:	dc02      	bgt.n	800620c <_printf_float+0x164>
 8006206:	6822      	ldr	r2, [r4, #0]
 8006208:	07d2      	lsls	r2, r2, #31
 800620a:	d501      	bpl.n	8006210 <_printf_float+0x168>
 800620c:	3301      	adds	r3, #1
 800620e:	6123      	str	r3, [r4, #16]
 8006210:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006214:	2b00      	cmp	r3, #0
 8006216:	d09c      	beq.n	8006152 <_printf_float+0xaa>
 8006218:	232d      	movs	r3, #45	; 0x2d
 800621a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800621e:	e798      	b.n	8006152 <_printf_float+0xaa>
 8006220:	9a06      	ldr	r2, [sp, #24]
 8006222:	2a47      	cmp	r2, #71	; 0x47
 8006224:	d1be      	bne.n	80061a4 <_printf_float+0xfc>
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1bc      	bne.n	80061a4 <_printf_float+0xfc>
 800622a:	2301      	movs	r3, #1
 800622c:	e7b9      	b.n	80061a2 <_printf_float+0xfa>
 800622e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006232:	d118      	bne.n	8006266 <_printf_float+0x1be>
 8006234:	2900      	cmp	r1, #0
 8006236:	6863      	ldr	r3, [r4, #4]
 8006238:	dd0b      	ble.n	8006252 <_printf_float+0x1aa>
 800623a:	6121      	str	r1, [r4, #16]
 800623c:	b913      	cbnz	r3, 8006244 <_printf_float+0x19c>
 800623e:	6822      	ldr	r2, [r4, #0]
 8006240:	07d0      	lsls	r0, r2, #31
 8006242:	d502      	bpl.n	800624a <_printf_float+0x1a2>
 8006244:	3301      	adds	r3, #1
 8006246:	440b      	add	r3, r1
 8006248:	6123      	str	r3, [r4, #16]
 800624a:	65a1      	str	r1, [r4, #88]	; 0x58
 800624c:	f04f 0900 	mov.w	r9, #0
 8006250:	e7de      	b.n	8006210 <_printf_float+0x168>
 8006252:	b913      	cbnz	r3, 800625a <_printf_float+0x1b2>
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	07d2      	lsls	r2, r2, #31
 8006258:	d501      	bpl.n	800625e <_printf_float+0x1b6>
 800625a:	3302      	adds	r3, #2
 800625c:	e7f4      	b.n	8006248 <_printf_float+0x1a0>
 800625e:	2301      	movs	r3, #1
 8006260:	e7f2      	b.n	8006248 <_printf_float+0x1a0>
 8006262:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006268:	4299      	cmp	r1, r3
 800626a:	db05      	blt.n	8006278 <_printf_float+0x1d0>
 800626c:	6823      	ldr	r3, [r4, #0]
 800626e:	6121      	str	r1, [r4, #16]
 8006270:	07d8      	lsls	r0, r3, #31
 8006272:	d5ea      	bpl.n	800624a <_printf_float+0x1a2>
 8006274:	1c4b      	adds	r3, r1, #1
 8006276:	e7e7      	b.n	8006248 <_printf_float+0x1a0>
 8006278:	2900      	cmp	r1, #0
 800627a:	bfd4      	ite	le
 800627c:	f1c1 0202 	rsble	r2, r1, #2
 8006280:	2201      	movgt	r2, #1
 8006282:	4413      	add	r3, r2
 8006284:	e7e0      	b.n	8006248 <_printf_float+0x1a0>
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	055a      	lsls	r2, r3, #21
 800628a:	d407      	bmi.n	800629c <_printf_float+0x1f4>
 800628c:	6923      	ldr	r3, [r4, #16]
 800628e:	4642      	mov	r2, r8
 8006290:	4631      	mov	r1, r6
 8006292:	4628      	mov	r0, r5
 8006294:	47b8      	blx	r7
 8006296:	3001      	adds	r0, #1
 8006298:	d12c      	bne.n	80062f4 <_printf_float+0x24c>
 800629a:	e764      	b.n	8006166 <_printf_float+0xbe>
 800629c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80062a0:	f240 80e0 	bls.w	8006464 <_printf_float+0x3bc>
 80062a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062a8:	2200      	movs	r2, #0
 80062aa:	2300      	movs	r3, #0
 80062ac:	f7fa fc24 	bl	8000af8 <__aeabi_dcmpeq>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	d034      	beq.n	800631e <_printf_float+0x276>
 80062b4:	4a37      	ldr	r2, [pc, #220]	; (8006394 <_printf_float+0x2ec>)
 80062b6:	2301      	movs	r3, #1
 80062b8:	4631      	mov	r1, r6
 80062ba:	4628      	mov	r0, r5
 80062bc:	47b8      	blx	r7
 80062be:	3001      	adds	r0, #1
 80062c0:	f43f af51 	beq.w	8006166 <_printf_float+0xbe>
 80062c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062c8:	429a      	cmp	r2, r3
 80062ca:	db02      	blt.n	80062d2 <_printf_float+0x22a>
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	07d8      	lsls	r0, r3, #31
 80062d0:	d510      	bpl.n	80062f4 <_printf_float+0x24c>
 80062d2:	ee18 3a10 	vmov	r3, s16
 80062d6:	4652      	mov	r2, sl
 80062d8:	4631      	mov	r1, r6
 80062da:	4628      	mov	r0, r5
 80062dc:	47b8      	blx	r7
 80062de:	3001      	adds	r0, #1
 80062e0:	f43f af41 	beq.w	8006166 <_printf_float+0xbe>
 80062e4:	f04f 0800 	mov.w	r8, #0
 80062e8:	f104 091a 	add.w	r9, r4, #26
 80062ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ee:	3b01      	subs	r3, #1
 80062f0:	4543      	cmp	r3, r8
 80062f2:	dc09      	bgt.n	8006308 <_printf_float+0x260>
 80062f4:	6823      	ldr	r3, [r4, #0]
 80062f6:	079b      	lsls	r3, r3, #30
 80062f8:	f100 8107 	bmi.w	800650a <_printf_float+0x462>
 80062fc:	68e0      	ldr	r0, [r4, #12]
 80062fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006300:	4298      	cmp	r0, r3
 8006302:	bfb8      	it	lt
 8006304:	4618      	movlt	r0, r3
 8006306:	e730      	b.n	800616a <_printf_float+0xc2>
 8006308:	2301      	movs	r3, #1
 800630a:	464a      	mov	r2, r9
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	f43f af27 	beq.w	8006166 <_printf_float+0xbe>
 8006318:	f108 0801 	add.w	r8, r8, #1
 800631c:	e7e6      	b.n	80062ec <_printf_float+0x244>
 800631e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006320:	2b00      	cmp	r3, #0
 8006322:	dc39      	bgt.n	8006398 <_printf_float+0x2f0>
 8006324:	4a1b      	ldr	r2, [pc, #108]	; (8006394 <_printf_float+0x2ec>)
 8006326:	2301      	movs	r3, #1
 8006328:	4631      	mov	r1, r6
 800632a:	4628      	mov	r0, r5
 800632c:	47b8      	blx	r7
 800632e:	3001      	adds	r0, #1
 8006330:	f43f af19 	beq.w	8006166 <_printf_float+0xbe>
 8006334:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006338:	4313      	orrs	r3, r2
 800633a:	d102      	bne.n	8006342 <_printf_float+0x29a>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	07d9      	lsls	r1, r3, #31
 8006340:	d5d8      	bpl.n	80062f4 <_printf_float+0x24c>
 8006342:	ee18 3a10 	vmov	r3, s16
 8006346:	4652      	mov	r2, sl
 8006348:	4631      	mov	r1, r6
 800634a:	4628      	mov	r0, r5
 800634c:	47b8      	blx	r7
 800634e:	3001      	adds	r0, #1
 8006350:	f43f af09 	beq.w	8006166 <_printf_float+0xbe>
 8006354:	f04f 0900 	mov.w	r9, #0
 8006358:	f104 0a1a 	add.w	sl, r4, #26
 800635c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800635e:	425b      	negs	r3, r3
 8006360:	454b      	cmp	r3, r9
 8006362:	dc01      	bgt.n	8006368 <_printf_float+0x2c0>
 8006364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006366:	e792      	b.n	800628e <_printf_float+0x1e6>
 8006368:	2301      	movs	r3, #1
 800636a:	4652      	mov	r2, sl
 800636c:	4631      	mov	r1, r6
 800636e:	4628      	mov	r0, r5
 8006370:	47b8      	blx	r7
 8006372:	3001      	adds	r0, #1
 8006374:	f43f aef7 	beq.w	8006166 <_printf_float+0xbe>
 8006378:	f109 0901 	add.w	r9, r9, #1
 800637c:	e7ee      	b.n	800635c <_printf_float+0x2b4>
 800637e:	bf00      	nop
 8006380:	7fefffff 	.word	0x7fefffff
 8006384:	08008a70 	.word	0x08008a70
 8006388:	08008a74 	.word	0x08008a74
 800638c:	08008a78 	.word	0x08008a78
 8006390:	08008a7c 	.word	0x08008a7c
 8006394:	08008a80 	.word	0x08008a80
 8006398:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800639a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800639c:	429a      	cmp	r2, r3
 800639e:	bfa8      	it	ge
 80063a0:	461a      	movge	r2, r3
 80063a2:	2a00      	cmp	r2, #0
 80063a4:	4691      	mov	r9, r2
 80063a6:	dc37      	bgt.n	8006418 <_printf_float+0x370>
 80063a8:	f04f 0b00 	mov.w	fp, #0
 80063ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063b0:	f104 021a 	add.w	r2, r4, #26
 80063b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063b6:	9305      	str	r3, [sp, #20]
 80063b8:	eba3 0309 	sub.w	r3, r3, r9
 80063bc:	455b      	cmp	r3, fp
 80063be:	dc33      	bgt.n	8006428 <_printf_float+0x380>
 80063c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063c4:	429a      	cmp	r2, r3
 80063c6:	db3b      	blt.n	8006440 <_printf_float+0x398>
 80063c8:	6823      	ldr	r3, [r4, #0]
 80063ca:	07da      	lsls	r2, r3, #31
 80063cc:	d438      	bmi.n	8006440 <_printf_float+0x398>
 80063ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80063d2:	eba2 0903 	sub.w	r9, r2, r3
 80063d6:	9b05      	ldr	r3, [sp, #20]
 80063d8:	1ad2      	subs	r2, r2, r3
 80063da:	4591      	cmp	r9, r2
 80063dc:	bfa8      	it	ge
 80063de:	4691      	movge	r9, r2
 80063e0:	f1b9 0f00 	cmp.w	r9, #0
 80063e4:	dc35      	bgt.n	8006452 <_printf_float+0x3aa>
 80063e6:	f04f 0800 	mov.w	r8, #0
 80063ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063ee:	f104 0a1a 	add.w	sl, r4, #26
 80063f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063f6:	1a9b      	subs	r3, r3, r2
 80063f8:	eba3 0309 	sub.w	r3, r3, r9
 80063fc:	4543      	cmp	r3, r8
 80063fe:	f77f af79 	ble.w	80062f4 <_printf_float+0x24c>
 8006402:	2301      	movs	r3, #1
 8006404:	4652      	mov	r2, sl
 8006406:	4631      	mov	r1, r6
 8006408:	4628      	mov	r0, r5
 800640a:	47b8      	blx	r7
 800640c:	3001      	adds	r0, #1
 800640e:	f43f aeaa 	beq.w	8006166 <_printf_float+0xbe>
 8006412:	f108 0801 	add.w	r8, r8, #1
 8006416:	e7ec      	b.n	80063f2 <_printf_float+0x34a>
 8006418:	4613      	mov	r3, r2
 800641a:	4631      	mov	r1, r6
 800641c:	4642      	mov	r2, r8
 800641e:	4628      	mov	r0, r5
 8006420:	47b8      	blx	r7
 8006422:	3001      	adds	r0, #1
 8006424:	d1c0      	bne.n	80063a8 <_printf_float+0x300>
 8006426:	e69e      	b.n	8006166 <_printf_float+0xbe>
 8006428:	2301      	movs	r3, #1
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	9205      	str	r2, [sp, #20]
 8006430:	47b8      	blx	r7
 8006432:	3001      	adds	r0, #1
 8006434:	f43f ae97 	beq.w	8006166 <_printf_float+0xbe>
 8006438:	9a05      	ldr	r2, [sp, #20]
 800643a:	f10b 0b01 	add.w	fp, fp, #1
 800643e:	e7b9      	b.n	80063b4 <_printf_float+0x30c>
 8006440:	ee18 3a10 	vmov	r3, s16
 8006444:	4652      	mov	r2, sl
 8006446:	4631      	mov	r1, r6
 8006448:	4628      	mov	r0, r5
 800644a:	47b8      	blx	r7
 800644c:	3001      	adds	r0, #1
 800644e:	d1be      	bne.n	80063ce <_printf_float+0x326>
 8006450:	e689      	b.n	8006166 <_printf_float+0xbe>
 8006452:	9a05      	ldr	r2, [sp, #20]
 8006454:	464b      	mov	r3, r9
 8006456:	4442      	add	r2, r8
 8006458:	4631      	mov	r1, r6
 800645a:	4628      	mov	r0, r5
 800645c:	47b8      	blx	r7
 800645e:	3001      	adds	r0, #1
 8006460:	d1c1      	bne.n	80063e6 <_printf_float+0x33e>
 8006462:	e680      	b.n	8006166 <_printf_float+0xbe>
 8006464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006466:	2a01      	cmp	r2, #1
 8006468:	dc01      	bgt.n	800646e <_printf_float+0x3c6>
 800646a:	07db      	lsls	r3, r3, #31
 800646c:	d53a      	bpl.n	80064e4 <_printf_float+0x43c>
 800646e:	2301      	movs	r3, #1
 8006470:	4642      	mov	r2, r8
 8006472:	4631      	mov	r1, r6
 8006474:	4628      	mov	r0, r5
 8006476:	47b8      	blx	r7
 8006478:	3001      	adds	r0, #1
 800647a:	f43f ae74 	beq.w	8006166 <_printf_float+0xbe>
 800647e:	ee18 3a10 	vmov	r3, s16
 8006482:	4652      	mov	r2, sl
 8006484:	4631      	mov	r1, r6
 8006486:	4628      	mov	r0, r5
 8006488:	47b8      	blx	r7
 800648a:	3001      	adds	r0, #1
 800648c:	f43f ae6b 	beq.w	8006166 <_printf_float+0xbe>
 8006490:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006494:	2200      	movs	r2, #0
 8006496:	2300      	movs	r3, #0
 8006498:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800649c:	f7fa fb2c 	bl	8000af8 <__aeabi_dcmpeq>
 80064a0:	b9d8      	cbnz	r0, 80064da <_printf_float+0x432>
 80064a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80064a6:	f108 0201 	add.w	r2, r8, #1
 80064aa:	4631      	mov	r1, r6
 80064ac:	4628      	mov	r0, r5
 80064ae:	47b8      	blx	r7
 80064b0:	3001      	adds	r0, #1
 80064b2:	d10e      	bne.n	80064d2 <_printf_float+0x42a>
 80064b4:	e657      	b.n	8006166 <_printf_float+0xbe>
 80064b6:	2301      	movs	r3, #1
 80064b8:	4652      	mov	r2, sl
 80064ba:	4631      	mov	r1, r6
 80064bc:	4628      	mov	r0, r5
 80064be:	47b8      	blx	r7
 80064c0:	3001      	adds	r0, #1
 80064c2:	f43f ae50 	beq.w	8006166 <_printf_float+0xbe>
 80064c6:	f108 0801 	add.w	r8, r8, #1
 80064ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064cc:	3b01      	subs	r3, #1
 80064ce:	4543      	cmp	r3, r8
 80064d0:	dcf1      	bgt.n	80064b6 <_printf_float+0x40e>
 80064d2:	464b      	mov	r3, r9
 80064d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80064d8:	e6da      	b.n	8006290 <_printf_float+0x1e8>
 80064da:	f04f 0800 	mov.w	r8, #0
 80064de:	f104 0a1a 	add.w	sl, r4, #26
 80064e2:	e7f2      	b.n	80064ca <_printf_float+0x422>
 80064e4:	2301      	movs	r3, #1
 80064e6:	4642      	mov	r2, r8
 80064e8:	e7df      	b.n	80064aa <_printf_float+0x402>
 80064ea:	2301      	movs	r3, #1
 80064ec:	464a      	mov	r2, r9
 80064ee:	4631      	mov	r1, r6
 80064f0:	4628      	mov	r0, r5
 80064f2:	47b8      	blx	r7
 80064f4:	3001      	adds	r0, #1
 80064f6:	f43f ae36 	beq.w	8006166 <_printf_float+0xbe>
 80064fa:	f108 0801 	add.w	r8, r8, #1
 80064fe:	68e3      	ldr	r3, [r4, #12]
 8006500:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006502:	1a5b      	subs	r3, r3, r1
 8006504:	4543      	cmp	r3, r8
 8006506:	dcf0      	bgt.n	80064ea <_printf_float+0x442>
 8006508:	e6f8      	b.n	80062fc <_printf_float+0x254>
 800650a:	f04f 0800 	mov.w	r8, #0
 800650e:	f104 0919 	add.w	r9, r4, #25
 8006512:	e7f4      	b.n	80064fe <_printf_float+0x456>

08006514 <_printf_common>:
 8006514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006518:	4616      	mov	r6, r2
 800651a:	4699      	mov	r9, r3
 800651c:	688a      	ldr	r2, [r1, #8]
 800651e:	690b      	ldr	r3, [r1, #16]
 8006520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006524:	4293      	cmp	r3, r2
 8006526:	bfb8      	it	lt
 8006528:	4613      	movlt	r3, r2
 800652a:	6033      	str	r3, [r6, #0]
 800652c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006530:	4607      	mov	r7, r0
 8006532:	460c      	mov	r4, r1
 8006534:	b10a      	cbz	r2, 800653a <_printf_common+0x26>
 8006536:	3301      	adds	r3, #1
 8006538:	6033      	str	r3, [r6, #0]
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	0699      	lsls	r1, r3, #26
 800653e:	bf42      	ittt	mi
 8006540:	6833      	ldrmi	r3, [r6, #0]
 8006542:	3302      	addmi	r3, #2
 8006544:	6033      	strmi	r3, [r6, #0]
 8006546:	6825      	ldr	r5, [r4, #0]
 8006548:	f015 0506 	ands.w	r5, r5, #6
 800654c:	d106      	bne.n	800655c <_printf_common+0x48>
 800654e:	f104 0a19 	add.w	sl, r4, #25
 8006552:	68e3      	ldr	r3, [r4, #12]
 8006554:	6832      	ldr	r2, [r6, #0]
 8006556:	1a9b      	subs	r3, r3, r2
 8006558:	42ab      	cmp	r3, r5
 800655a:	dc26      	bgt.n	80065aa <_printf_common+0x96>
 800655c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006560:	1e13      	subs	r3, r2, #0
 8006562:	6822      	ldr	r2, [r4, #0]
 8006564:	bf18      	it	ne
 8006566:	2301      	movne	r3, #1
 8006568:	0692      	lsls	r2, r2, #26
 800656a:	d42b      	bmi.n	80065c4 <_printf_common+0xb0>
 800656c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006570:	4649      	mov	r1, r9
 8006572:	4638      	mov	r0, r7
 8006574:	47c0      	blx	r8
 8006576:	3001      	adds	r0, #1
 8006578:	d01e      	beq.n	80065b8 <_printf_common+0xa4>
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	6922      	ldr	r2, [r4, #16]
 800657e:	f003 0306 	and.w	r3, r3, #6
 8006582:	2b04      	cmp	r3, #4
 8006584:	bf02      	ittt	eq
 8006586:	68e5      	ldreq	r5, [r4, #12]
 8006588:	6833      	ldreq	r3, [r6, #0]
 800658a:	1aed      	subeq	r5, r5, r3
 800658c:	68a3      	ldr	r3, [r4, #8]
 800658e:	bf0c      	ite	eq
 8006590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006594:	2500      	movne	r5, #0
 8006596:	4293      	cmp	r3, r2
 8006598:	bfc4      	itt	gt
 800659a:	1a9b      	subgt	r3, r3, r2
 800659c:	18ed      	addgt	r5, r5, r3
 800659e:	2600      	movs	r6, #0
 80065a0:	341a      	adds	r4, #26
 80065a2:	42b5      	cmp	r5, r6
 80065a4:	d11a      	bne.n	80065dc <_printf_common+0xc8>
 80065a6:	2000      	movs	r0, #0
 80065a8:	e008      	b.n	80065bc <_printf_common+0xa8>
 80065aa:	2301      	movs	r3, #1
 80065ac:	4652      	mov	r2, sl
 80065ae:	4649      	mov	r1, r9
 80065b0:	4638      	mov	r0, r7
 80065b2:	47c0      	blx	r8
 80065b4:	3001      	adds	r0, #1
 80065b6:	d103      	bne.n	80065c0 <_printf_common+0xac>
 80065b8:	f04f 30ff 	mov.w	r0, #4294967295
 80065bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c0:	3501      	adds	r5, #1
 80065c2:	e7c6      	b.n	8006552 <_printf_common+0x3e>
 80065c4:	18e1      	adds	r1, r4, r3
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	2030      	movs	r0, #48	; 0x30
 80065ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065ce:	4422      	add	r2, r4
 80065d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065d8:	3302      	adds	r3, #2
 80065da:	e7c7      	b.n	800656c <_printf_common+0x58>
 80065dc:	2301      	movs	r3, #1
 80065de:	4622      	mov	r2, r4
 80065e0:	4649      	mov	r1, r9
 80065e2:	4638      	mov	r0, r7
 80065e4:	47c0      	blx	r8
 80065e6:	3001      	adds	r0, #1
 80065e8:	d0e6      	beq.n	80065b8 <_printf_common+0xa4>
 80065ea:	3601      	adds	r6, #1
 80065ec:	e7d9      	b.n	80065a2 <_printf_common+0x8e>
	...

080065f0 <_printf_i>:
 80065f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065f4:	7e0f      	ldrb	r7, [r1, #24]
 80065f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065f8:	2f78      	cmp	r7, #120	; 0x78
 80065fa:	4691      	mov	r9, r2
 80065fc:	4680      	mov	r8, r0
 80065fe:	460c      	mov	r4, r1
 8006600:	469a      	mov	sl, r3
 8006602:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006606:	d807      	bhi.n	8006618 <_printf_i+0x28>
 8006608:	2f62      	cmp	r7, #98	; 0x62
 800660a:	d80a      	bhi.n	8006622 <_printf_i+0x32>
 800660c:	2f00      	cmp	r7, #0
 800660e:	f000 80d4 	beq.w	80067ba <_printf_i+0x1ca>
 8006612:	2f58      	cmp	r7, #88	; 0x58
 8006614:	f000 80c0 	beq.w	8006798 <_printf_i+0x1a8>
 8006618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800661c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006620:	e03a      	b.n	8006698 <_printf_i+0xa8>
 8006622:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006626:	2b15      	cmp	r3, #21
 8006628:	d8f6      	bhi.n	8006618 <_printf_i+0x28>
 800662a:	a101      	add	r1, pc, #4	; (adr r1, 8006630 <_printf_i+0x40>)
 800662c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006630:	08006689 	.word	0x08006689
 8006634:	0800669d 	.word	0x0800669d
 8006638:	08006619 	.word	0x08006619
 800663c:	08006619 	.word	0x08006619
 8006640:	08006619 	.word	0x08006619
 8006644:	08006619 	.word	0x08006619
 8006648:	0800669d 	.word	0x0800669d
 800664c:	08006619 	.word	0x08006619
 8006650:	08006619 	.word	0x08006619
 8006654:	08006619 	.word	0x08006619
 8006658:	08006619 	.word	0x08006619
 800665c:	080067a1 	.word	0x080067a1
 8006660:	080066c9 	.word	0x080066c9
 8006664:	0800675b 	.word	0x0800675b
 8006668:	08006619 	.word	0x08006619
 800666c:	08006619 	.word	0x08006619
 8006670:	080067c3 	.word	0x080067c3
 8006674:	08006619 	.word	0x08006619
 8006678:	080066c9 	.word	0x080066c9
 800667c:	08006619 	.word	0x08006619
 8006680:	08006619 	.word	0x08006619
 8006684:	08006763 	.word	0x08006763
 8006688:	682b      	ldr	r3, [r5, #0]
 800668a:	1d1a      	adds	r2, r3, #4
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	602a      	str	r2, [r5, #0]
 8006690:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006694:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006698:	2301      	movs	r3, #1
 800669a:	e09f      	b.n	80067dc <_printf_i+0x1ec>
 800669c:	6820      	ldr	r0, [r4, #0]
 800669e:	682b      	ldr	r3, [r5, #0]
 80066a0:	0607      	lsls	r7, r0, #24
 80066a2:	f103 0104 	add.w	r1, r3, #4
 80066a6:	6029      	str	r1, [r5, #0]
 80066a8:	d501      	bpl.n	80066ae <_printf_i+0xbe>
 80066aa:	681e      	ldr	r6, [r3, #0]
 80066ac:	e003      	b.n	80066b6 <_printf_i+0xc6>
 80066ae:	0646      	lsls	r6, r0, #25
 80066b0:	d5fb      	bpl.n	80066aa <_printf_i+0xba>
 80066b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80066b6:	2e00      	cmp	r6, #0
 80066b8:	da03      	bge.n	80066c2 <_printf_i+0xd2>
 80066ba:	232d      	movs	r3, #45	; 0x2d
 80066bc:	4276      	negs	r6, r6
 80066be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066c2:	485a      	ldr	r0, [pc, #360]	; (800682c <_printf_i+0x23c>)
 80066c4:	230a      	movs	r3, #10
 80066c6:	e012      	b.n	80066ee <_printf_i+0xfe>
 80066c8:	682b      	ldr	r3, [r5, #0]
 80066ca:	6820      	ldr	r0, [r4, #0]
 80066cc:	1d19      	adds	r1, r3, #4
 80066ce:	6029      	str	r1, [r5, #0]
 80066d0:	0605      	lsls	r5, r0, #24
 80066d2:	d501      	bpl.n	80066d8 <_printf_i+0xe8>
 80066d4:	681e      	ldr	r6, [r3, #0]
 80066d6:	e002      	b.n	80066de <_printf_i+0xee>
 80066d8:	0641      	lsls	r1, r0, #25
 80066da:	d5fb      	bpl.n	80066d4 <_printf_i+0xe4>
 80066dc:	881e      	ldrh	r6, [r3, #0]
 80066de:	4853      	ldr	r0, [pc, #332]	; (800682c <_printf_i+0x23c>)
 80066e0:	2f6f      	cmp	r7, #111	; 0x6f
 80066e2:	bf0c      	ite	eq
 80066e4:	2308      	moveq	r3, #8
 80066e6:	230a      	movne	r3, #10
 80066e8:	2100      	movs	r1, #0
 80066ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066ee:	6865      	ldr	r5, [r4, #4]
 80066f0:	60a5      	str	r5, [r4, #8]
 80066f2:	2d00      	cmp	r5, #0
 80066f4:	bfa2      	ittt	ge
 80066f6:	6821      	ldrge	r1, [r4, #0]
 80066f8:	f021 0104 	bicge.w	r1, r1, #4
 80066fc:	6021      	strge	r1, [r4, #0]
 80066fe:	b90e      	cbnz	r6, 8006704 <_printf_i+0x114>
 8006700:	2d00      	cmp	r5, #0
 8006702:	d04b      	beq.n	800679c <_printf_i+0x1ac>
 8006704:	4615      	mov	r5, r2
 8006706:	fbb6 f1f3 	udiv	r1, r6, r3
 800670a:	fb03 6711 	mls	r7, r3, r1, r6
 800670e:	5dc7      	ldrb	r7, [r0, r7]
 8006710:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006714:	4637      	mov	r7, r6
 8006716:	42bb      	cmp	r3, r7
 8006718:	460e      	mov	r6, r1
 800671a:	d9f4      	bls.n	8006706 <_printf_i+0x116>
 800671c:	2b08      	cmp	r3, #8
 800671e:	d10b      	bne.n	8006738 <_printf_i+0x148>
 8006720:	6823      	ldr	r3, [r4, #0]
 8006722:	07de      	lsls	r6, r3, #31
 8006724:	d508      	bpl.n	8006738 <_printf_i+0x148>
 8006726:	6923      	ldr	r3, [r4, #16]
 8006728:	6861      	ldr	r1, [r4, #4]
 800672a:	4299      	cmp	r1, r3
 800672c:	bfde      	ittt	le
 800672e:	2330      	movle	r3, #48	; 0x30
 8006730:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006734:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006738:	1b52      	subs	r2, r2, r5
 800673a:	6122      	str	r2, [r4, #16]
 800673c:	f8cd a000 	str.w	sl, [sp]
 8006740:	464b      	mov	r3, r9
 8006742:	aa03      	add	r2, sp, #12
 8006744:	4621      	mov	r1, r4
 8006746:	4640      	mov	r0, r8
 8006748:	f7ff fee4 	bl	8006514 <_printf_common>
 800674c:	3001      	adds	r0, #1
 800674e:	d14a      	bne.n	80067e6 <_printf_i+0x1f6>
 8006750:	f04f 30ff 	mov.w	r0, #4294967295
 8006754:	b004      	add	sp, #16
 8006756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	f043 0320 	orr.w	r3, r3, #32
 8006760:	6023      	str	r3, [r4, #0]
 8006762:	4833      	ldr	r0, [pc, #204]	; (8006830 <_printf_i+0x240>)
 8006764:	2778      	movs	r7, #120	; 0x78
 8006766:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	6829      	ldr	r1, [r5, #0]
 800676e:	061f      	lsls	r7, r3, #24
 8006770:	f851 6b04 	ldr.w	r6, [r1], #4
 8006774:	d402      	bmi.n	800677c <_printf_i+0x18c>
 8006776:	065f      	lsls	r7, r3, #25
 8006778:	bf48      	it	mi
 800677a:	b2b6      	uxthmi	r6, r6
 800677c:	07df      	lsls	r7, r3, #31
 800677e:	bf48      	it	mi
 8006780:	f043 0320 	orrmi.w	r3, r3, #32
 8006784:	6029      	str	r1, [r5, #0]
 8006786:	bf48      	it	mi
 8006788:	6023      	strmi	r3, [r4, #0]
 800678a:	b91e      	cbnz	r6, 8006794 <_printf_i+0x1a4>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	f023 0320 	bic.w	r3, r3, #32
 8006792:	6023      	str	r3, [r4, #0]
 8006794:	2310      	movs	r3, #16
 8006796:	e7a7      	b.n	80066e8 <_printf_i+0xf8>
 8006798:	4824      	ldr	r0, [pc, #144]	; (800682c <_printf_i+0x23c>)
 800679a:	e7e4      	b.n	8006766 <_printf_i+0x176>
 800679c:	4615      	mov	r5, r2
 800679e:	e7bd      	b.n	800671c <_printf_i+0x12c>
 80067a0:	682b      	ldr	r3, [r5, #0]
 80067a2:	6826      	ldr	r6, [r4, #0]
 80067a4:	6961      	ldr	r1, [r4, #20]
 80067a6:	1d18      	adds	r0, r3, #4
 80067a8:	6028      	str	r0, [r5, #0]
 80067aa:	0635      	lsls	r5, r6, #24
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	d501      	bpl.n	80067b4 <_printf_i+0x1c4>
 80067b0:	6019      	str	r1, [r3, #0]
 80067b2:	e002      	b.n	80067ba <_printf_i+0x1ca>
 80067b4:	0670      	lsls	r0, r6, #25
 80067b6:	d5fb      	bpl.n	80067b0 <_printf_i+0x1c0>
 80067b8:	8019      	strh	r1, [r3, #0]
 80067ba:	2300      	movs	r3, #0
 80067bc:	6123      	str	r3, [r4, #16]
 80067be:	4615      	mov	r5, r2
 80067c0:	e7bc      	b.n	800673c <_printf_i+0x14c>
 80067c2:	682b      	ldr	r3, [r5, #0]
 80067c4:	1d1a      	adds	r2, r3, #4
 80067c6:	602a      	str	r2, [r5, #0]
 80067c8:	681d      	ldr	r5, [r3, #0]
 80067ca:	6862      	ldr	r2, [r4, #4]
 80067cc:	2100      	movs	r1, #0
 80067ce:	4628      	mov	r0, r5
 80067d0:	f7f9 fd16 	bl	8000200 <memchr>
 80067d4:	b108      	cbz	r0, 80067da <_printf_i+0x1ea>
 80067d6:	1b40      	subs	r0, r0, r5
 80067d8:	6060      	str	r0, [r4, #4]
 80067da:	6863      	ldr	r3, [r4, #4]
 80067dc:	6123      	str	r3, [r4, #16]
 80067de:	2300      	movs	r3, #0
 80067e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067e4:	e7aa      	b.n	800673c <_printf_i+0x14c>
 80067e6:	6923      	ldr	r3, [r4, #16]
 80067e8:	462a      	mov	r2, r5
 80067ea:	4649      	mov	r1, r9
 80067ec:	4640      	mov	r0, r8
 80067ee:	47d0      	blx	sl
 80067f0:	3001      	adds	r0, #1
 80067f2:	d0ad      	beq.n	8006750 <_printf_i+0x160>
 80067f4:	6823      	ldr	r3, [r4, #0]
 80067f6:	079b      	lsls	r3, r3, #30
 80067f8:	d413      	bmi.n	8006822 <_printf_i+0x232>
 80067fa:	68e0      	ldr	r0, [r4, #12]
 80067fc:	9b03      	ldr	r3, [sp, #12]
 80067fe:	4298      	cmp	r0, r3
 8006800:	bfb8      	it	lt
 8006802:	4618      	movlt	r0, r3
 8006804:	e7a6      	b.n	8006754 <_printf_i+0x164>
 8006806:	2301      	movs	r3, #1
 8006808:	4632      	mov	r2, r6
 800680a:	4649      	mov	r1, r9
 800680c:	4640      	mov	r0, r8
 800680e:	47d0      	blx	sl
 8006810:	3001      	adds	r0, #1
 8006812:	d09d      	beq.n	8006750 <_printf_i+0x160>
 8006814:	3501      	adds	r5, #1
 8006816:	68e3      	ldr	r3, [r4, #12]
 8006818:	9903      	ldr	r1, [sp, #12]
 800681a:	1a5b      	subs	r3, r3, r1
 800681c:	42ab      	cmp	r3, r5
 800681e:	dcf2      	bgt.n	8006806 <_printf_i+0x216>
 8006820:	e7eb      	b.n	80067fa <_printf_i+0x20a>
 8006822:	2500      	movs	r5, #0
 8006824:	f104 0619 	add.w	r6, r4, #25
 8006828:	e7f5      	b.n	8006816 <_printf_i+0x226>
 800682a:	bf00      	nop
 800682c:	08008a82 	.word	0x08008a82
 8006830:	08008a93 	.word	0x08008a93

08006834 <std>:
 8006834:	2300      	movs	r3, #0
 8006836:	b510      	push	{r4, lr}
 8006838:	4604      	mov	r4, r0
 800683a:	e9c0 3300 	strd	r3, r3, [r0]
 800683e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006842:	6083      	str	r3, [r0, #8]
 8006844:	8181      	strh	r1, [r0, #12]
 8006846:	6643      	str	r3, [r0, #100]	; 0x64
 8006848:	81c2      	strh	r2, [r0, #14]
 800684a:	6183      	str	r3, [r0, #24]
 800684c:	4619      	mov	r1, r3
 800684e:	2208      	movs	r2, #8
 8006850:	305c      	adds	r0, #92	; 0x5c
 8006852:	f000 f906 	bl	8006a62 <memset>
 8006856:	4b0d      	ldr	r3, [pc, #52]	; (800688c <std+0x58>)
 8006858:	6263      	str	r3, [r4, #36]	; 0x24
 800685a:	4b0d      	ldr	r3, [pc, #52]	; (8006890 <std+0x5c>)
 800685c:	62a3      	str	r3, [r4, #40]	; 0x28
 800685e:	4b0d      	ldr	r3, [pc, #52]	; (8006894 <std+0x60>)
 8006860:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006862:	4b0d      	ldr	r3, [pc, #52]	; (8006898 <std+0x64>)
 8006864:	6323      	str	r3, [r4, #48]	; 0x30
 8006866:	4b0d      	ldr	r3, [pc, #52]	; (800689c <std+0x68>)
 8006868:	6224      	str	r4, [r4, #32]
 800686a:	429c      	cmp	r4, r3
 800686c:	d006      	beq.n	800687c <std+0x48>
 800686e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006872:	4294      	cmp	r4, r2
 8006874:	d002      	beq.n	800687c <std+0x48>
 8006876:	33d0      	adds	r3, #208	; 0xd0
 8006878:	429c      	cmp	r4, r3
 800687a:	d105      	bne.n	8006888 <std+0x54>
 800687c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006884:	f000 b96a 	b.w	8006b5c <__retarget_lock_init_recursive>
 8006888:	bd10      	pop	{r4, pc}
 800688a:	bf00      	nop
 800688c:	080069dd 	.word	0x080069dd
 8006890:	080069ff 	.word	0x080069ff
 8006894:	08006a37 	.word	0x08006a37
 8006898:	08006a5b 	.word	0x08006a5b
 800689c:	2000033c 	.word	0x2000033c

080068a0 <stdio_exit_handler>:
 80068a0:	4a02      	ldr	r2, [pc, #8]	; (80068ac <stdio_exit_handler+0xc>)
 80068a2:	4903      	ldr	r1, [pc, #12]	; (80068b0 <stdio_exit_handler+0x10>)
 80068a4:	4803      	ldr	r0, [pc, #12]	; (80068b4 <stdio_exit_handler+0x14>)
 80068a6:	f000 b869 	b.w	800697c <_fwalk_sglue>
 80068aa:	bf00      	nop
 80068ac:	2000000c 	.word	0x2000000c
 80068b0:	080084e9 	.word	0x080084e9
 80068b4:	20000018 	.word	0x20000018

080068b8 <cleanup_stdio>:
 80068b8:	6841      	ldr	r1, [r0, #4]
 80068ba:	4b0c      	ldr	r3, [pc, #48]	; (80068ec <cleanup_stdio+0x34>)
 80068bc:	4299      	cmp	r1, r3
 80068be:	b510      	push	{r4, lr}
 80068c0:	4604      	mov	r4, r0
 80068c2:	d001      	beq.n	80068c8 <cleanup_stdio+0x10>
 80068c4:	f001 fe10 	bl	80084e8 <_fflush_r>
 80068c8:	68a1      	ldr	r1, [r4, #8]
 80068ca:	4b09      	ldr	r3, [pc, #36]	; (80068f0 <cleanup_stdio+0x38>)
 80068cc:	4299      	cmp	r1, r3
 80068ce:	d002      	beq.n	80068d6 <cleanup_stdio+0x1e>
 80068d0:	4620      	mov	r0, r4
 80068d2:	f001 fe09 	bl	80084e8 <_fflush_r>
 80068d6:	68e1      	ldr	r1, [r4, #12]
 80068d8:	4b06      	ldr	r3, [pc, #24]	; (80068f4 <cleanup_stdio+0x3c>)
 80068da:	4299      	cmp	r1, r3
 80068dc:	d004      	beq.n	80068e8 <cleanup_stdio+0x30>
 80068de:	4620      	mov	r0, r4
 80068e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068e4:	f001 be00 	b.w	80084e8 <_fflush_r>
 80068e8:	bd10      	pop	{r4, pc}
 80068ea:	bf00      	nop
 80068ec:	2000033c 	.word	0x2000033c
 80068f0:	200003a4 	.word	0x200003a4
 80068f4:	2000040c 	.word	0x2000040c

080068f8 <global_stdio_init.part.0>:
 80068f8:	b510      	push	{r4, lr}
 80068fa:	4b0b      	ldr	r3, [pc, #44]	; (8006928 <global_stdio_init.part.0+0x30>)
 80068fc:	4c0b      	ldr	r4, [pc, #44]	; (800692c <global_stdio_init.part.0+0x34>)
 80068fe:	4a0c      	ldr	r2, [pc, #48]	; (8006930 <global_stdio_init.part.0+0x38>)
 8006900:	601a      	str	r2, [r3, #0]
 8006902:	4620      	mov	r0, r4
 8006904:	2200      	movs	r2, #0
 8006906:	2104      	movs	r1, #4
 8006908:	f7ff ff94 	bl	8006834 <std>
 800690c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006910:	2201      	movs	r2, #1
 8006912:	2109      	movs	r1, #9
 8006914:	f7ff ff8e 	bl	8006834 <std>
 8006918:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800691c:	2202      	movs	r2, #2
 800691e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006922:	2112      	movs	r1, #18
 8006924:	f7ff bf86 	b.w	8006834 <std>
 8006928:	20000474 	.word	0x20000474
 800692c:	2000033c 	.word	0x2000033c
 8006930:	080068a1 	.word	0x080068a1

08006934 <__sfp_lock_acquire>:
 8006934:	4801      	ldr	r0, [pc, #4]	; (800693c <__sfp_lock_acquire+0x8>)
 8006936:	f000 b912 	b.w	8006b5e <__retarget_lock_acquire_recursive>
 800693a:	bf00      	nop
 800693c:	2000047d 	.word	0x2000047d

08006940 <__sfp_lock_release>:
 8006940:	4801      	ldr	r0, [pc, #4]	; (8006948 <__sfp_lock_release+0x8>)
 8006942:	f000 b90d 	b.w	8006b60 <__retarget_lock_release_recursive>
 8006946:	bf00      	nop
 8006948:	2000047d 	.word	0x2000047d

0800694c <__sinit>:
 800694c:	b510      	push	{r4, lr}
 800694e:	4604      	mov	r4, r0
 8006950:	f7ff fff0 	bl	8006934 <__sfp_lock_acquire>
 8006954:	6a23      	ldr	r3, [r4, #32]
 8006956:	b11b      	cbz	r3, 8006960 <__sinit+0x14>
 8006958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800695c:	f7ff bff0 	b.w	8006940 <__sfp_lock_release>
 8006960:	4b04      	ldr	r3, [pc, #16]	; (8006974 <__sinit+0x28>)
 8006962:	6223      	str	r3, [r4, #32]
 8006964:	4b04      	ldr	r3, [pc, #16]	; (8006978 <__sinit+0x2c>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1f5      	bne.n	8006958 <__sinit+0xc>
 800696c:	f7ff ffc4 	bl	80068f8 <global_stdio_init.part.0>
 8006970:	e7f2      	b.n	8006958 <__sinit+0xc>
 8006972:	bf00      	nop
 8006974:	080068b9 	.word	0x080068b9
 8006978:	20000474 	.word	0x20000474

0800697c <_fwalk_sglue>:
 800697c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006980:	4607      	mov	r7, r0
 8006982:	4688      	mov	r8, r1
 8006984:	4614      	mov	r4, r2
 8006986:	2600      	movs	r6, #0
 8006988:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800698c:	f1b9 0901 	subs.w	r9, r9, #1
 8006990:	d505      	bpl.n	800699e <_fwalk_sglue+0x22>
 8006992:	6824      	ldr	r4, [r4, #0]
 8006994:	2c00      	cmp	r4, #0
 8006996:	d1f7      	bne.n	8006988 <_fwalk_sglue+0xc>
 8006998:	4630      	mov	r0, r6
 800699a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800699e:	89ab      	ldrh	r3, [r5, #12]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d907      	bls.n	80069b4 <_fwalk_sglue+0x38>
 80069a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069a8:	3301      	adds	r3, #1
 80069aa:	d003      	beq.n	80069b4 <_fwalk_sglue+0x38>
 80069ac:	4629      	mov	r1, r5
 80069ae:	4638      	mov	r0, r7
 80069b0:	47c0      	blx	r8
 80069b2:	4306      	orrs	r6, r0
 80069b4:	3568      	adds	r5, #104	; 0x68
 80069b6:	e7e9      	b.n	800698c <_fwalk_sglue+0x10>

080069b8 <iprintf>:
 80069b8:	b40f      	push	{r0, r1, r2, r3}
 80069ba:	b507      	push	{r0, r1, r2, lr}
 80069bc:	4906      	ldr	r1, [pc, #24]	; (80069d8 <iprintf+0x20>)
 80069be:	ab04      	add	r3, sp, #16
 80069c0:	6808      	ldr	r0, [r1, #0]
 80069c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80069c6:	6881      	ldr	r1, [r0, #8]
 80069c8:	9301      	str	r3, [sp, #4]
 80069ca:	f001 fbed 	bl	80081a8 <_vfiprintf_r>
 80069ce:	b003      	add	sp, #12
 80069d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80069d4:	b004      	add	sp, #16
 80069d6:	4770      	bx	lr
 80069d8:	20000064 	.word	0x20000064

080069dc <__sread>:
 80069dc:	b510      	push	{r4, lr}
 80069de:	460c      	mov	r4, r1
 80069e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069e4:	f000 f86c 	bl	8006ac0 <_read_r>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	bfab      	itete	ge
 80069ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80069ee:	89a3      	ldrhlt	r3, [r4, #12]
 80069f0:	181b      	addge	r3, r3, r0
 80069f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80069f6:	bfac      	ite	ge
 80069f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80069fa:	81a3      	strhlt	r3, [r4, #12]
 80069fc:	bd10      	pop	{r4, pc}

080069fe <__swrite>:
 80069fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a02:	461f      	mov	r7, r3
 8006a04:	898b      	ldrh	r3, [r1, #12]
 8006a06:	05db      	lsls	r3, r3, #23
 8006a08:	4605      	mov	r5, r0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	4616      	mov	r6, r2
 8006a0e:	d505      	bpl.n	8006a1c <__swrite+0x1e>
 8006a10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a14:	2302      	movs	r3, #2
 8006a16:	2200      	movs	r2, #0
 8006a18:	f000 f840 	bl	8006a9c <_lseek_r>
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a22:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a26:	81a3      	strh	r3, [r4, #12]
 8006a28:	4632      	mov	r2, r6
 8006a2a:	463b      	mov	r3, r7
 8006a2c:	4628      	mov	r0, r5
 8006a2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a32:	f000 b857 	b.w	8006ae4 <_write_r>

08006a36 <__sseek>:
 8006a36:	b510      	push	{r4, lr}
 8006a38:	460c      	mov	r4, r1
 8006a3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a3e:	f000 f82d 	bl	8006a9c <_lseek_r>
 8006a42:	1c43      	adds	r3, r0, #1
 8006a44:	89a3      	ldrh	r3, [r4, #12]
 8006a46:	bf15      	itete	ne
 8006a48:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a52:	81a3      	strheq	r3, [r4, #12]
 8006a54:	bf18      	it	ne
 8006a56:	81a3      	strhne	r3, [r4, #12]
 8006a58:	bd10      	pop	{r4, pc}

08006a5a <__sclose>:
 8006a5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a5e:	f000 b80d 	b.w	8006a7c <_close_r>

08006a62 <memset>:
 8006a62:	4402      	add	r2, r0
 8006a64:	4603      	mov	r3, r0
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d100      	bne.n	8006a6c <memset+0xa>
 8006a6a:	4770      	bx	lr
 8006a6c:	f803 1b01 	strb.w	r1, [r3], #1
 8006a70:	e7f9      	b.n	8006a66 <memset+0x4>
	...

08006a74 <_localeconv_r>:
 8006a74:	4800      	ldr	r0, [pc, #0]	; (8006a78 <_localeconv_r+0x4>)
 8006a76:	4770      	bx	lr
 8006a78:	20000158 	.word	0x20000158

08006a7c <_close_r>:
 8006a7c:	b538      	push	{r3, r4, r5, lr}
 8006a7e:	4d06      	ldr	r5, [pc, #24]	; (8006a98 <_close_r+0x1c>)
 8006a80:	2300      	movs	r3, #0
 8006a82:	4604      	mov	r4, r0
 8006a84:	4608      	mov	r0, r1
 8006a86:	602b      	str	r3, [r5, #0]
 8006a88:	f7fb f88d 	bl	8001ba6 <_close>
 8006a8c:	1c43      	adds	r3, r0, #1
 8006a8e:	d102      	bne.n	8006a96 <_close_r+0x1a>
 8006a90:	682b      	ldr	r3, [r5, #0]
 8006a92:	b103      	cbz	r3, 8006a96 <_close_r+0x1a>
 8006a94:	6023      	str	r3, [r4, #0]
 8006a96:	bd38      	pop	{r3, r4, r5, pc}
 8006a98:	20000478 	.word	0x20000478

08006a9c <_lseek_r>:
 8006a9c:	b538      	push	{r3, r4, r5, lr}
 8006a9e:	4d07      	ldr	r5, [pc, #28]	; (8006abc <_lseek_r+0x20>)
 8006aa0:	4604      	mov	r4, r0
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	4611      	mov	r1, r2
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	602a      	str	r2, [r5, #0]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	f7fb f8a2 	bl	8001bf4 <_lseek>
 8006ab0:	1c43      	adds	r3, r0, #1
 8006ab2:	d102      	bne.n	8006aba <_lseek_r+0x1e>
 8006ab4:	682b      	ldr	r3, [r5, #0]
 8006ab6:	b103      	cbz	r3, 8006aba <_lseek_r+0x1e>
 8006ab8:	6023      	str	r3, [r4, #0]
 8006aba:	bd38      	pop	{r3, r4, r5, pc}
 8006abc:	20000478 	.word	0x20000478

08006ac0 <_read_r>:
 8006ac0:	b538      	push	{r3, r4, r5, lr}
 8006ac2:	4d07      	ldr	r5, [pc, #28]	; (8006ae0 <_read_r+0x20>)
 8006ac4:	4604      	mov	r4, r0
 8006ac6:	4608      	mov	r0, r1
 8006ac8:	4611      	mov	r1, r2
 8006aca:	2200      	movs	r2, #0
 8006acc:	602a      	str	r2, [r5, #0]
 8006ace:	461a      	mov	r2, r3
 8006ad0:	f7fb f830 	bl	8001b34 <_read>
 8006ad4:	1c43      	adds	r3, r0, #1
 8006ad6:	d102      	bne.n	8006ade <_read_r+0x1e>
 8006ad8:	682b      	ldr	r3, [r5, #0]
 8006ada:	b103      	cbz	r3, 8006ade <_read_r+0x1e>
 8006adc:	6023      	str	r3, [r4, #0]
 8006ade:	bd38      	pop	{r3, r4, r5, pc}
 8006ae0:	20000478 	.word	0x20000478

08006ae4 <_write_r>:
 8006ae4:	b538      	push	{r3, r4, r5, lr}
 8006ae6:	4d07      	ldr	r5, [pc, #28]	; (8006b04 <_write_r+0x20>)
 8006ae8:	4604      	mov	r4, r0
 8006aea:	4608      	mov	r0, r1
 8006aec:	4611      	mov	r1, r2
 8006aee:	2200      	movs	r2, #0
 8006af0:	602a      	str	r2, [r5, #0]
 8006af2:	461a      	mov	r2, r3
 8006af4:	f7fb f83b 	bl	8001b6e <_write>
 8006af8:	1c43      	adds	r3, r0, #1
 8006afa:	d102      	bne.n	8006b02 <_write_r+0x1e>
 8006afc:	682b      	ldr	r3, [r5, #0]
 8006afe:	b103      	cbz	r3, 8006b02 <_write_r+0x1e>
 8006b00:	6023      	str	r3, [r4, #0]
 8006b02:	bd38      	pop	{r3, r4, r5, pc}
 8006b04:	20000478 	.word	0x20000478

08006b08 <__errno>:
 8006b08:	4b01      	ldr	r3, [pc, #4]	; (8006b10 <__errno+0x8>)
 8006b0a:	6818      	ldr	r0, [r3, #0]
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	20000064 	.word	0x20000064

08006b14 <__libc_init_array>:
 8006b14:	b570      	push	{r4, r5, r6, lr}
 8006b16:	4d0d      	ldr	r5, [pc, #52]	; (8006b4c <__libc_init_array+0x38>)
 8006b18:	4c0d      	ldr	r4, [pc, #52]	; (8006b50 <__libc_init_array+0x3c>)
 8006b1a:	1b64      	subs	r4, r4, r5
 8006b1c:	10a4      	asrs	r4, r4, #2
 8006b1e:	2600      	movs	r6, #0
 8006b20:	42a6      	cmp	r6, r4
 8006b22:	d109      	bne.n	8006b38 <__libc_init_array+0x24>
 8006b24:	4d0b      	ldr	r5, [pc, #44]	; (8006b54 <__libc_init_array+0x40>)
 8006b26:	4c0c      	ldr	r4, [pc, #48]	; (8006b58 <__libc_init_array+0x44>)
 8006b28:	f001 fef0 	bl	800890c <_init>
 8006b2c:	1b64      	subs	r4, r4, r5
 8006b2e:	10a4      	asrs	r4, r4, #2
 8006b30:	2600      	movs	r6, #0
 8006b32:	42a6      	cmp	r6, r4
 8006b34:	d105      	bne.n	8006b42 <__libc_init_array+0x2e>
 8006b36:	bd70      	pop	{r4, r5, r6, pc}
 8006b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b3c:	4798      	blx	r3
 8006b3e:	3601      	adds	r6, #1
 8006b40:	e7ee      	b.n	8006b20 <__libc_init_array+0xc>
 8006b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b46:	4798      	blx	r3
 8006b48:	3601      	adds	r6, #1
 8006b4a:	e7f2      	b.n	8006b32 <__libc_init_array+0x1e>
 8006b4c:	08008dec 	.word	0x08008dec
 8006b50:	08008dec 	.word	0x08008dec
 8006b54:	08008dec 	.word	0x08008dec
 8006b58:	08008df0 	.word	0x08008df0

08006b5c <__retarget_lock_init_recursive>:
 8006b5c:	4770      	bx	lr

08006b5e <__retarget_lock_acquire_recursive>:
 8006b5e:	4770      	bx	lr

08006b60 <__retarget_lock_release_recursive>:
 8006b60:	4770      	bx	lr

08006b62 <quorem>:
 8006b62:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b66:	6903      	ldr	r3, [r0, #16]
 8006b68:	690c      	ldr	r4, [r1, #16]
 8006b6a:	42a3      	cmp	r3, r4
 8006b6c:	4607      	mov	r7, r0
 8006b6e:	db7e      	blt.n	8006c6e <quorem+0x10c>
 8006b70:	3c01      	subs	r4, #1
 8006b72:	f101 0814 	add.w	r8, r1, #20
 8006b76:	f100 0514 	add.w	r5, r0, #20
 8006b7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b7e:	9301      	str	r3, [sp, #4]
 8006b80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006b90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b94:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b98:	d331      	bcc.n	8006bfe <quorem+0x9c>
 8006b9a:	f04f 0e00 	mov.w	lr, #0
 8006b9e:	4640      	mov	r0, r8
 8006ba0:	46ac      	mov	ip, r5
 8006ba2:	46f2      	mov	sl, lr
 8006ba4:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ba8:	b293      	uxth	r3, r2
 8006baa:	fb06 e303 	mla	r3, r6, r3, lr
 8006bae:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006bb2:	0c1a      	lsrs	r2, r3, #16
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	ebaa 0303 	sub.w	r3, sl, r3
 8006bba:	f8dc a000 	ldr.w	sl, [ip]
 8006bbe:	fa13 f38a 	uxtah	r3, r3, sl
 8006bc2:	fb06 220e 	mla	r2, r6, lr, r2
 8006bc6:	9300      	str	r3, [sp, #0]
 8006bc8:	9b00      	ldr	r3, [sp, #0]
 8006bca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006bce:	b292      	uxth	r2, r2
 8006bd0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006bd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bd8:	f8bd 3000 	ldrh.w	r3, [sp]
 8006bdc:	4581      	cmp	r9, r0
 8006bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006be2:	f84c 3b04 	str.w	r3, [ip], #4
 8006be6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006bea:	d2db      	bcs.n	8006ba4 <quorem+0x42>
 8006bec:	f855 300b 	ldr.w	r3, [r5, fp]
 8006bf0:	b92b      	cbnz	r3, 8006bfe <quorem+0x9c>
 8006bf2:	9b01      	ldr	r3, [sp, #4]
 8006bf4:	3b04      	subs	r3, #4
 8006bf6:	429d      	cmp	r5, r3
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	d32c      	bcc.n	8006c56 <quorem+0xf4>
 8006bfc:	613c      	str	r4, [r7, #16]
 8006bfe:	4638      	mov	r0, r7
 8006c00:	f001 f9a8 	bl	8007f54 <__mcmp>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	db22      	blt.n	8006c4e <quorem+0xec>
 8006c08:	3601      	adds	r6, #1
 8006c0a:	4629      	mov	r1, r5
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c12:	f8d1 c000 	ldr.w	ip, [r1]
 8006c16:	b293      	uxth	r3, r2
 8006c18:	1ac3      	subs	r3, r0, r3
 8006c1a:	0c12      	lsrs	r2, r2, #16
 8006c1c:	fa13 f38c 	uxtah	r3, r3, ip
 8006c20:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006c24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c2e:	45c1      	cmp	r9, r8
 8006c30:	f841 3b04 	str.w	r3, [r1], #4
 8006c34:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c38:	d2e9      	bcs.n	8006c0e <quorem+0xac>
 8006c3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c42:	b922      	cbnz	r2, 8006c4e <quorem+0xec>
 8006c44:	3b04      	subs	r3, #4
 8006c46:	429d      	cmp	r5, r3
 8006c48:	461a      	mov	r2, r3
 8006c4a:	d30a      	bcc.n	8006c62 <quorem+0x100>
 8006c4c:	613c      	str	r4, [r7, #16]
 8006c4e:	4630      	mov	r0, r6
 8006c50:	b003      	add	sp, #12
 8006c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c56:	6812      	ldr	r2, [r2, #0]
 8006c58:	3b04      	subs	r3, #4
 8006c5a:	2a00      	cmp	r2, #0
 8006c5c:	d1ce      	bne.n	8006bfc <quorem+0x9a>
 8006c5e:	3c01      	subs	r4, #1
 8006c60:	e7c9      	b.n	8006bf6 <quorem+0x94>
 8006c62:	6812      	ldr	r2, [r2, #0]
 8006c64:	3b04      	subs	r3, #4
 8006c66:	2a00      	cmp	r2, #0
 8006c68:	d1f0      	bne.n	8006c4c <quorem+0xea>
 8006c6a:	3c01      	subs	r4, #1
 8006c6c:	e7eb      	b.n	8006c46 <quorem+0xe4>
 8006c6e:	2000      	movs	r0, #0
 8006c70:	e7ee      	b.n	8006c50 <quorem+0xee>
 8006c72:	0000      	movs	r0, r0
 8006c74:	0000      	movs	r0, r0
	...

08006c78 <_dtoa_r>:
 8006c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c7c:	ed2d 8b04 	vpush	{d8-d9}
 8006c80:	69c5      	ldr	r5, [r0, #28]
 8006c82:	b093      	sub	sp, #76	; 0x4c
 8006c84:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c88:	ec57 6b10 	vmov	r6, r7, d0
 8006c8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006c90:	9107      	str	r1, [sp, #28]
 8006c92:	4604      	mov	r4, r0
 8006c94:	920a      	str	r2, [sp, #40]	; 0x28
 8006c96:	930d      	str	r3, [sp, #52]	; 0x34
 8006c98:	b975      	cbnz	r5, 8006cb8 <_dtoa_r+0x40>
 8006c9a:	2010      	movs	r0, #16
 8006c9c:	f000 fe2a 	bl	80078f4 <malloc>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	61e0      	str	r0, [r4, #28]
 8006ca4:	b920      	cbnz	r0, 8006cb0 <_dtoa_r+0x38>
 8006ca6:	4bae      	ldr	r3, [pc, #696]	; (8006f60 <_dtoa_r+0x2e8>)
 8006ca8:	21ef      	movs	r1, #239	; 0xef
 8006caa:	48ae      	ldr	r0, [pc, #696]	; (8006f64 <_dtoa_r+0x2ec>)
 8006cac:	f001 fcf8 	bl	80086a0 <__assert_func>
 8006cb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cb4:	6005      	str	r5, [r0, #0]
 8006cb6:	60c5      	str	r5, [r0, #12]
 8006cb8:	69e3      	ldr	r3, [r4, #28]
 8006cba:	6819      	ldr	r1, [r3, #0]
 8006cbc:	b151      	cbz	r1, 8006cd4 <_dtoa_r+0x5c>
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	604a      	str	r2, [r1, #4]
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	4093      	lsls	r3, r2
 8006cc6:	608b      	str	r3, [r1, #8]
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f000 ff07 	bl	8007adc <_Bfree>
 8006cce:	69e3      	ldr	r3, [r4, #28]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	601a      	str	r2, [r3, #0]
 8006cd4:	1e3b      	subs	r3, r7, #0
 8006cd6:	bfbb      	ittet	lt
 8006cd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006cdc:	9303      	strlt	r3, [sp, #12]
 8006cde:	2300      	movge	r3, #0
 8006ce0:	2201      	movlt	r2, #1
 8006ce2:	bfac      	ite	ge
 8006ce4:	f8c8 3000 	strge.w	r3, [r8]
 8006ce8:	f8c8 2000 	strlt.w	r2, [r8]
 8006cec:	4b9e      	ldr	r3, [pc, #632]	; (8006f68 <_dtoa_r+0x2f0>)
 8006cee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006cf2:	ea33 0308 	bics.w	r3, r3, r8
 8006cf6:	d11b      	bne.n	8006d30 <_dtoa_r+0xb8>
 8006cf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006cfa:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cfe:	6013      	str	r3, [r2, #0]
 8006d00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006d04:	4333      	orrs	r3, r6
 8006d06:	f000 8593 	beq.w	8007830 <_dtoa_r+0xbb8>
 8006d0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d0c:	b963      	cbnz	r3, 8006d28 <_dtoa_r+0xb0>
 8006d0e:	4b97      	ldr	r3, [pc, #604]	; (8006f6c <_dtoa_r+0x2f4>)
 8006d10:	e027      	b.n	8006d62 <_dtoa_r+0xea>
 8006d12:	4b97      	ldr	r3, [pc, #604]	; (8006f70 <_dtoa_r+0x2f8>)
 8006d14:	9300      	str	r3, [sp, #0]
 8006d16:	3308      	adds	r3, #8
 8006d18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d1a:	6013      	str	r3, [r2, #0]
 8006d1c:	9800      	ldr	r0, [sp, #0]
 8006d1e:	b013      	add	sp, #76	; 0x4c
 8006d20:	ecbd 8b04 	vpop	{d8-d9}
 8006d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d28:	4b90      	ldr	r3, [pc, #576]	; (8006f6c <_dtoa_r+0x2f4>)
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	3303      	adds	r3, #3
 8006d2e:	e7f3      	b.n	8006d18 <_dtoa_r+0xa0>
 8006d30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d34:	2200      	movs	r2, #0
 8006d36:	ec51 0b17 	vmov	r0, r1, d7
 8006d3a:	eeb0 8a47 	vmov.f32	s16, s14
 8006d3e:	eef0 8a67 	vmov.f32	s17, s15
 8006d42:	2300      	movs	r3, #0
 8006d44:	f7f9 fed8 	bl	8000af8 <__aeabi_dcmpeq>
 8006d48:	4681      	mov	r9, r0
 8006d4a:	b160      	cbz	r0, 8006d66 <_dtoa_r+0xee>
 8006d4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d4e:	2301      	movs	r3, #1
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	f000 8568 	beq.w	800782a <_dtoa_r+0xbb2>
 8006d5a:	4b86      	ldr	r3, [pc, #536]	; (8006f74 <_dtoa_r+0x2fc>)
 8006d5c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d5e:	6013      	str	r3, [r2, #0]
 8006d60:	3b01      	subs	r3, #1
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	e7da      	b.n	8006d1c <_dtoa_r+0xa4>
 8006d66:	aa10      	add	r2, sp, #64	; 0x40
 8006d68:	a911      	add	r1, sp, #68	; 0x44
 8006d6a:	4620      	mov	r0, r4
 8006d6c:	eeb0 0a48 	vmov.f32	s0, s16
 8006d70:	eef0 0a68 	vmov.f32	s1, s17
 8006d74:	f001 f994 	bl	80080a0 <__d2b>
 8006d78:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006d7c:	4682      	mov	sl, r0
 8006d7e:	2d00      	cmp	r5, #0
 8006d80:	d07f      	beq.n	8006e82 <_dtoa_r+0x20a>
 8006d82:	ee18 3a90 	vmov	r3, s17
 8006d86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d8a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006d8e:	ec51 0b18 	vmov	r0, r1, d8
 8006d92:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006d96:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006d9a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006d9e:	4619      	mov	r1, r3
 8006da0:	2200      	movs	r2, #0
 8006da2:	4b75      	ldr	r3, [pc, #468]	; (8006f78 <_dtoa_r+0x300>)
 8006da4:	f7f9 fa88 	bl	80002b8 <__aeabi_dsub>
 8006da8:	a367      	add	r3, pc, #412	; (adr r3, 8006f48 <_dtoa_r+0x2d0>)
 8006daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dae:	f7f9 fc3b 	bl	8000628 <__aeabi_dmul>
 8006db2:	a367      	add	r3, pc, #412	; (adr r3, 8006f50 <_dtoa_r+0x2d8>)
 8006db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006db8:	f7f9 fa80 	bl	80002bc <__adddf3>
 8006dbc:	4606      	mov	r6, r0
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	460f      	mov	r7, r1
 8006dc2:	f7f9 fbc7 	bl	8000554 <__aeabi_i2d>
 8006dc6:	a364      	add	r3, pc, #400	; (adr r3, 8006f58 <_dtoa_r+0x2e0>)
 8006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dcc:	f7f9 fc2c 	bl	8000628 <__aeabi_dmul>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	4639      	mov	r1, r7
 8006dd8:	f7f9 fa70 	bl	80002bc <__adddf3>
 8006ddc:	4606      	mov	r6, r0
 8006dde:	460f      	mov	r7, r1
 8006de0:	f7f9 fed2 	bl	8000b88 <__aeabi_d2iz>
 8006de4:	2200      	movs	r2, #0
 8006de6:	4683      	mov	fp, r0
 8006de8:	2300      	movs	r3, #0
 8006dea:	4630      	mov	r0, r6
 8006dec:	4639      	mov	r1, r7
 8006dee:	f7f9 fe8d 	bl	8000b0c <__aeabi_dcmplt>
 8006df2:	b148      	cbz	r0, 8006e08 <_dtoa_r+0x190>
 8006df4:	4658      	mov	r0, fp
 8006df6:	f7f9 fbad 	bl	8000554 <__aeabi_i2d>
 8006dfa:	4632      	mov	r2, r6
 8006dfc:	463b      	mov	r3, r7
 8006dfe:	f7f9 fe7b 	bl	8000af8 <__aeabi_dcmpeq>
 8006e02:	b908      	cbnz	r0, 8006e08 <_dtoa_r+0x190>
 8006e04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e08:	f1bb 0f16 	cmp.w	fp, #22
 8006e0c:	d857      	bhi.n	8006ebe <_dtoa_r+0x246>
 8006e0e:	4b5b      	ldr	r3, [pc, #364]	; (8006f7c <_dtoa_r+0x304>)
 8006e10:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e18:	ec51 0b18 	vmov	r0, r1, d8
 8006e1c:	f7f9 fe76 	bl	8000b0c <__aeabi_dcmplt>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	d04e      	beq.n	8006ec2 <_dtoa_r+0x24a>
 8006e24:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e28:	2300      	movs	r3, #0
 8006e2a:	930c      	str	r3, [sp, #48]	; 0x30
 8006e2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e2e:	1b5b      	subs	r3, r3, r5
 8006e30:	1e5a      	subs	r2, r3, #1
 8006e32:	bf45      	ittet	mi
 8006e34:	f1c3 0301 	rsbmi	r3, r3, #1
 8006e38:	9305      	strmi	r3, [sp, #20]
 8006e3a:	2300      	movpl	r3, #0
 8006e3c:	2300      	movmi	r3, #0
 8006e3e:	9206      	str	r2, [sp, #24]
 8006e40:	bf54      	ite	pl
 8006e42:	9305      	strpl	r3, [sp, #20]
 8006e44:	9306      	strmi	r3, [sp, #24]
 8006e46:	f1bb 0f00 	cmp.w	fp, #0
 8006e4a:	db3c      	blt.n	8006ec6 <_dtoa_r+0x24e>
 8006e4c:	9b06      	ldr	r3, [sp, #24]
 8006e4e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006e52:	445b      	add	r3, fp
 8006e54:	9306      	str	r3, [sp, #24]
 8006e56:	2300      	movs	r3, #0
 8006e58:	9308      	str	r3, [sp, #32]
 8006e5a:	9b07      	ldr	r3, [sp, #28]
 8006e5c:	2b09      	cmp	r3, #9
 8006e5e:	d868      	bhi.n	8006f32 <_dtoa_r+0x2ba>
 8006e60:	2b05      	cmp	r3, #5
 8006e62:	bfc4      	itt	gt
 8006e64:	3b04      	subgt	r3, #4
 8006e66:	9307      	strgt	r3, [sp, #28]
 8006e68:	9b07      	ldr	r3, [sp, #28]
 8006e6a:	f1a3 0302 	sub.w	r3, r3, #2
 8006e6e:	bfcc      	ite	gt
 8006e70:	2500      	movgt	r5, #0
 8006e72:	2501      	movle	r5, #1
 8006e74:	2b03      	cmp	r3, #3
 8006e76:	f200 8085 	bhi.w	8006f84 <_dtoa_r+0x30c>
 8006e7a:	e8df f003 	tbb	[pc, r3]
 8006e7e:	3b2e      	.short	0x3b2e
 8006e80:	5839      	.short	0x5839
 8006e82:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006e86:	441d      	add	r5, r3
 8006e88:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006e8c:	2b20      	cmp	r3, #32
 8006e8e:	bfc1      	itttt	gt
 8006e90:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006e94:	fa08 f803 	lslgt.w	r8, r8, r3
 8006e98:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006e9c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006ea0:	bfd6      	itet	le
 8006ea2:	f1c3 0320 	rsble	r3, r3, #32
 8006ea6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006eaa:	fa06 f003 	lslle.w	r0, r6, r3
 8006eae:	f7f9 fb41 	bl	8000534 <__aeabi_ui2d>
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006eb8:	3d01      	subs	r5, #1
 8006eba:	920e      	str	r2, [sp, #56]	; 0x38
 8006ebc:	e76f      	b.n	8006d9e <_dtoa_r+0x126>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e7b3      	b.n	8006e2a <_dtoa_r+0x1b2>
 8006ec2:	900c      	str	r0, [sp, #48]	; 0x30
 8006ec4:	e7b2      	b.n	8006e2c <_dtoa_r+0x1b4>
 8006ec6:	9b05      	ldr	r3, [sp, #20]
 8006ec8:	eba3 030b 	sub.w	r3, r3, fp
 8006ecc:	9305      	str	r3, [sp, #20]
 8006ece:	f1cb 0300 	rsb	r3, fp, #0
 8006ed2:	9308      	str	r3, [sp, #32]
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ed8:	e7bf      	b.n	8006e5a <_dtoa_r+0x1e2>
 8006eda:	2300      	movs	r3, #0
 8006edc:	9309      	str	r3, [sp, #36]	; 0x24
 8006ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	dc52      	bgt.n	8006f8a <_dtoa_r+0x312>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	9304      	str	r3, [sp, #16]
 8006eea:	461a      	mov	r2, r3
 8006eec:	920a      	str	r2, [sp, #40]	; 0x28
 8006eee:	e00b      	b.n	8006f08 <_dtoa_r+0x290>
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	e7f3      	b.n	8006edc <_dtoa_r+0x264>
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	9309      	str	r3, [sp, #36]	; 0x24
 8006ef8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006efa:	445b      	add	r3, fp
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	3301      	adds	r3, #1
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	9304      	str	r3, [sp, #16]
 8006f04:	bfb8      	it	lt
 8006f06:	2301      	movlt	r3, #1
 8006f08:	69e0      	ldr	r0, [r4, #28]
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	2204      	movs	r2, #4
 8006f0e:	f102 0614 	add.w	r6, r2, #20
 8006f12:	429e      	cmp	r6, r3
 8006f14:	d93d      	bls.n	8006f92 <_dtoa_r+0x31a>
 8006f16:	6041      	str	r1, [r0, #4]
 8006f18:	4620      	mov	r0, r4
 8006f1a:	f000 fd9f 	bl	8007a5c <_Balloc>
 8006f1e:	9000      	str	r0, [sp, #0]
 8006f20:	2800      	cmp	r0, #0
 8006f22:	d139      	bne.n	8006f98 <_dtoa_r+0x320>
 8006f24:	4b16      	ldr	r3, [pc, #88]	; (8006f80 <_dtoa_r+0x308>)
 8006f26:	4602      	mov	r2, r0
 8006f28:	f240 11af 	movw	r1, #431	; 0x1af
 8006f2c:	e6bd      	b.n	8006caa <_dtoa_r+0x32>
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e7e1      	b.n	8006ef6 <_dtoa_r+0x27e>
 8006f32:	2501      	movs	r5, #1
 8006f34:	2300      	movs	r3, #0
 8006f36:	9307      	str	r3, [sp, #28]
 8006f38:	9509      	str	r5, [sp, #36]	; 0x24
 8006f3a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f3e:	9301      	str	r3, [sp, #4]
 8006f40:	9304      	str	r3, [sp, #16]
 8006f42:	2200      	movs	r2, #0
 8006f44:	2312      	movs	r3, #18
 8006f46:	e7d1      	b.n	8006eec <_dtoa_r+0x274>
 8006f48:	636f4361 	.word	0x636f4361
 8006f4c:	3fd287a7 	.word	0x3fd287a7
 8006f50:	8b60c8b3 	.word	0x8b60c8b3
 8006f54:	3fc68a28 	.word	0x3fc68a28
 8006f58:	509f79fb 	.word	0x509f79fb
 8006f5c:	3fd34413 	.word	0x3fd34413
 8006f60:	08008ab1 	.word	0x08008ab1
 8006f64:	08008ac8 	.word	0x08008ac8
 8006f68:	7ff00000 	.word	0x7ff00000
 8006f6c:	08008aad 	.word	0x08008aad
 8006f70:	08008aa4 	.word	0x08008aa4
 8006f74:	08008a81 	.word	0x08008a81
 8006f78:	3ff80000 	.word	0x3ff80000
 8006f7c:	08008bb8 	.word	0x08008bb8
 8006f80:	08008b20 	.word	0x08008b20
 8006f84:	2301      	movs	r3, #1
 8006f86:	9309      	str	r3, [sp, #36]	; 0x24
 8006f88:	e7d7      	b.n	8006f3a <_dtoa_r+0x2c2>
 8006f8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f8c:	9301      	str	r3, [sp, #4]
 8006f8e:	9304      	str	r3, [sp, #16]
 8006f90:	e7ba      	b.n	8006f08 <_dtoa_r+0x290>
 8006f92:	3101      	adds	r1, #1
 8006f94:	0052      	lsls	r2, r2, #1
 8006f96:	e7ba      	b.n	8006f0e <_dtoa_r+0x296>
 8006f98:	69e3      	ldr	r3, [r4, #28]
 8006f9a:	9a00      	ldr	r2, [sp, #0]
 8006f9c:	601a      	str	r2, [r3, #0]
 8006f9e:	9b04      	ldr	r3, [sp, #16]
 8006fa0:	2b0e      	cmp	r3, #14
 8006fa2:	f200 80a8 	bhi.w	80070f6 <_dtoa_r+0x47e>
 8006fa6:	2d00      	cmp	r5, #0
 8006fa8:	f000 80a5 	beq.w	80070f6 <_dtoa_r+0x47e>
 8006fac:	f1bb 0f00 	cmp.w	fp, #0
 8006fb0:	dd38      	ble.n	8007024 <_dtoa_r+0x3ac>
 8006fb2:	4bc0      	ldr	r3, [pc, #768]	; (80072b4 <_dtoa_r+0x63c>)
 8006fb4:	f00b 020f 	and.w	r2, fp, #15
 8006fb8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fbc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006fc0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006fc4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006fc8:	d019      	beq.n	8006ffe <_dtoa_r+0x386>
 8006fca:	4bbb      	ldr	r3, [pc, #748]	; (80072b8 <_dtoa_r+0x640>)
 8006fcc:	ec51 0b18 	vmov	r0, r1, d8
 8006fd0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fd4:	f7f9 fc52 	bl	800087c <__aeabi_ddiv>
 8006fd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fdc:	f008 080f 	and.w	r8, r8, #15
 8006fe0:	2503      	movs	r5, #3
 8006fe2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80072b8 <_dtoa_r+0x640>
 8006fe6:	f1b8 0f00 	cmp.w	r8, #0
 8006fea:	d10a      	bne.n	8007002 <_dtoa_r+0x38a>
 8006fec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ff0:	4632      	mov	r2, r6
 8006ff2:	463b      	mov	r3, r7
 8006ff4:	f7f9 fc42 	bl	800087c <__aeabi_ddiv>
 8006ff8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ffc:	e02b      	b.n	8007056 <_dtoa_r+0x3de>
 8006ffe:	2502      	movs	r5, #2
 8007000:	e7ef      	b.n	8006fe2 <_dtoa_r+0x36a>
 8007002:	f018 0f01 	tst.w	r8, #1
 8007006:	d008      	beq.n	800701a <_dtoa_r+0x3a2>
 8007008:	4630      	mov	r0, r6
 800700a:	4639      	mov	r1, r7
 800700c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007010:	f7f9 fb0a 	bl	8000628 <__aeabi_dmul>
 8007014:	3501      	adds	r5, #1
 8007016:	4606      	mov	r6, r0
 8007018:	460f      	mov	r7, r1
 800701a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800701e:	f109 0908 	add.w	r9, r9, #8
 8007022:	e7e0      	b.n	8006fe6 <_dtoa_r+0x36e>
 8007024:	f000 809f 	beq.w	8007166 <_dtoa_r+0x4ee>
 8007028:	f1cb 0600 	rsb	r6, fp, #0
 800702c:	4ba1      	ldr	r3, [pc, #644]	; (80072b4 <_dtoa_r+0x63c>)
 800702e:	4fa2      	ldr	r7, [pc, #648]	; (80072b8 <_dtoa_r+0x640>)
 8007030:	f006 020f 	and.w	r2, r6, #15
 8007034:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703c:	ec51 0b18 	vmov	r0, r1, d8
 8007040:	f7f9 faf2 	bl	8000628 <__aeabi_dmul>
 8007044:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007048:	1136      	asrs	r6, r6, #4
 800704a:	2300      	movs	r3, #0
 800704c:	2502      	movs	r5, #2
 800704e:	2e00      	cmp	r6, #0
 8007050:	d17e      	bne.n	8007150 <_dtoa_r+0x4d8>
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1d0      	bne.n	8006ff8 <_dtoa_r+0x380>
 8007056:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007058:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 8084 	beq.w	800716a <_dtoa_r+0x4f2>
 8007062:	4b96      	ldr	r3, [pc, #600]	; (80072bc <_dtoa_r+0x644>)
 8007064:	2200      	movs	r2, #0
 8007066:	4640      	mov	r0, r8
 8007068:	4649      	mov	r1, r9
 800706a:	f7f9 fd4f 	bl	8000b0c <__aeabi_dcmplt>
 800706e:	2800      	cmp	r0, #0
 8007070:	d07b      	beq.n	800716a <_dtoa_r+0x4f2>
 8007072:	9b04      	ldr	r3, [sp, #16]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d078      	beq.n	800716a <_dtoa_r+0x4f2>
 8007078:	9b01      	ldr	r3, [sp, #4]
 800707a:	2b00      	cmp	r3, #0
 800707c:	dd39      	ble.n	80070f2 <_dtoa_r+0x47a>
 800707e:	4b90      	ldr	r3, [pc, #576]	; (80072c0 <_dtoa_r+0x648>)
 8007080:	2200      	movs	r2, #0
 8007082:	4640      	mov	r0, r8
 8007084:	4649      	mov	r1, r9
 8007086:	f7f9 facf 	bl	8000628 <__aeabi_dmul>
 800708a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800708e:	9e01      	ldr	r6, [sp, #4]
 8007090:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007094:	3501      	adds	r5, #1
 8007096:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800709a:	4628      	mov	r0, r5
 800709c:	f7f9 fa5a 	bl	8000554 <__aeabi_i2d>
 80070a0:	4642      	mov	r2, r8
 80070a2:	464b      	mov	r3, r9
 80070a4:	f7f9 fac0 	bl	8000628 <__aeabi_dmul>
 80070a8:	4b86      	ldr	r3, [pc, #536]	; (80072c4 <_dtoa_r+0x64c>)
 80070aa:	2200      	movs	r2, #0
 80070ac:	f7f9 f906 	bl	80002bc <__adddf3>
 80070b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80070b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070b8:	9303      	str	r3, [sp, #12]
 80070ba:	2e00      	cmp	r6, #0
 80070bc:	d158      	bne.n	8007170 <_dtoa_r+0x4f8>
 80070be:	4b82      	ldr	r3, [pc, #520]	; (80072c8 <_dtoa_r+0x650>)
 80070c0:	2200      	movs	r2, #0
 80070c2:	4640      	mov	r0, r8
 80070c4:	4649      	mov	r1, r9
 80070c6:	f7f9 f8f7 	bl	80002b8 <__aeabi_dsub>
 80070ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070ce:	4680      	mov	r8, r0
 80070d0:	4689      	mov	r9, r1
 80070d2:	f7f9 fd39 	bl	8000b48 <__aeabi_dcmpgt>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f040 8296 	bne.w	8007608 <_dtoa_r+0x990>
 80070dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80070e0:	4640      	mov	r0, r8
 80070e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070e6:	4649      	mov	r1, r9
 80070e8:	f7f9 fd10 	bl	8000b0c <__aeabi_dcmplt>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f040 8289 	bne.w	8007604 <_dtoa_r+0x98c>
 80070f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80070f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f2c0 814e 	blt.w	800739a <_dtoa_r+0x722>
 80070fe:	f1bb 0f0e 	cmp.w	fp, #14
 8007102:	f300 814a 	bgt.w	800739a <_dtoa_r+0x722>
 8007106:	4b6b      	ldr	r3, [pc, #428]	; (80072b4 <_dtoa_r+0x63c>)
 8007108:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800710c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007110:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007112:	2b00      	cmp	r3, #0
 8007114:	f280 80dc 	bge.w	80072d0 <_dtoa_r+0x658>
 8007118:	9b04      	ldr	r3, [sp, #16]
 800711a:	2b00      	cmp	r3, #0
 800711c:	f300 80d8 	bgt.w	80072d0 <_dtoa_r+0x658>
 8007120:	f040 826f 	bne.w	8007602 <_dtoa_r+0x98a>
 8007124:	4b68      	ldr	r3, [pc, #416]	; (80072c8 <_dtoa_r+0x650>)
 8007126:	2200      	movs	r2, #0
 8007128:	4640      	mov	r0, r8
 800712a:	4649      	mov	r1, r9
 800712c:	f7f9 fa7c 	bl	8000628 <__aeabi_dmul>
 8007130:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007134:	f7f9 fcfe 	bl	8000b34 <__aeabi_dcmpge>
 8007138:	9e04      	ldr	r6, [sp, #16]
 800713a:	4637      	mov	r7, r6
 800713c:	2800      	cmp	r0, #0
 800713e:	f040 8245 	bne.w	80075cc <_dtoa_r+0x954>
 8007142:	9d00      	ldr	r5, [sp, #0]
 8007144:	2331      	movs	r3, #49	; 0x31
 8007146:	f805 3b01 	strb.w	r3, [r5], #1
 800714a:	f10b 0b01 	add.w	fp, fp, #1
 800714e:	e241      	b.n	80075d4 <_dtoa_r+0x95c>
 8007150:	07f2      	lsls	r2, r6, #31
 8007152:	d505      	bpl.n	8007160 <_dtoa_r+0x4e8>
 8007154:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007158:	f7f9 fa66 	bl	8000628 <__aeabi_dmul>
 800715c:	3501      	adds	r5, #1
 800715e:	2301      	movs	r3, #1
 8007160:	1076      	asrs	r6, r6, #1
 8007162:	3708      	adds	r7, #8
 8007164:	e773      	b.n	800704e <_dtoa_r+0x3d6>
 8007166:	2502      	movs	r5, #2
 8007168:	e775      	b.n	8007056 <_dtoa_r+0x3de>
 800716a:	9e04      	ldr	r6, [sp, #16]
 800716c:	465f      	mov	r7, fp
 800716e:	e792      	b.n	8007096 <_dtoa_r+0x41e>
 8007170:	9900      	ldr	r1, [sp, #0]
 8007172:	4b50      	ldr	r3, [pc, #320]	; (80072b4 <_dtoa_r+0x63c>)
 8007174:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007178:	4431      	add	r1, r6
 800717a:	9102      	str	r1, [sp, #8]
 800717c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800717e:	eeb0 9a47 	vmov.f32	s18, s14
 8007182:	eef0 9a67 	vmov.f32	s19, s15
 8007186:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800718a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800718e:	2900      	cmp	r1, #0
 8007190:	d044      	beq.n	800721c <_dtoa_r+0x5a4>
 8007192:	494e      	ldr	r1, [pc, #312]	; (80072cc <_dtoa_r+0x654>)
 8007194:	2000      	movs	r0, #0
 8007196:	f7f9 fb71 	bl	800087c <__aeabi_ddiv>
 800719a:	ec53 2b19 	vmov	r2, r3, d9
 800719e:	f7f9 f88b 	bl	80002b8 <__aeabi_dsub>
 80071a2:	9d00      	ldr	r5, [sp, #0]
 80071a4:	ec41 0b19 	vmov	d9, r0, r1
 80071a8:	4649      	mov	r1, r9
 80071aa:	4640      	mov	r0, r8
 80071ac:	f7f9 fcec 	bl	8000b88 <__aeabi_d2iz>
 80071b0:	4606      	mov	r6, r0
 80071b2:	f7f9 f9cf 	bl	8000554 <__aeabi_i2d>
 80071b6:	4602      	mov	r2, r0
 80071b8:	460b      	mov	r3, r1
 80071ba:	4640      	mov	r0, r8
 80071bc:	4649      	mov	r1, r9
 80071be:	f7f9 f87b 	bl	80002b8 <__aeabi_dsub>
 80071c2:	3630      	adds	r6, #48	; 0x30
 80071c4:	f805 6b01 	strb.w	r6, [r5], #1
 80071c8:	ec53 2b19 	vmov	r2, r3, d9
 80071cc:	4680      	mov	r8, r0
 80071ce:	4689      	mov	r9, r1
 80071d0:	f7f9 fc9c 	bl	8000b0c <__aeabi_dcmplt>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d164      	bne.n	80072a2 <_dtoa_r+0x62a>
 80071d8:	4642      	mov	r2, r8
 80071da:	464b      	mov	r3, r9
 80071dc:	4937      	ldr	r1, [pc, #220]	; (80072bc <_dtoa_r+0x644>)
 80071de:	2000      	movs	r0, #0
 80071e0:	f7f9 f86a 	bl	80002b8 <__aeabi_dsub>
 80071e4:	ec53 2b19 	vmov	r2, r3, d9
 80071e8:	f7f9 fc90 	bl	8000b0c <__aeabi_dcmplt>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	f040 80b6 	bne.w	800735e <_dtoa_r+0x6e6>
 80071f2:	9b02      	ldr	r3, [sp, #8]
 80071f4:	429d      	cmp	r5, r3
 80071f6:	f43f af7c 	beq.w	80070f2 <_dtoa_r+0x47a>
 80071fa:	4b31      	ldr	r3, [pc, #196]	; (80072c0 <_dtoa_r+0x648>)
 80071fc:	ec51 0b19 	vmov	r0, r1, d9
 8007200:	2200      	movs	r2, #0
 8007202:	f7f9 fa11 	bl	8000628 <__aeabi_dmul>
 8007206:	4b2e      	ldr	r3, [pc, #184]	; (80072c0 <_dtoa_r+0x648>)
 8007208:	ec41 0b19 	vmov	d9, r0, r1
 800720c:	2200      	movs	r2, #0
 800720e:	4640      	mov	r0, r8
 8007210:	4649      	mov	r1, r9
 8007212:	f7f9 fa09 	bl	8000628 <__aeabi_dmul>
 8007216:	4680      	mov	r8, r0
 8007218:	4689      	mov	r9, r1
 800721a:	e7c5      	b.n	80071a8 <_dtoa_r+0x530>
 800721c:	ec51 0b17 	vmov	r0, r1, d7
 8007220:	f7f9 fa02 	bl	8000628 <__aeabi_dmul>
 8007224:	9b02      	ldr	r3, [sp, #8]
 8007226:	9d00      	ldr	r5, [sp, #0]
 8007228:	930f      	str	r3, [sp, #60]	; 0x3c
 800722a:	ec41 0b19 	vmov	d9, r0, r1
 800722e:	4649      	mov	r1, r9
 8007230:	4640      	mov	r0, r8
 8007232:	f7f9 fca9 	bl	8000b88 <__aeabi_d2iz>
 8007236:	4606      	mov	r6, r0
 8007238:	f7f9 f98c 	bl	8000554 <__aeabi_i2d>
 800723c:	3630      	adds	r6, #48	; 0x30
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4640      	mov	r0, r8
 8007244:	4649      	mov	r1, r9
 8007246:	f7f9 f837 	bl	80002b8 <__aeabi_dsub>
 800724a:	f805 6b01 	strb.w	r6, [r5], #1
 800724e:	9b02      	ldr	r3, [sp, #8]
 8007250:	429d      	cmp	r5, r3
 8007252:	4680      	mov	r8, r0
 8007254:	4689      	mov	r9, r1
 8007256:	f04f 0200 	mov.w	r2, #0
 800725a:	d124      	bne.n	80072a6 <_dtoa_r+0x62e>
 800725c:	4b1b      	ldr	r3, [pc, #108]	; (80072cc <_dtoa_r+0x654>)
 800725e:	ec51 0b19 	vmov	r0, r1, d9
 8007262:	f7f9 f82b 	bl	80002bc <__adddf3>
 8007266:	4602      	mov	r2, r0
 8007268:	460b      	mov	r3, r1
 800726a:	4640      	mov	r0, r8
 800726c:	4649      	mov	r1, r9
 800726e:	f7f9 fc6b 	bl	8000b48 <__aeabi_dcmpgt>
 8007272:	2800      	cmp	r0, #0
 8007274:	d173      	bne.n	800735e <_dtoa_r+0x6e6>
 8007276:	ec53 2b19 	vmov	r2, r3, d9
 800727a:	4914      	ldr	r1, [pc, #80]	; (80072cc <_dtoa_r+0x654>)
 800727c:	2000      	movs	r0, #0
 800727e:	f7f9 f81b 	bl	80002b8 <__aeabi_dsub>
 8007282:	4602      	mov	r2, r0
 8007284:	460b      	mov	r3, r1
 8007286:	4640      	mov	r0, r8
 8007288:	4649      	mov	r1, r9
 800728a:	f7f9 fc3f 	bl	8000b0c <__aeabi_dcmplt>
 800728e:	2800      	cmp	r0, #0
 8007290:	f43f af2f 	beq.w	80070f2 <_dtoa_r+0x47a>
 8007294:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007296:	1e6b      	subs	r3, r5, #1
 8007298:	930f      	str	r3, [sp, #60]	; 0x3c
 800729a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800729e:	2b30      	cmp	r3, #48	; 0x30
 80072a0:	d0f8      	beq.n	8007294 <_dtoa_r+0x61c>
 80072a2:	46bb      	mov	fp, r7
 80072a4:	e04a      	b.n	800733c <_dtoa_r+0x6c4>
 80072a6:	4b06      	ldr	r3, [pc, #24]	; (80072c0 <_dtoa_r+0x648>)
 80072a8:	f7f9 f9be 	bl	8000628 <__aeabi_dmul>
 80072ac:	4680      	mov	r8, r0
 80072ae:	4689      	mov	r9, r1
 80072b0:	e7bd      	b.n	800722e <_dtoa_r+0x5b6>
 80072b2:	bf00      	nop
 80072b4:	08008bb8 	.word	0x08008bb8
 80072b8:	08008b90 	.word	0x08008b90
 80072bc:	3ff00000 	.word	0x3ff00000
 80072c0:	40240000 	.word	0x40240000
 80072c4:	401c0000 	.word	0x401c0000
 80072c8:	40140000 	.word	0x40140000
 80072cc:	3fe00000 	.word	0x3fe00000
 80072d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80072d4:	9d00      	ldr	r5, [sp, #0]
 80072d6:	4642      	mov	r2, r8
 80072d8:	464b      	mov	r3, r9
 80072da:	4630      	mov	r0, r6
 80072dc:	4639      	mov	r1, r7
 80072de:	f7f9 facd 	bl	800087c <__aeabi_ddiv>
 80072e2:	f7f9 fc51 	bl	8000b88 <__aeabi_d2iz>
 80072e6:	9001      	str	r0, [sp, #4]
 80072e8:	f7f9 f934 	bl	8000554 <__aeabi_i2d>
 80072ec:	4642      	mov	r2, r8
 80072ee:	464b      	mov	r3, r9
 80072f0:	f7f9 f99a 	bl	8000628 <__aeabi_dmul>
 80072f4:	4602      	mov	r2, r0
 80072f6:	460b      	mov	r3, r1
 80072f8:	4630      	mov	r0, r6
 80072fa:	4639      	mov	r1, r7
 80072fc:	f7f8 ffdc 	bl	80002b8 <__aeabi_dsub>
 8007300:	9e01      	ldr	r6, [sp, #4]
 8007302:	9f04      	ldr	r7, [sp, #16]
 8007304:	3630      	adds	r6, #48	; 0x30
 8007306:	f805 6b01 	strb.w	r6, [r5], #1
 800730a:	9e00      	ldr	r6, [sp, #0]
 800730c:	1bae      	subs	r6, r5, r6
 800730e:	42b7      	cmp	r7, r6
 8007310:	4602      	mov	r2, r0
 8007312:	460b      	mov	r3, r1
 8007314:	d134      	bne.n	8007380 <_dtoa_r+0x708>
 8007316:	f7f8 ffd1 	bl	80002bc <__adddf3>
 800731a:	4642      	mov	r2, r8
 800731c:	464b      	mov	r3, r9
 800731e:	4606      	mov	r6, r0
 8007320:	460f      	mov	r7, r1
 8007322:	f7f9 fc11 	bl	8000b48 <__aeabi_dcmpgt>
 8007326:	b9c8      	cbnz	r0, 800735c <_dtoa_r+0x6e4>
 8007328:	4642      	mov	r2, r8
 800732a:	464b      	mov	r3, r9
 800732c:	4630      	mov	r0, r6
 800732e:	4639      	mov	r1, r7
 8007330:	f7f9 fbe2 	bl	8000af8 <__aeabi_dcmpeq>
 8007334:	b110      	cbz	r0, 800733c <_dtoa_r+0x6c4>
 8007336:	9b01      	ldr	r3, [sp, #4]
 8007338:	07db      	lsls	r3, r3, #31
 800733a:	d40f      	bmi.n	800735c <_dtoa_r+0x6e4>
 800733c:	4651      	mov	r1, sl
 800733e:	4620      	mov	r0, r4
 8007340:	f000 fbcc 	bl	8007adc <_Bfree>
 8007344:	2300      	movs	r3, #0
 8007346:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007348:	702b      	strb	r3, [r5, #0]
 800734a:	f10b 0301 	add.w	r3, fp, #1
 800734e:	6013      	str	r3, [r2, #0]
 8007350:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007352:	2b00      	cmp	r3, #0
 8007354:	f43f ace2 	beq.w	8006d1c <_dtoa_r+0xa4>
 8007358:	601d      	str	r5, [r3, #0]
 800735a:	e4df      	b.n	8006d1c <_dtoa_r+0xa4>
 800735c:	465f      	mov	r7, fp
 800735e:	462b      	mov	r3, r5
 8007360:	461d      	mov	r5, r3
 8007362:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007366:	2a39      	cmp	r2, #57	; 0x39
 8007368:	d106      	bne.n	8007378 <_dtoa_r+0x700>
 800736a:	9a00      	ldr	r2, [sp, #0]
 800736c:	429a      	cmp	r2, r3
 800736e:	d1f7      	bne.n	8007360 <_dtoa_r+0x6e8>
 8007370:	9900      	ldr	r1, [sp, #0]
 8007372:	2230      	movs	r2, #48	; 0x30
 8007374:	3701      	adds	r7, #1
 8007376:	700a      	strb	r2, [r1, #0]
 8007378:	781a      	ldrb	r2, [r3, #0]
 800737a:	3201      	adds	r2, #1
 800737c:	701a      	strb	r2, [r3, #0]
 800737e:	e790      	b.n	80072a2 <_dtoa_r+0x62a>
 8007380:	4ba3      	ldr	r3, [pc, #652]	; (8007610 <_dtoa_r+0x998>)
 8007382:	2200      	movs	r2, #0
 8007384:	f7f9 f950 	bl	8000628 <__aeabi_dmul>
 8007388:	2200      	movs	r2, #0
 800738a:	2300      	movs	r3, #0
 800738c:	4606      	mov	r6, r0
 800738e:	460f      	mov	r7, r1
 8007390:	f7f9 fbb2 	bl	8000af8 <__aeabi_dcmpeq>
 8007394:	2800      	cmp	r0, #0
 8007396:	d09e      	beq.n	80072d6 <_dtoa_r+0x65e>
 8007398:	e7d0      	b.n	800733c <_dtoa_r+0x6c4>
 800739a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800739c:	2a00      	cmp	r2, #0
 800739e:	f000 80ca 	beq.w	8007536 <_dtoa_r+0x8be>
 80073a2:	9a07      	ldr	r2, [sp, #28]
 80073a4:	2a01      	cmp	r2, #1
 80073a6:	f300 80ad 	bgt.w	8007504 <_dtoa_r+0x88c>
 80073aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073ac:	2a00      	cmp	r2, #0
 80073ae:	f000 80a5 	beq.w	80074fc <_dtoa_r+0x884>
 80073b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073b6:	9e08      	ldr	r6, [sp, #32]
 80073b8:	9d05      	ldr	r5, [sp, #20]
 80073ba:	9a05      	ldr	r2, [sp, #20]
 80073bc:	441a      	add	r2, r3
 80073be:	9205      	str	r2, [sp, #20]
 80073c0:	9a06      	ldr	r2, [sp, #24]
 80073c2:	2101      	movs	r1, #1
 80073c4:	441a      	add	r2, r3
 80073c6:	4620      	mov	r0, r4
 80073c8:	9206      	str	r2, [sp, #24]
 80073ca:	f000 fc3d 	bl	8007c48 <__i2b>
 80073ce:	4607      	mov	r7, r0
 80073d0:	b165      	cbz	r5, 80073ec <_dtoa_r+0x774>
 80073d2:	9b06      	ldr	r3, [sp, #24]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	dd09      	ble.n	80073ec <_dtoa_r+0x774>
 80073d8:	42ab      	cmp	r3, r5
 80073da:	9a05      	ldr	r2, [sp, #20]
 80073dc:	bfa8      	it	ge
 80073de:	462b      	movge	r3, r5
 80073e0:	1ad2      	subs	r2, r2, r3
 80073e2:	9205      	str	r2, [sp, #20]
 80073e4:	9a06      	ldr	r2, [sp, #24]
 80073e6:	1aed      	subs	r5, r5, r3
 80073e8:	1ad3      	subs	r3, r2, r3
 80073ea:	9306      	str	r3, [sp, #24]
 80073ec:	9b08      	ldr	r3, [sp, #32]
 80073ee:	b1f3      	cbz	r3, 800742e <_dtoa_r+0x7b6>
 80073f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 80a3 	beq.w	800753e <_dtoa_r+0x8c6>
 80073f8:	2e00      	cmp	r6, #0
 80073fa:	dd10      	ble.n	800741e <_dtoa_r+0x7a6>
 80073fc:	4639      	mov	r1, r7
 80073fe:	4632      	mov	r2, r6
 8007400:	4620      	mov	r0, r4
 8007402:	f000 fce1 	bl	8007dc8 <__pow5mult>
 8007406:	4652      	mov	r2, sl
 8007408:	4601      	mov	r1, r0
 800740a:	4607      	mov	r7, r0
 800740c:	4620      	mov	r0, r4
 800740e:	f000 fc31 	bl	8007c74 <__multiply>
 8007412:	4651      	mov	r1, sl
 8007414:	4680      	mov	r8, r0
 8007416:	4620      	mov	r0, r4
 8007418:	f000 fb60 	bl	8007adc <_Bfree>
 800741c:	46c2      	mov	sl, r8
 800741e:	9b08      	ldr	r3, [sp, #32]
 8007420:	1b9a      	subs	r2, r3, r6
 8007422:	d004      	beq.n	800742e <_dtoa_r+0x7b6>
 8007424:	4651      	mov	r1, sl
 8007426:	4620      	mov	r0, r4
 8007428:	f000 fcce 	bl	8007dc8 <__pow5mult>
 800742c:	4682      	mov	sl, r0
 800742e:	2101      	movs	r1, #1
 8007430:	4620      	mov	r0, r4
 8007432:	f000 fc09 	bl	8007c48 <__i2b>
 8007436:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007438:	2b00      	cmp	r3, #0
 800743a:	4606      	mov	r6, r0
 800743c:	f340 8081 	ble.w	8007542 <_dtoa_r+0x8ca>
 8007440:	461a      	mov	r2, r3
 8007442:	4601      	mov	r1, r0
 8007444:	4620      	mov	r0, r4
 8007446:	f000 fcbf 	bl	8007dc8 <__pow5mult>
 800744a:	9b07      	ldr	r3, [sp, #28]
 800744c:	2b01      	cmp	r3, #1
 800744e:	4606      	mov	r6, r0
 8007450:	dd7a      	ble.n	8007548 <_dtoa_r+0x8d0>
 8007452:	f04f 0800 	mov.w	r8, #0
 8007456:	6933      	ldr	r3, [r6, #16]
 8007458:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800745c:	6918      	ldr	r0, [r3, #16]
 800745e:	f000 fba5 	bl	8007bac <__hi0bits>
 8007462:	f1c0 0020 	rsb	r0, r0, #32
 8007466:	9b06      	ldr	r3, [sp, #24]
 8007468:	4418      	add	r0, r3
 800746a:	f010 001f 	ands.w	r0, r0, #31
 800746e:	f000 8094 	beq.w	800759a <_dtoa_r+0x922>
 8007472:	f1c0 0320 	rsb	r3, r0, #32
 8007476:	2b04      	cmp	r3, #4
 8007478:	f340 8085 	ble.w	8007586 <_dtoa_r+0x90e>
 800747c:	9b05      	ldr	r3, [sp, #20]
 800747e:	f1c0 001c 	rsb	r0, r0, #28
 8007482:	4403      	add	r3, r0
 8007484:	9305      	str	r3, [sp, #20]
 8007486:	9b06      	ldr	r3, [sp, #24]
 8007488:	4403      	add	r3, r0
 800748a:	4405      	add	r5, r0
 800748c:	9306      	str	r3, [sp, #24]
 800748e:	9b05      	ldr	r3, [sp, #20]
 8007490:	2b00      	cmp	r3, #0
 8007492:	dd05      	ble.n	80074a0 <_dtoa_r+0x828>
 8007494:	4651      	mov	r1, sl
 8007496:	461a      	mov	r2, r3
 8007498:	4620      	mov	r0, r4
 800749a:	f000 fcef 	bl	8007e7c <__lshift>
 800749e:	4682      	mov	sl, r0
 80074a0:	9b06      	ldr	r3, [sp, #24]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	dd05      	ble.n	80074b2 <_dtoa_r+0x83a>
 80074a6:	4631      	mov	r1, r6
 80074a8:	461a      	mov	r2, r3
 80074aa:	4620      	mov	r0, r4
 80074ac:	f000 fce6 	bl	8007e7c <__lshift>
 80074b0:	4606      	mov	r6, r0
 80074b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d072      	beq.n	800759e <_dtoa_r+0x926>
 80074b8:	4631      	mov	r1, r6
 80074ba:	4650      	mov	r0, sl
 80074bc:	f000 fd4a 	bl	8007f54 <__mcmp>
 80074c0:	2800      	cmp	r0, #0
 80074c2:	da6c      	bge.n	800759e <_dtoa_r+0x926>
 80074c4:	2300      	movs	r3, #0
 80074c6:	4651      	mov	r1, sl
 80074c8:	220a      	movs	r2, #10
 80074ca:	4620      	mov	r0, r4
 80074cc:	f000 fb28 	bl	8007b20 <__multadd>
 80074d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80074d6:	4682      	mov	sl, r0
 80074d8:	2b00      	cmp	r3, #0
 80074da:	f000 81b0 	beq.w	800783e <_dtoa_r+0xbc6>
 80074de:	2300      	movs	r3, #0
 80074e0:	4639      	mov	r1, r7
 80074e2:	220a      	movs	r2, #10
 80074e4:	4620      	mov	r0, r4
 80074e6:	f000 fb1b 	bl	8007b20 <__multadd>
 80074ea:	9b01      	ldr	r3, [sp, #4]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	4607      	mov	r7, r0
 80074f0:	f300 8096 	bgt.w	8007620 <_dtoa_r+0x9a8>
 80074f4:	9b07      	ldr	r3, [sp, #28]
 80074f6:	2b02      	cmp	r3, #2
 80074f8:	dc59      	bgt.n	80075ae <_dtoa_r+0x936>
 80074fa:	e091      	b.n	8007620 <_dtoa_r+0x9a8>
 80074fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80074fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007502:	e758      	b.n	80073b6 <_dtoa_r+0x73e>
 8007504:	9b04      	ldr	r3, [sp, #16]
 8007506:	1e5e      	subs	r6, r3, #1
 8007508:	9b08      	ldr	r3, [sp, #32]
 800750a:	42b3      	cmp	r3, r6
 800750c:	bfbf      	itttt	lt
 800750e:	9b08      	ldrlt	r3, [sp, #32]
 8007510:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007512:	9608      	strlt	r6, [sp, #32]
 8007514:	1af3      	sublt	r3, r6, r3
 8007516:	bfb4      	ite	lt
 8007518:	18d2      	addlt	r2, r2, r3
 800751a:	1b9e      	subge	r6, r3, r6
 800751c:	9b04      	ldr	r3, [sp, #16]
 800751e:	bfbc      	itt	lt
 8007520:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007522:	2600      	movlt	r6, #0
 8007524:	2b00      	cmp	r3, #0
 8007526:	bfb7      	itett	lt
 8007528:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800752c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007530:	1a9d      	sublt	r5, r3, r2
 8007532:	2300      	movlt	r3, #0
 8007534:	e741      	b.n	80073ba <_dtoa_r+0x742>
 8007536:	9e08      	ldr	r6, [sp, #32]
 8007538:	9d05      	ldr	r5, [sp, #20]
 800753a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800753c:	e748      	b.n	80073d0 <_dtoa_r+0x758>
 800753e:	9a08      	ldr	r2, [sp, #32]
 8007540:	e770      	b.n	8007424 <_dtoa_r+0x7ac>
 8007542:	9b07      	ldr	r3, [sp, #28]
 8007544:	2b01      	cmp	r3, #1
 8007546:	dc19      	bgt.n	800757c <_dtoa_r+0x904>
 8007548:	9b02      	ldr	r3, [sp, #8]
 800754a:	b9bb      	cbnz	r3, 800757c <_dtoa_r+0x904>
 800754c:	9b03      	ldr	r3, [sp, #12]
 800754e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007552:	b99b      	cbnz	r3, 800757c <_dtoa_r+0x904>
 8007554:	9b03      	ldr	r3, [sp, #12]
 8007556:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800755a:	0d1b      	lsrs	r3, r3, #20
 800755c:	051b      	lsls	r3, r3, #20
 800755e:	b183      	cbz	r3, 8007582 <_dtoa_r+0x90a>
 8007560:	9b05      	ldr	r3, [sp, #20]
 8007562:	3301      	adds	r3, #1
 8007564:	9305      	str	r3, [sp, #20]
 8007566:	9b06      	ldr	r3, [sp, #24]
 8007568:	3301      	adds	r3, #1
 800756a:	9306      	str	r3, [sp, #24]
 800756c:	f04f 0801 	mov.w	r8, #1
 8007570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007572:	2b00      	cmp	r3, #0
 8007574:	f47f af6f 	bne.w	8007456 <_dtoa_r+0x7de>
 8007578:	2001      	movs	r0, #1
 800757a:	e774      	b.n	8007466 <_dtoa_r+0x7ee>
 800757c:	f04f 0800 	mov.w	r8, #0
 8007580:	e7f6      	b.n	8007570 <_dtoa_r+0x8f8>
 8007582:	4698      	mov	r8, r3
 8007584:	e7f4      	b.n	8007570 <_dtoa_r+0x8f8>
 8007586:	d082      	beq.n	800748e <_dtoa_r+0x816>
 8007588:	9a05      	ldr	r2, [sp, #20]
 800758a:	331c      	adds	r3, #28
 800758c:	441a      	add	r2, r3
 800758e:	9205      	str	r2, [sp, #20]
 8007590:	9a06      	ldr	r2, [sp, #24]
 8007592:	441a      	add	r2, r3
 8007594:	441d      	add	r5, r3
 8007596:	9206      	str	r2, [sp, #24]
 8007598:	e779      	b.n	800748e <_dtoa_r+0x816>
 800759a:	4603      	mov	r3, r0
 800759c:	e7f4      	b.n	8007588 <_dtoa_r+0x910>
 800759e:	9b04      	ldr	r3, [sp, #16]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	dc37      	bgt.n	8007614 <_dtoa_r+0x99c>
 80075a4:	9b07      	ldr	r3, [sp, #28]
 80075a6:	2b02      	cmp	r3, #2
 80075a8:	dd34      	ble.n	8007614 <_dtoa_r+0x99c>
 80075aa:	9b04      	ldr	r3, [sp, #16]
 80075ac:	9301      	str	r3, [sp, #4]
 80075ae:	9b01      	ldr	r3, [sp, #4]
 80075b0:	b963      	cbnz	r3, 80075cc <_dtoa_r+0x954>
 80075b2:	4631      	mov	r1, r6
 80075b4:	2205      	movs	r2, #5
 80075b6:	4620      	mov	r0, r4
 80075b8:	f000 fab2 	bl	8007b20 <__multadd>
 80075bc:	4601      	mov	r1, r0
 80075be:	4606      	mov	r6, r0
 80075c0:	4650      	mov	r0, sl
 80075c2:	f000 fcc7 	bl	8007f54 <__mcmp>
 80075c6:	2800      	cmp	r0, #0
 80075c8:	f73f adbb 	bgt.w	8007142 <_dtoa_r+0x4ca>
 80075cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075ce:	9d00      	ldr	r5, [sp, #0]
 80075d0:	ea6f 0b03 	mvn.w	fp, r3
 80075d4:	f04f 0800 	mov.w	r8, #0
 80075d8:	4631      	mov	r1, r6
 80075da:	4620      	mov	r0, r4
 80075dc:	f000 fa7e 	bl	8007adc <_Bfree>
 80075e0:	2f00      	cmp	r7, #0
 80075e2:	f43f aeab 	beq.w	800733c <_dtoa_r+0x6c4>
 80075e6:	f1b8 0f00 	cmp.w	r8, #0
 80075ea:	d005      	beq.n	80075f8 <_dtoa_r+0x980>
 80075ec:	45b8      	cmp	r8, r7
 80075ee:	d003      	beq.n	80075f8 <_dtoa_r+0x980>
 80075f0:	4641      	mov	r1, r8
 80075f2:	4620      	mov	r0, r4
 80075f4:	f000 fa72 	bl	8007adc <_Bfree>
 80075f8:	4639      	mov	r1, r7
 80075fa:	4620      	mov	r0, r4
 80075fc:	f000 fa6e 	bl	8007adc <_Bfree>
 8007600:	e69c      	b.n	800733c <_dtoa_r+0x6c4>
 8007602:	2600      	movs	r6, #0
 8007604:	4637      	mov	r7, r6
 8007606:	e7e1      	b.n	80075cc <_dtoa_r+0x954>
 8007608:	46bb      	mov	fp, r7
 800760a:	4637      	mov	r7, r6
 800760c:	e599      	b.n	8007142 <_dtoa_r+0x4ca>
 800760e:	bf00      	nop
 8007610:	40240000 	.word	0x40240000
 8007614:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007616:	2b00      	cmp	r3, #0
 8007618:	f000 80c8 	beq.w	80077ac <_dtoa_r+0xb34>
 800761c:	9b04      	ldr	r3, [sp, #16]
 800761e:	9301      	str	r3, [sp, #4]
 8007620:	2d00      	cmp	r5, #0
 8007622:	dd05      	ble.n	8007630 <_dtoa_r+0x9b8>
 8007624:	4639      	mov	r1, r7
 8007626:	462a      	mov	r2, r5
 8007628:	4620      	mov	r0, r4
 800762a:	f000 fc27 	bl	8007e7c <__lshift>
 800762e:	4607      	mov	r7, r0
 8007630:	f1b8 0f00 	cmp.w	r8, #0
 8007634:	d05b      	beq.n	80076ee <_dtoa_r+0xa76>
 8007636:	6879      	ldr	r1, [r7, #4]
 8007638:	4620      	mov	r0, r4
 800763a:	f000 fa0f 	bl	8007a5c <_Balloc>
 800763e:	4605      	mov	r5, r0
 8007640:	b928      	cbnz	r0, 800764e <_dtoa_r+0x9d6>
 8007642:	4b83      	ldr	r3, [pc, #524]	; (8007850 <_dtoa_r+0xbd8>)
 8007644:	4602      	mov	r2, r0
 8007646:	f240 21ef 	movw	r1, #751	; 0x2ef
 800764a:	f7ff bb2e 	b.w	8006caa <_dtoa_r+0x32>
 800764e:	693a      	ldr	r2, [r7, #16]
 8007650:	3202      	adds	r2, #2
 8007652:	0092      	lsls	r2, r2, #2
 8007654:	f107 010c 	add.w	r1, r7, #12
 8007658:	300c      	adds	r0, #12
 800765a:	f001 f813 	bl	8008684 <memcpy>
 800765e:	2201      	movs	r2, #1
 8007660:	4629      	mov	r1, r5
 8007662:	4620      	mov	r0, r4
 8007664:	f000 fc0a 	bl	8007e7c <__lshift>
 8007668:	9b00      	ldr	r3, [sp, #0]
 800766a:	3301      	adds	r3, #1
 800766c:	9304      	str	r3, [sp, #16]
 800766e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007672:	4413      	add	r3, r2
 8007674:	9308      	str	r3, [sp, #32]
 8007676:	9b02      	ldr	r3, [sp, #8]
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	46b8      	mov	r8, r7
 800767e:	9306      	str	r3, [sp, #24]
 8007680:	4607      	mov	r7, r0
 8007682:	9b04      	ldr	r3, [sp, #16]
 8007684:	4631      	mov	r1, r6
 8007686:	3b01      	subs	r3, #1
 8007688:	4650      	mov	r0, sl
 800768a:	9301      	str	r3, [sp, #4]
 800768c:	f7ff fa69 	bl	8006b62 <quorem>
 8007690:	4641      	mov	r1, r8
 8007692:	9002      	str	r0, [sp, #8]
 8007694:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007698:	4650      	mov	r0, sl
 800769a:	f000 fc5b 	bl	8007f54 <__mcmp>
 800769e:	463a      	mov	r2, r7
 80076a0:	9005      	str	r0, [sp, #20]
 80076a2:	4631      	mov	r1, r6
 80076a4:	4620      	mov	r0, r4
 80076a6:	f000 fc71 	bl	8007f8c <__mdiff>
 80076aa:	68c2      	ldr	r2, [r0, #12]
 80076ac:	4605      	mov	r5, r0
 80076ae:	bb02      	cbnz	r2, 80076f2 <_dtoa_r+0xa7a>
 80076b0:	4601      	mov	r1, r0
 80076b2:	4650      	mov	r0, sl
 80076b4:	f000 fc4e 	bl	8007f54 <__mcmp>
 80076b8:	4602      	mov	r2, r0
 80076ba:	4629      	mov	r1, r5
 80076bc:	4620      	mov	r0, r4
 80076be:	9209      	str	r2, [sp, #36]	; 0x24
 80076c0:	f000 fa0c 	bl	8007adc <_Bfree>
 80076c4:	9b07      	ldr	r3, [sp, #28]
 80076c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076c8:	9d04      	ldr	r5, [sp, #16]
 80076ca:	ea43 0102 	orr.w	r1, r3, r2
 80076ce:	9b06      	ldr	r3, [sp, #24]
 80076d0:	4319      	orrs	r1, r3
 80076d2:	d110      	bne.n	80076f6 <_dtoa_r+0xa7e>
 80076d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076d8:	d029      	beq.n	800772e <_dtoa_r+0xab6>
 80076da:	9b05      	ldr	r3, [sp, #20]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	dd02      	ble.n	80076e6 <_dtoa_r+0xa6e>
 80076e0:	9b02      	ldr	r3, [sp, #8]
 80076e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80076e6:	9b01      	ldr	r3, [sp, #4]
 80076e8:	f883 9000 	strb.w	r9, [r3]
 80076ec:	e774      	b.n	80075d8 <_dtoa_r+0x960>
 80076ee:	4638      	mov	r0, r7
 80076f0:	e7ba      	b.n	8007668 <_dtoa_r+0x9f0>
 80076f2:	2201      	movs	r2, #1
 80076f4:	e7e1      	b.n	80076ba <_dtoa_r+0xa42>
 80076f6:	9b05      	ldr	r3, [sp, #20]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	db04      	blt.n	8007706 <_dtoa_r+0xa8e>
 80076fc:	9907      	ldr	r1, [sp, #28]
 80076fe:	430b      	orrs	r3, r1
 8007700:	9906      	ldr	r1, [sp, #24]
 8007702:	430b      	orrs	r3, r1
 8007704:	d120      	bne.n	8007748 <_dtoa_r+0xad0>
 8007706:	2a00      	cmp	r2, #0
 8007708:	dded      	ble.n	80076e6 <_dtoa_r+0xa6e>
 800770a:	4651      	mov	r1, sl
 800770c:	2201      	movs	r2, #1
 800770e:	4620      	mov	r0, r4
 8007710:	f000 fbb4 	bl	8007e7c <__lshift>
 8007714:	4631      	mov	r1, r6
 8007716:	4682      	mov	sl, r0
 8007718:	f000 fc1c 	bl	8007f54 <__mcmp>
 800771c:	2800      	cmp	r0, #0
 800771e:	dc03      	bgt.n	8007728 <_dtoa_r+0xab0>
 8007720:	d1e1      	bne.n	80076e6 <_dtoa_r+0xa6e>
 8007722:	f019 0f01 	tst.w	r9, #1
 8007726:	d0de      	beq.n	80076e6 <_dtoa_r+0xa6e>
 8007728:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800772c:	d1d8      	bne.n	80076e0 <_dtoa_r+0xa68>
 800772e:	9a01      	ldr	r2, [sp, #4]
 8007730:	2339      	movs	r3, #57	; 0x39
 8007732:	7013      	strb	r3, [r2, #0]
 8007734:	462b      	mov	r3, r5
 8007736:	461d      	mov	r5, r3
 8007738:	3b01      	subs	r3, #1
 800773a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800773e:	2a39      	cmp	r2, #57	; 0x39
 8007740:	d06c      	beq.n	800781c <_dtoa_r+0xba4>
 8007742:	3201      	adds	r2, #1
 8007744:	701a      	strb	r2, [r3, #0]
 8007746:	e747      	b.n	80075d8 <_dtoa_r+0x960>
 8007748:	2a00      	cmp	r2, #0
 800774a:	dd07      	ble.n	800775c <_dtoa_r+0xae4>
 800774c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007750:	d0ed      	beq.n	800772e <_dtoa_r+0xab6>
 8007752:	9a01      	ldr	r2, [sp, #4]
 8007754:	f109 0301 	add.w	r3, r9, #1
 8007758:	7013      	strb	r3, [r2, #0]
 800775a:	e73d      	b.n	80075d8 <_dtoa_r+0x960>
 800775c:	9b04      	ldr	r3, [sp, #16]
 800775e:	9a08      	ldr	r2, [sp, #32]
 8007760:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007764:	4293      	cmp	r3, r2
 8007766:	d043      	beq.n	80077f0 <_dtoa_r+0xb78>
 8007768:	4651      	mov	r1, sl
 800776a:	2300      	movs	r3, #0
 800776c:	220a      	movs	r2, #10
 800776e:	4620      	mov	r0, r4
 8007770:	f000 f9d6 	bl	8007b20 <__multadd>
 8007774:	45b8      	cmp	r8, r7
 8007776:	4682      	mov	sl, r0
 8007778:	f04f 0300 	mov.w	r3, #0
 800777c:	f04f 020a 	mov.w	r2, #10
 8007780:	4641      	mov	r1, r8
 8007782:	4620      	mov	r0, r4
 8007784:	d107      	bne.n	8007796 <_dtoa_r+0xb1e>
 8007786:	f000 f9cb 	bl	8007b20 <__multadd>
 800778a:	4680      	mov	r8, r0
 800778c:	4607      	mov	r7, r0
 800778e:	9b04      	ldr	r3, [sp, #16]
 8007790:	3301      	adds	r3, #1
 8007792:	9304      	str	r3, [sp, #16]
 8007794:	e775      	b.n	8007682 <_dtoa_r+0xa0a>
 8007796:	f000 f9c3 	bl	8007b20 <__multadd>
 800779a:	4639      	mov	r1, r7
 800779c:	4680      	mov	r8, r0
 800779e:	2300      	movs	r3, #0
 80077a0:	220a      	movs	r2, #10
 80077a2:	4620      	mov	r0, r4
 80077a4:	f000 f9bc 	bl	8007b20 <__multadd>
 80077a8:	4607      	mov	r7, r0
 80077aa:	e7f0      	b.n	800778e <_dtoa_r+0xb16>
 80077ac:	9b04      	ldr	r3, [sp, #16]
 80077ae:	9301      	str	r3, [sp, #4]
 80077b0:	9d00      	ldr	r5, [sp, #0]
 80077b2:	4631      	mov	r1, r6
 80077b4:	4650      	mov	r0, sl
 80077b6:	f7ff f9d4 	bl	8006b62 <quorem>
 80077ba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80077be:	9b00      	ldr	r3, [sp, #0]
 80077c0:	f805 9b01 	strb.w	r9, [r5], #1
 80077c4:	1aea      	subs	r2, r5, r3
 80077c6:	9b01      	ldr	r3, [sp, #4]
 80077c8:	4293      	cmp	r3, r2
 80077ca:	dd07      	ble.n	80077dc <_dtoa_r+0xb64>
 80077cc:	4651      	mov	r1, sl
 80077ce:	2300      	movs	r3, #0
 80077d0:	220a      	movs	r2, #10
 80077d2:	4620      	mov	r0, r4
 80077d4:	f000 f9a4 	bl	8007b20 <__multadd>
 80077d8:	4682      	mov	sl, r0
 80077da:	e7ea      	b.n	80077b2 <_dtoa_r+0xb3a>
 80077dc:	9b01      	ldr	r3, [sp, #4]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	bfc8      	it	gt
 80077e2:	461d      	movgt	r5, r3
 80077e4:	9b00      	ldr	r3, [sp, #0]
 80077e6:	bfd8      	it	le
 80077e8:	2501      	movle	r5, #1
 80077ea:	441d      	add	r5, r3
 80077ec:	f04f 0800 	mov.w	r8, #0
 80077f0:	4651      	mov	r1, sl
 80077f2:	2201      	movs	r2, #1
 80077f4:	4620      	mov	r0, r4
 80077f6:	f000 fb41 	bl	8007e7c <__lshift>
 80077fa:	4631      	mov	r1, r6
 80077fc:	4682      	mov	sl, r0
 80077fe:	f000 fba9 	bl	8007f54 <__mcmp>
 8007802:	2800      	cmp	r0, #0
 8007804:	dc96      	bgt.n	8007734 <_dtoa_r+0xabc>
 8007806:	d102      	bne.n	800780e <_dtoa_r+0xb96>
 8007808:	f019 0f01 	tst.w	r9, #1
 800780c:	d192      	bne.n	8007734 <_dtoa_r+0xabc>
 800780e:	462b      	mov	r3, r5
 8007810:	461d      	mov	r5, r3
 8007812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007816:	2a30      	cmp	r2, #48	; 0x30
 8007818:	d0fa      	beq.n	8007810 <_dtoa_r+0xb98>
 800781a:	e6dd      	b.n	80075d8 <_dtoa_r+0x960>
 800781c:	9a00      	ldr	r2, [sp, #0]
 800781e:	429a      	cmp	r2, r3
 8007820:	d189      	bne.n	8007736 <_dtoa_r+0xabe>
 8007822:	f10b 0b01 	add.w	fp, fp, #1
 8007826:	2331      	movs	r3, #49	; 0x31
 8007828:	e796      	b.n	8007758 <_dtoa_r+0xae0>
 800782a:	4b0a      	ldr	r3, [pc, #40]	; (8007854 <_dtoa_r+0xbdc>)
 800782c:	f7ff ba99 	b.w	8006d62 <_dtoa_r+0xea>
 8007830:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007832:	2b00      	cmp	r3, #0
 8007834:	f47f aa6d 	bne.w	8006d12 <_dtoa_r+0x9a>
 8007838:	4b07      	ldr	r3, [pc, #28]	; (8007858 <_dtoa_r+0xbe0>)
 800783a:	f7ff ba92 	b.w	8006d62 <_dtoa_r+0xea>
 800783e:	9b01      	ldr	r3, [sp, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	dcb5      	bgt.n	80077b0 <_dtoa_r+0xb38>
 8007844:	9b07      	ldr	r3, [sp, #28]
 8007846:	2b02      	cmp	r3, #2
 8007848:	f73f aeb1 	bgt.w	80075ae <_dtoa_r+0x936>
 800784c:	e7b0      	b.n	80077b0 <_dtoa_r+0xb38>
 800784e:	bf00      	nop
 8007850:	08008b20 	.word	0x08008b20
 8007854:	08008a80 	.word	0x08008a80
 8007858:	08008aa4 	.word	0x08008aa4

0800785c <_free_r>:
 800785c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800785e:	2900      	cmp	r1, #0
 8007860:	d044      	beq.n	80078ec <_free_r+0x90>
 8007862:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007866:	9001      	str	r0, [sp, #4]
 8007868:	2b00      	cmp	r3, #0
 800786a:	f1a1 0404 	sub.w	r4, r1, #4
 800786e:	bfb8      	it	lt
 8007870:	18e4      	addlt	r4, r4, r3
 8007872:	f000 f8e7 	bl	8007a44 <__malloc_lock>
 8007876:	4a1e      	ldr	r2, [pc, #120]	; (80078f0 <_free_r+0x94>)
 8007878:	9801      	ldr	r0, [sp, #4]
 800787a:	6813      	ldr	r3, [r2, #0]
 800787c:	b933      	cbnz	r3, 800788c <_free_r+0x30>
 800787e:	6063      	str	r3, [r4, #4]
 8007880:	6014      	str	r4, [r2, #0]
 8007882:	b003      	add	sp, #12
 8007884:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007888:	f000 b8e2 	b.w	8007a50 <__malloc_unlock>
 800788c:	42a3      	cmp	r3, r4
 800788e:	d908      	bls.n	80078a2 <_free_r+0x46>
 8007890:	6825      	ldr	r5, [r4, #0]
 8007892:	1961      	adds	r1, r4, r5
 8007894:	428b      	cmp	r3, r1
 8007896:	bf01      	itttt	eq
 8007898:	6819      	ldreq	r1, [r3, #0]
 800789a:	685b      	ldreq	r3, [r3, #4]
 800789c:	1949      	addeq	r1, r1, r5
 800789e:	6021      	streq	r1, [r4, #0]
 80078a0:	e7ed      	b.n	800787e <_free_r+0x22>
 80078a2:	461a      	mov	r2, r3
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	b10b      	cbz	r3, 80078ac <_free_r+0x50>
 80078a8:	42a3      	cmp	r3, r4
 80078aa:	d9fa      	bls.n	80078a2 <_free_r+0x46>
 80078ac:	6811      	ldr	r1, [r2, #0]
 80078ae:	1855      	adds	r5, r2, r1
 80078b0:	42a5      	cmp	r5, r4
 80078b2:	d10b      	bne.n	80078cc <_free_r+0x70>
 80078b4:	6824      	ldr	r4, [r4, #0]
 80078b6:	4421      	add	r1, r4
 80078b8:	1854      	adds	r4, r2, r1
 80078ba:	42a3      	cmp	r3, r4
 80078bc:	6011      	str	r1, [r2, #0]
 80078be:	d1e0      	bne.n	8007882 <_free_r+0x26>
 80078c0:	681c      	ldr	r4, [r3, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	6053      	str	r3, [r2, #4]
 80078c6:	440c      	add	r4, r1
 80078c8:	6014      	str	r4, [r2, #0]
 80078ca:	e7da      	b.n	8007882 <_free_r+0x26>
 80078cc:	d902      	bls.n	80078d4 <_free_r+0x78>
 80078ce:	230c      	movs	r3, #12
 80078d0:	6003      	str	r3, [r0, #0]
 80078d2:	e7d6      	b.n	8007882 <_free_r+0x26>
 80078d4:	6825      	ldr	r5, [r4, #0]
 80078d6:	1961      	adds	r1, r4, r5
 80078d8:	428b      	cmp	r3, r1
 80078da:	bf04      	itt	eq
 80078dc:	6819      	ldreq	r1, [r3, #0]
 80078de:	685b      	ldreq	r3, [r3, #4]
 80078e0:	6063      	str	r3, [r4, #4]
 80078e2:	bf04      	itt	eq
 80078e4:	1949      	addeq	r1, r1, r5
 80078e6:	6021      	streq	r1, [r4, #0]
 80078e8:	6054      	str	r4, [r2, #4]
 80078ea:	e7ca      	b.n	8007882 <_free_r+0x26>
 80078ec:	b003      	add	sp, #12
 80078ee:	bd30      	pop	{r4, r5, pc}
 80078f0:	20000480 	.word	0x20000480

080078f4 <malloc>:
 80078f4:	4b02      	ldr	r3, [pc, #8]	; (8007900 <malloc+0xc>)
 80078f6:	4601      	mov	r1, r0
 80078f8:	6818      	ldr	r0, [r3, #0]
 80078fa:	f000 b823 	b.w	8007944 <_malloc_r>
 80078fe:	bf00      	nop
 8007900:	20000064 	.word	0x20000064

08007904 <sbrk_aligned>:
 8007904:	b570      	push	{r4, r5, r6, lr}
 8007906:	4e0e      	ldr	r6, [pc, #56]	; (8007940 <sbrk_aligned+0x3c>)
 8007908:	460c      	mov	r4, r1
 800790a:	6831      	ldr	r1, [r6, #0]
 800790c:	4605      	mov	r5, r0
 800790e:	b911      	cbnz	r1, 8007916 <sbrk_aligned+0x12>
 8007910:	f000 fea8 	bl	8008664 <_sbrk_r>
 8007914:	6030      	str	r0, [r6, #0]
 8007916:	4621      	mov	r1, r4
 8007918:	4628      	mov	r0, r5
 800791a:	f000 fea3 	bl	8008664 <_sbrk_r>
 800791e:	1c43      	adds	r3, r0, #1
 8007920:	d00a      	beq.n	8007938 <sbrk_aligned+0x34>
 8007922:	1cc4      	adds	r4, r0, #3
 8007924:	f024 0403 	bic.w	r4, r4, #3
 8007928:	42a0      	cmp	r0, r4
 800792a:	d007      	beq.n	800793c <sbrk_aligned+0x38>
 800792c:	1a21      	subs	r1, r4, r0
 800792e:	4628      	mov	r0, r5
 8007930:	f000 fe98 	bl	8008664 <_sbrk_r>
 8007934:	3001      	adds	r0, #1
 8007936:	d101      	bne.n	800793c <sbrk_aligned+0x38>
 8007938:	f04f 34ff 	mov.w	r4, #4294967295
 800793c:	4620      	mov	r0, r4
 800793e:	bd70      	pop	{r4, r5, r6, pc}
 8007940:	20000484 	.word	0x20000484

08007944 <_malloc_r>:
 8007944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007948:	1ccd      	adds	r5, r1, #3
 800794a:	f025 0503 	bic.w	r5, r5, #3
 800794e:	3508      	adds	r5, #8
 8007950:	2d0c      	cmp	r5, #12
 8007952:	bf38      	it	cc
 8007954:	250c      	movcc	r5, #12
 8007956:	2d00      	cmp	r5, #0
 8007958:	4607      	mov	r7, r0
 800795a:	db01      	blt.n	8007960 <_malloc_r+0x1c>
 800795c:	42a9      	cmp	r1, r5
 800795e:	d905      	bls.n	800796c <_malloc_r+0x28>
 8007960:	230c      	movs	r3, #12
 8007962:	603b      	str	r3, [r7, #0]
 8007964:	2600      	movs	r6, #0
 8007966:	4630      	mov	r0, r6
 8007968:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800796c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007a40 <_malloc_r+0xfc>
 8007970:	f000 f868 	bl	8007a44 <__malloc_lock>
 8007974:	f8d8 3000 	ldr.w	r3, [r8]
 8007978:	461c      	mov	r4, r3
 800797a:	bb5c      	cbnz	r4, 80079d4 <_malloc_r+0x90>
 800797c:	4629      	mov	r1, r5
 800797e:	4638      	mov	r0, r7
 8007980:	f7ff ffc0 	bl	8007904 <sbrk_aligned>
 8007984:	1c43      	adds	r3, r0, #1
 8007986:	4604      	mov	r4, r0
 8007988:	d155      	bne.n	8007a36 <_malloc_r+0xf2>
 800798a:	f8d8 4000 	ldr.w	r4, [r8]
 800798e:	4626      	mov	r6, r4
 8007990:	2e00      	cmp	r6, #0
 8007992:	d145      	bne.n	8007a20 <_malloc_r+0xdc>
 8007994:	2c00      	cmp	r4, #0
 8007996:	d048      	beq.n	8007a2a <_malloc_r+0xe6>
 8007998:	6823      	ldr	r3, [r4, #0]
 800799a:	4631      	mov	r1, r6
 800799c:	4638      	mov	r0, r7
 800799e:	eb04 0903 	add.w	r9, r4, r3
 80079a2:	f000 fe5f 	bl	8008664 <_sbrk_r>
 80079a6:	4581      	cmp	r9, r0
 80079a8:	d13f      	bne.n	8007a2a <_malloc_r+0xe6>
 80079aa:	6821      	ldr	r1, [r4, #0]
 80079ac:	1a6d      	subs	r5, r5, r1
 80079ae:	4629      	mov	r1, r5
 80079b0:	4638      	mov	r0, r7
 80079b2:	f7ff ffa7 	bl	8007904 <sbrk_aligned>
 80079b6:	3001      	adds	r0, #1
 80079b8:	d037      	beq.n	8007a2a <_malloc_r+0xe6>
 80079ba:	6823      	ldr	r3, [r4, #0]
 80079bc:	442b      	add	r3, r5
 80079be:	6023      	str	r3, [r4, #0]
 80079c0:	f8d8 3000 	ldr.w	r3, [r8]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d038      	beq.n	8007a3a <_malloc_r+0xf6>
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	42a2      	cmp	r2, r4
 80079cc:	d12b      	bne.n	8007a26 <_malloc_r+0xe2>
 80079ce:	2200      	movs	r2, #0
 80079d0:	605a      	str	r2, [r3, #4]
 80079d2:	e00f      	b.n	80079f4 <_malloc_r+0xb0>
 80079d4:	6822      	ldr	r2, [r4, #0]
 80079d6:	1b52      	subs	r2, r2, r5
 80079d8:	d41f      	bmi.n	8007a1a <_malloc_r+0xd6>
 80079da:	2a0b      	cmp	r2, #11
 80079dc:	d917      	bls.n	8007a0e <_malloc_r+0xca>
 80079de:	1961      	adds	r1, r4, r5
 80079e0:	42a3      	cmp	r3, r4
 80079e2:	6025      	str	r5, [r4, #0]
 80079e4:	bf18      	it	ne
 80079e6:	6059      	strne	r1, [r3, #4]
 80079e8:	6863      	ldr	r3, [r4, #4]
 80079ea:	bf08      	it	eq
 80079ec:	f8c8 1000 	streq.w	r1, [r8]
 80079f0:	5162      	str	r2, [r4, r5]
 80079f2:	604b      	str	r3, [r1, #4]
 80079f4:	4638      	mov	r0, r7
 80079f6:	f104 060b 	add.w	r6, r4, #11
 80079fa:	f000 f829 	bl	8007a50 <__malloc_unlock>
 80079fe:	f026 0607 	bic.w	r6, r6, #7
 8007a02:	1d23      	adds	r3, r4, #4
 8007a04:	1af2      	subs	r2, r6, r3
 8007a06:	d0ae      	beq.n	8007966 <_malloc_r+0x22>
 8007a08:	1b9b      	subs	r3, r3, r6
 8007a0a:	50a3      	str	r3, [r4, r2]
 8007a0c:	e7ab      	b.n	8007966 <_malloc_r+0x22>
 8007a0e:	42a3      	cmp	r3, r4
 8007a10:	6862      	ldr	r2, [r4, #4]
 8007a12:	d1dd      	bne.n	80079d0 <_malloc_r+0x8c>
 8007a14:	f8c8 2000 	str.w	r2, [r8]
 8007a18:	e7ec      	b.n	80079f4 <_malloc_r+0xb0>
 8007a1a:	4623      	mov	r3, r4
 8007a1c:	6864      	ldr	r4, [r4, #4]
 8007a1e:	e7ac      	b.n	800797a <_malloc_r+0x36>
 8007a20:	4634      	mov	r4, r6
 8007a22:	6876      	ldr	r6, [r6, #4]
 8007a24:	e7b4      	b.n	8007990 <_malloc_r+0x4c>
 8007a26:	4613      	mov	r3, r2
 8007a28:	e7cc      	b.n	80079c4 <_malloc_r+0x80>
 8007a2a:	230c      	movs	r3, #12
 8007a2c:	603b      	str	r3, [r7, #0]
 8007a2e:	4638      	mov	r0, r7
 8007a30:	f000 f80e 	bl	8007a50 <__malloc_unlock>
 8007a34:	e797      	b.n	8007966 <_malloc_r+0x22>
 8007a36:	6025      	str	r5, [r4, #0]
 8007a38:	e7dc      	b.n	80079f4 <_malloc_r+0xb0>
 8007a3a:	605b      	str	r3, [r3, #4]
 8007a3c:	deff      	udf	#255	; 0xff
 8007a3e:	bf00      	nop
 8007a40:	20000480 	.word	0x20000480

08007a44 <__malloc_lock>:
 8007a44:	4801      	ldr	r0, [pc, #4]	; (8007a4c <__malloc_lock+0x8>)
 8007a46:	f7ff b88a 	b.w	8006b5e <__retarget_lock_acquire_recursive>
 8007a4a:	bf00      	nop
 8007a4c:	2000047c 	.word	0x2000047c

08007a50 <__malloc_unlock>:
 8007a50:	4801      	ldr	r0, [pc, #4]	; (8007a58 <__malloc_unlock+0x8>)
 8007a52:	f7ff b885 	b.w	8006b60 <__retarget_lock_release_recursive>
 8007a56:	bf00      	nop
 8007a58:	2000047c 	.word	0x2000047c

08007a5c <_Balloc>:
 8007a5c:	b570      	push	{r4, r5, r6, lr}
 8007a5e:	69c6      	ldr	r6, [r0, #28]
 8007a60:	4604      	mov	r4, r0
 8007a62:	460d      	mov	r5, r1
 8007a64:	b976      	cbnz	r6, 8007a84 <_Balloc+0x28>
 8007a66:	2010      	movs	r0, #16
 8007a68:	f7ff ff44 	bl	80078f4 <malloc>
 8007a6c:	4602      	mov	r2, r0
 8007a6e:	61e0      	str	r0, [r4, #28]
 8007a70:	b920      	cbnz	r0, 8007a7c <_Balloc+0x20>
 8007a72:	4b18      	ldr	r3, [pc, #96]	; (8007ad4 <_Balloc+0x78>)
 8007a74:	4818      	ldr	r0, [pc, #96]	; (8007ad8 <_Balloc+0x7c>)
 8007a76:	216b      	movs	r1, #107	; 0x6b
 8007a78:	f000 fe12 	bl	80086a0 <__assert_func>
 8007a7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a80:	6006      	str	r6, [r0, #0]
 8007a82:	60c6      	str	r6, [r0, #12]
 8007a84:	69e6      	ldr	r6, [r4, #28]
 8007a86:	68f3      	ldr	r3, [r6, #12]
 8007a88:	b183      	cbz	r3, 8007aac <_Balloc+0x50>
 8007a8a:	69e3      	ldr	r3, [r4, #28]
 8007a8c:	68db      	ldr	r3, [r3, #12]
 8007a8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007a92:	b9b8      	cbnz	r0, 8007ac4 <_Balloc+0x68>
 8007a94:	2101      	movs	r1, #1
 8007a96:	fa01 f605 	lsl.w	r6, r1, r5
 8007a9a:	1d72      	adds	r2, r6, #5
 8007a9c:	0092      	lsls	r2, r2, #2
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	f000 fe1c 	bl	80086dc <_calloc_r>
 8007aa4:	b160      	cbz	r0, 8007ac0 <_Balloc+0x64>
 8007aa6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007aaa:	e00e      	b.n	8007aca <_Balloc+0x6e>
 8007aac:	2221      	movs	r2, #33	; 0x21
 8007aae:	2104      	movs	r1, #4
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	f000 fe13 	bl	80086dc <_calloc_r>
 8007ab6:	69e3      	ldr	r3, [r4, #28]
 8007ab8:	60f0      	str	r0, [r6, #12]
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1e4      	bne.n	8007a8a <_Balloc+0x2e>
 8007ac0:	2000      	movs	r0, #0
 8007ac2:	bd70      	pop	{r4, r5, r6, pc}
 8007ac4:	6802      	ldr	r2, [r0, #0]
 8007ac6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007aca:	2300      	movs	r3, #0
 8007acc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ad0:	e7f7      	b.n	8007ac2 <_Balloc+0x66>
 8007ad2:	bf00      	nop
 8007ad4:	08008ab1 	.word	0x08008ab1
 8007ad8:	08008b31 	.word	0x08008b31

08007adc <_Bfree>:
 8007adc:	b570      	push	{r4, r5, r6, lr}
 8007ade:	69c6      	ldr	r6, [r0, #28]
 8007ae0:	4605      	mov	r5, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	b976      	cbnz	r6, 8007b04 <_Bfree+0x28>
 8007ae6:	2010      	movs	r0, #16
 8007ae8:	f7ff ff04 	bl	80078f4 <malloc>
 8007aec:	4602      	mov	r2, r0
 8007aee:	61e8      	str	r0, [r5, #28]
 8007af0:	b920      	cbnz	r0, 8007afc <_Bfree+0x20>
 8007af2:	4b09      	ldr	r3, [pc, #36]	; (8007b18 <_Bfree+0x3c>)
 8007af4:	4809      	ldr	r0, [pc, #36]	; (8007b1c <_Bfree+0x40>)
 8007af6:	218f      	movs	r1, #143	; 0x8f
 8007af8:	f000 fdd2 	bl	80086a0 <__assert_func>
 8007afc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b00:	6006      	str	r6, [r0, #0]
 8007b02:	60c6      	str	r6, [r0, #12]
 8007b04:	b13c      	cbz	r4, 8007b16 <_Bfree+0x3a>
 8007b06:	69eb      	ldr	r3, [r5, #28]
 8007b08:	6862      	ldr	r2, [r4, #4]
 8007b0a:	68db      	ldr	r3, [r3, #12]
 8007b0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b10:	6021      	str	r1, [r4, #0]
 8007b12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b16:	bd70      	pop	{r4, r5, r6, pc}
 8007b18:	08008ab1 	.word	0x08008ab1
 8007b1c:	08008b31 	.word	0x08008b31

08007b20 <__multadd>:
 8007b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b24:	690d      	ldr	r5, [r1, #16]
 8007b26:	4607      	mov	r7, r0
 8007b28:	460c      	mov	r4, r1
 8007b2a:	461e      	mov	r6, r3
 8007b2c:	f101 0c14 	add.w	ip, r1, #20
 8007b30:	2000      	movs	r0, #0
 8007b32:	f8dc 3000 	ldr.w	r3, [ip]
 8007b36:	b299      	uxth	r1, r3
 8007b38:	fb02 6101 	mla	r1, r2, r1, r6
 8007b3c:	0c1e      	lsrs	r6, r3, #16
 8007b3e:	0c0b      	lsrs	r3, r1, #16
 8007b40:	fb02 3306 	mla	r3, r2, r6, r3
 8007b44:	b289      	uxth	r1, r1
 8007b46:	3001      	adds	r0, #1
 8007b48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b4c:	4285      	cmp	r5, r0
 8007b4e:	f84c 1b04 	str.w	r1, [ip], #4
 8007b52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b56:	dcec      	bgt.n	8007b32 <__multadd+0x12>
 8007b58:	b30e      	cbz	r6, 8007b9e <__multadd+0x7e>
 8007b5a:	68a3      	ldr	r3, [r4, #8]
 8007b5c:	42ab      	cmp	r3, r5
 8007b5e:	dc19      	bgt.n	8007b94 <__multadd+0x74>
 8007b60:	6861      	ldr	r1, [r4, #4]
 8007b62:	4638      	mov	r0, r7
 8007b64:	3101      	adds	r1, #1
 8007b66:	f7ff ff79 	bl	8007a5c <_Balloc>
 8007b6a:	4680      	mov	r8, r0
 8007b6c:	b928      	cbnz	r0, 8007b7a <__multadd+0x5a>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	4b0c      	ldr	r3, [pc, #48]	; (8007ba4 <__multadd+0x84>)
 8007b72:	480d      	ldr	r0, [pc, #52]	; (8007ba8 <__multadd+0x88>)
 8007b74:	21ba      	movs	r1, #186	; 0xba
 8007b76:	f000 fd93 	bl	80086a0 <__assert_func>
 8007b7a:	6922      	ldr	r2, [r4, #16]
 8007b7c:	3202      	adds	r2, #2
 8007b7e:	f104 010c 	add.w	r1, r4, #12
 8007b82:	0092      	lsls	r2, r2, #2
 8007b84:	300c      	adds	r0, #12
 8007b86:	f000 fd7d 	bl	8008684 <memcpy>
 8007b8a:	4621      	mov	r1, r4
 8007b8c:	4638      	mov	r0, r7
 8007b8e:	f7ff ffa5 	bl	8007adc <_Bfree>
 8007b92:	4644      	mov	r4, r8
 8007b94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b98:	3501      	adds	r5, #1
 8007b9a:	615e      	str	r6, [r3, #20]
 8007b9c:	6125      	str	r5, [r4, #16]
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ba4:	08008b20 	.word	0x08008b20
 8007ba8:	08008b31 	.word	0x08008b31

08007bac <__hi0bits>:
 8007bac:	0c03      	lsrs	r3, r0, #16
 8007bae:	041b      	lsls	r3, r3, #16
 8007bb0:	b9d3      	cbnz	r3, 8007be8 <__hi0bits+0x3c>
 8007bb2:	0400      	lsls	r0, r0, #16
 8007bb4:	2310      	movs	r3, #16
 8007bb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007bba:	bf04      	itt	eq
 8007bbc:	0200      	lsleq	r0, r0, #8
 8007bbe:	3308      	addeq	r3, #8
 8007bc0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007bc4:	bf04      	itt	eq
 8007bc6:	0100      	lsleq	r0, r0, #4
 8007bc8:	3304      	addeq	r3, #4
 8007bca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007bce:	bf04      	itt	eq
 8007bd0:	0080      	lsleq	r0, r0, #2
 8007bd2:	3302      	addeq	r3, #2
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	db05      	blt.n	8007be4 <__hi0bits+0x38>
 8007bd8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007bdc:	f103 0301 	add.w	r3, r3, #1
 8007be0:	bf08      	it	eq
 8007be2:	2320      	moveq	r3, #32
 8007be4:	4618      	mov	r0, r3
 8007be6:	4770      	bx	lr
 8007be8:	2300      	movs	r3, #0
 8007bea:	e7e4      	b.n	8007bb6 <__hi0bits+0xa>

08007bec <__lo0bits>:
 8007bec:	6803      	ldr	r3, [r0, #0]
 8007bee:	f013 0207 	ands.w	r2, r3, #7
 8007bf2:	d00c      	beq.n	8007c0e <__lo0bits+0x22>
 8007bf4:	07d9      	lsls	r1, r3, #31
 8007bf6:	d422      	bmi.n	8007c3e <__lo0bits+0x52>
 8007bf8:	079a      	lsls	r2, r3, #30
 8007bfa:	bf49      	itett	mi
 8007bfc:	085b      	lsrmi	r3, r3, #1
 8007bfe:	089b      	lsrpl	r3, r3, #2
 8007c00:	6003      	strmi	r3, [r0, #0]
 8007c02:	2201      	movmi	r2, #1
 8007c04:	bf5c      	itt	pl
 8007c06:	6003      	strpl	r3, [r0, #0]
 8007c08:	2202      	movpl	r2, #2
 8007c0a:	4610      	mov	r0, r2
 8007c0c:	4770      	bx	lr
 8007c0e:	b299      	uxth	r1, r3
 8007c10:	b909      	cbnz	r1, 8007c16 <__lo0bits+0x2a>
 8007c12:	0c1b      	lsrs	r3, r3, #16
 8007c14:	2210      	movs	r2, #16
 8007c16:	b2d9      	uxtb	r1, r3
 8007c18:	b909      	cbnz	r1, 8007c1e <__lo0bits+0x32>
 8007c1a:	3208      	adds	r2, #8
 8007c1c:	0a1b      	lsrs	r3, r3, #8
 8007c1e:	0719      	lsls	r1, r3, #28
 8007c20:	bf04      	itt	eq
 8007c22:	091b      	lsreq	r3, r3, #4
 8007c24:	3204      	addeq	r2, #4
 8007c26:	0799      	lsls	r1, r3, #30
 8007c28:	bf04      	itt	eq
 8007c2a:	089b      	lsreq	r3, r3, #2
 8007c2c:	3202      	addeq	r2, #2
 8007c2e:	07d9      	lsls	r1, r3, #31
 8007c30:	d403      	bmi.n	8007c3a <__lo0bits+0x4e>
 8007c32:	085b      	lsrs	r3, r3, #1
 8007c34:	f102 0201 	add.w	r2, r2, #1
 8007c38:	d003      	beq.n	8007c42 <__lo0bits+0x56>
 8007c3a:	6003      	str	r3, [r0, #0]
 8007c3c:	e7e5      	b.n	8007c0a <__lo0bits+0x1e>
 8007c3e:	2200      	movs	r2, #0
 8007c40:	e7e3      	b.n	8007c0a <__lo0bits+0x1e>
 8007c42:	2220      	movs	r2, #32
 8007c44:	e7e1      	b.n	8007c0a <__lo0bits+0x1e>
	...

08007c48 <__i2b>:
 8007c48:	b510      	push	{r4, lr}
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	2101      	movs	r1, #1
 8007c4e:	f7ff ff05 	bl	8007a5c <_Balloc>
 8007c52:	4602      	mov	r2, r0
 8007c54:	b928      	cbnz	r0, 8007c62 <__i2b+0x1a>
 8007c56:	4b05      	ldr	r3, [pc, #20]	; (8007c6c <__i2b+0x24>)
 8007c58:	4805      	ldr	r0, [pc, #20]	; (8007c70 <__i2b+0x28>)
 8007c5a:	f240 1145 	movw	r1, #325	; 0x145
 8007c5e:	f000 fd1f 	bl	80086a0 <__assert_func>
 8007c62:	2301      	movs	r3, #1
 8007c64:	6144      	str	r4, [r0, #20]
 8007c66:	6103      	str	r3, [r0, #16]
 8007c68:	bd10      	pop	{r4, pc}
 8007c6a:	bf00      	nop
 8007c6c:	08008b20 	.word	0x08008b20
 8007c70:	08008b31 	.word	0x08008b31

08007c74 <__multiply>:
 8007c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c78:	4691      	mov	r9, r2
 8007c7a:	690a      	ldr	r2, [r1, #16]
 8007c7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c80:	429a      	cmp	r2, r3
 8007c82:	bfb8      	it	lt
 8007c84:	460b      	movlt	r3, r1
 8007c86:	460c      	mov	r4, r1
 8007c88:	bfbc      	itt	lt
 8007c8a:	464c      	movlt	r4, r9
 8007c8c:	4699      	movlt	r9, r3
 8007c8e:	6927      	ldr	r7, [r4, #16]
 8007c90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007c94:	68a3      	ldr	r3, [r4, #8]
 8007c96:	6861      	ldr	r1, [r4, #4]
 8007c98:	eb07 060a 	add.w	r6, r7, sl
 8007c9c:	42b3      	cmp	r3, r6
 8007c9e:	b085      	sub	sp, #20
 8007ca0:	bfb8      	it	lt
 8007ca2:	3101      	addlt	r1, #1
 8007ca4:	f7ff feda 	bl	8007a5c <_Balloc>
 8007ca8:	b930      	cbnz	r0, 8007cb8 <__multiply+0x44>
 8007caa:	4602      	mov	r2, r0
 8007cac:	4b44      	ldr	r3, [pc, #272]	; (8007dc0 <__multiply+0x14c>)
 8007cae:	4845      	ldr	r0, [pc, #276]	; (8007dc4 <__multiply+0x150>)
 8007cb0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007cb4:	f000 fcf4 	bl	80086a0 <__assert_func>
 8007cb8:	f100 0514 	add.w	r5, r0, #20
 8007cbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007cc0:	462b      	mov	r3, r5
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	4543      	cmp	r3, r8
 8007cc6:	d321      	bcc.n	8007d0c <__multiply+0x98>
 8007cc8:	f104 0314 	add.w	r3, r4, #20
 8007ccc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007cd0:	f109 0314 	add.w	r3, r9, #20
 8007cd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007cd8:	9202      	str	r2, [sp, #8]
 8007cda:	1b3a      	subs	r2, r7, r4
 8007cdc:	3a15      	subs	r2, #21
 8007cde:	f022 0203 	bic.w	r2, r2, #3
 8007ce2:	3204      	adds	r2, #4
 8007ce4:	f104 0115 	add.w	r1, r4, #21
 8007ce8:	428f      	cmp	r7, r1
 8007cea:	bf38      	it	cc
 8007cec:	2204      	movcc	r2, #4
 8007cee:	9201      	str	r2, [sp, #4]
 8007cf0:	9a02      	ldr	r2, [sp, #8]
 8007cf2:	9303      	str	r3, [sp, #12]
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d80c      	bhi.n	8007d12 <__multiply+0x9e>
 8007cf8:	2e00      	cmp	r6, #0
 8007cfa:	dd03      	ble.n	8007d04 <__multiply+0x90>
 8007cfc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d05b      	beq.n	8007dbc <__multiply+0x148>
 8007d04:	6106      	str	r6, [r0, #16]
 8007d06:	b005      	add	sp, #20
 8007d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d0c:	f843 2b04 	str.w	r2, [r3], #4
 8007d10:	e7d8      	b.n	8007cc4 <__multiply+0x50>
 8007d12:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d16:	f1ba 0f00 	cmp.w	sl, #0
 8007d1a:	d024      	beq.n	8007d66 <__multiply+0xf2>
 8007d1c:	f104 0e14 	add.w	lr, r4, #20
 8007d20:	46a9      	mov	r9, r5
 8007d22:	f04f 0c00 	mov.w	ip, #0
 8007d26:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007d2a:	f8d9 1000 	ldr.w	r1, [r9]
 8007d2e:	fa1f fb82 	uxth.w	fp, r2
 8007d32:	b289      	uxth	r1, r1
 8007d34:	fb0a 110b 	mla	r1, sl, fp, r1
 8007d38:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007d3c:	f8d9 2000 	ldr.w	r2, [r9]
 8007d40:	4461      	add	r1, ip
 8007d42:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007d46:	fb0a c20b 	mla	r2, sl, fp, ip
 8007d4a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007d4e:	b289      	uxth	r1, r1
 8007d50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007d54:	4577      	cmp	r7, lr
 8007d56:	f849 1b04 	str.w	r1, [r9], #4
 8007d5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007d5e:	d8e2      	bhi.n	8007d26 <__multiply+0xb2>
 8007d60:	9a01      	ldr	r2, [sp, #4]
 8007d62:	f845 c002 	str.w	ip, [r5, r2]
 8007d66:	9a03      	ldr	r2, [sp, #12]
 8007d68:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d6c:	3304      	adds	r3, #4
 8007d6e:	f1b9 0f00 	cmp.w	r9, #0
 8007d72:	d021      	beq.n	8007db8 <__multiply+0x144>
 8007d74:	6829      	ldr	r1, [r5, #0]
 8007d76:	f104 0c14 	add.w	ip, r4, #20
 8007d7a:	46ae      	mov	lr, r5
 8007d7c:	f04f 0a00 	mov.w	sl, #0
 8007d80:	f8bc b000 	ldrh.w	fp, [ip]
 8007d84:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d88:	fb09 220b 	mla	r2, r9, fp, r2
 8007d8c:	4452      	add	r2, sl
 8007d8e:	b289      	uxth	r1, r1
 8007d90:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007d94:	f84e 1b04 	str.w	r1, [lr], #4
 8007d98:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007d9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007da0:	f8be 1000 	ldrh.w	r1, [lr]
 8007da4:	fb09 110a 	mla	r1, r9, sl, r1
 8007da8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007dac:	4567      	cmp	r7, ip
 8007dae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007db2:	d8e5      	bhi.n	8007d80 <__multiply+0x10c>
 8007db4:	9a01      	ldr	r2, [sp, #4]
 8007db6:	50a9      	str	r1, [r5, r2]
 8007db8:	3504      	adds	r5, #4
 8007dba:	e799      	b.n	8007cf0 <__multiply+0x7c>
 8007dbc:	3e01      	subs	r6, #1
 8007dbe:	e79b      	b.n	8007cf8 <__multiply+0x84>
 8007dc0:	08008b20 	.word	0x08008b20
 8007dc4:	08008b31 	.word	0x08008b31

08007dc8 <__pow5mult>:
 8007dc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dcc:	4615      	mov	r5, r2
 8007dce:	f012 0203 	ands.w	r2, r2, #3
 8007dd2:	4606      	mov	r6, r0
 8007dd4:	460f      	mov	r7, r1
 8007dd6:	d007      	beq.n	8007de8 <__pow5mult+0x20>
 8007dd8:	4c25      	ldr	r4, [pc, #148]	; (8007e70 <__pow5mult+0xa8>)
 8007dda:	3a01      	subs	r2, #1
 8007ddc:	2300      	movs	r3, #0
 8007dde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007de2:	f7ff fe9d 	bl	8007b20 <__multadd>
 8007de6:	4607      	mov	r7, r0
 8007de8:	10ad      	asrs	r5, r5, #2
 8007dea:	d03d      	beq.n	8007e68 <__pow5mult+0xa0>
 8007dec:	69f4      	ldr	r4, [r6, #28]
 8007dee:	b97c      	cbnz	r4, 8007e10 <__pow5mult+0x48>
 8007df0:	2010      	movs	r0, #16
 8007df2:	f7ff fd7f 	bl	80078f4 <malloc>
 8007df6:	4602      	mov	r2, r0
 8007df8:	61f0      	str	r0, [r6, #28]
 8007dfa:	b928      	cbnz	r0, 8007e08 <__pow5mult+0x40>
 8007dfc:	4b1d      	ldr	r3, [pc, #116]	; (8007e74 <__pow5mult+0xac>)
 8007dfe:	481e      	ldr	r0, [pc, #120]	; (8007e78 <__pow5mult+0xb0>)
 8007e00:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007e04:	f000 fc4c 	bl	80086a0 <__assert_func>
 8007e08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e0c:	6004      	str	r4, [r0, #0]
 8007e0e:	60c4      	str	r4, [r0, #12]
 8007e10:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007e14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e18:	b94c      	cbnz	r4, 8007e2e <__pow5mult+0x66>
 8007e1a:	f240 2171 	movw	r1, #625	; 0x271
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f7ff ff12 	bl	8007c48 <__i2b>
 8007e24:	2300      	movs	r3, #0
 8007e26:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	6003      	str	r3, [r0, #0]
 8007e2e:	f04f 0900 	mov.w	r9, #0
 8007e32:	07eb      	lsls	r3, r5, #31
 8007e34:	d50a      	bpl.n	8007e4c <__pow5mult+0x84>
 8007e36:	4639      	mov	r1, r7
 8007e38:	4622      	mov	r2, r4
 8007e3a:	4630      	mov	r0, r6
 8007e3c:	f7ff ff1a 	bl	8007c74 <__multiply>
 8007e40:	4639      	mov	r1, r7
 8007e42:	4680      	mov	r8, r0
 8007e44:	4630      	mov	r0, r6
 8007e46:	f7ff fe49 	bl	8007adc <_Bfree>
 8007e4a:	4647      	mov	r7, r8
 8007e4c:	106d      	asrs	r5, r5, #1
 8007e4e:	d00b      	beq.n	8007e68 <__pow5mult+0xa0>
 8007e50:	6820      	ldr	r0, [r4, #0]
 8007e52:	b938      	cbnz	r0, 8007e64 <__pow5mult+0x9c>
 8007e54:	4622      	mov	r2, r4
 8007e56:	4621      	mov	r1, r4
 8007e58:	4630      	mov	r0, r6
 8007e5a:	f7ff ff0b 	bl	8007c74 <__multiply>
 8007e5e:	6020      	str	r0, [r4, #0]
 8007e60:	f8c0 9000 	str.w	r9, [r0]
 8007e64:	4604      	mov	r4, r0
 8007e66:	e7e4      	b.n	8007e32 <__pow5mult+0x6a>
 8007e68:	4638      	mov	r0, r7
 8007e6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e6e:	bf00      	nop
 8007e70:	08008c80 	.word	0x08008c80
 8007e74:	08008ab1 	.word	0x08008ab1
 8007e78:	08008b31 	.word	0x08008b31

08007e7c <__lshift>:
 8007e7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e80:	460c      	mov	r4, r1
 8007e82:	6849      	ldr	r1, [r1, #4]
 8007e84:	6923      	ldr	r3, [r4, #16]
 8007e86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e8a:	68a3      	ldr	r3, [r4, #8]
 8007e8c:	4607      	mov	r7, r0
 8007e8e:	4691      	mov	r9, r2
 8007e90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e94:	f108 0601 	add.w	r6, r8, #1
 8007e98:	42b3      	cmp	r3, r6
 8007e9a:	db0b      	blt.n	8007eb4 <__lshift+0x38>
 8007e9c:	4638      	mov	r0, r7
 8007e9e:	f7ff fddd 	bl	8007a5c <_Balloc>
 8007ea2:	4605      	mov	r5, r0
 8007ea4:	b948      	cbnz	r0, 8007eba <__lshift+0x3e>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	4b28      	ldr	r3, [pc, #160]	; (8007f4c <__lshift+0xd0>)
 8007eaa:	4829      	ldr	r0, [pc, #164]	; (8007f50 <__lshift+0xd4>)
 8007eac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007eb0:	f000 fbf6 	bl	80086a0 <__assert_func>
 8007eb4:	3101      	adds	r1, #1
 8007eb6:	005b      	lsls	r3, r3, #1
 8007eb8:	e7ee      	b.n	8007e98 <__lshift+0x1c>
 8007eba:	2300      	movs	r3, #0
 8007ebc:	f100 0114 	add.w	r1, r0, #20
 8007ec0:	f100 0210 	add.w	r2, r0, #16
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	4553      	cmp	r3, sl
 8007ec8:	db33      	blt.n	8007f32 <__lshift+0xb6>
 8007eca:	6920      	ldr	r0, [r4, #16]
 8007ecc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ed0:	f104 0314 	add.w	r3, r4, #20
 8007ed4:	f019 091f 	ands.w	r9, r9, #31
 8007ed8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007edc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ee0:	d02b      	beq.n	8007f3a <__lshift+0xbe>
 8007ee2:	f1c9 0e20 	rsb	lr, r9, #32
 8007ee6:	468a      	mov	sl, r1
 8007ee8:	2200      	movs	r2, #0
 8007eea:	6818      	ldr	r0, [r3, #0]
 8007eec:	fa00 f009 	lsl.w	r0, r0, r9
 8007ef0:	4310      	orrs	r0, r2
 8007ef2:	f84a 0b04 	str.w	r0, [sl], #4
 8007ef6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007efa:	459c      	cmp	ip, r3
 8007efc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f00:	d8f3      	bhi.n	8007eea <__lshift+0x6e>
 8007f02:	ebac 0304 	sub.w	r3, ip, r4
 8007f06:	3b15      	subs	r3, #21
 8007f08:	f023 0303 	bic.w	r3, r3, #3
 8007f0c:	3304      	adds	r3, #4
 8007f0e:	f104 0015 	add.w	r0, r4, #21
 8007f12:	4584      	cmp	ip, r0
 8007f14:	bf38      	it	cc
 8007f16:	2304      	movcc	r3, #4
 8007f18:	50ca      	str	r2, [r1, r3]
 8007f1a:	b10a      	cbz	r2, 8007f20 <__lshift+0xa4>
 8007f1c:	f108 0602 	add.w	r6, r8, #2
 8007f20:	3e01      	subs	r6, #1
 8007f22:	4638      	mov	r0, r7
 8007f24:	612e      	str	r6, [r5, #16]
 8007f26:	4621      	mov	r1, r4
 8007f28:	f7ff fdd8 	bl	8007adc <_Bfree>
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f32:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f36:	3301      	adds	r3, #1
 8007f38:	e7c5      	b.n	8007ec6 <__lshift+0x4a>
 8007f3a:	3904      	subs	r1, #4
 8007f3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f40:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f44:	459c      	cmp	ip, r3
 8007f46:	d8f9      	bhi.n	8007f3c <__lshift+0xc0>
 8007f48:	e7ea      	b.n	8007f20 <__lshift+0xa4>
 8007f4a:	bf00      	nop
 8007f4c:	08008b20 	.word	0x08008b20
 8007f50:	08008b31 	.word	0x08008b31

08007f54 <__mcmp>:
 8007f54:	b530      	push	{r4, r5, lr}
 8007f56:	6902      	ldr	r2, [r0, #16]
 8007f58:	690c      	ldr	r4, [r1, #16]
 8007f5a:	1b12      	subs	r2, r2, r4
 8007f5c:	d10e      	bne.n	8007f7c <__mcmp+0x28>
 8007f5e:	f100 0314 	add.w	r3, r0, #20
 8007f62:	3114      	adds	r1, #20
 8007f64:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f68:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f6c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f70:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f74:	42a5      	cmp	r5, r4
 8007f76:	d003      	beq.n	8007f80 <__mcmp+0x2c>
 8007f78:	d305      	bcc.n	8007f86 <__mcmp+0x32>
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	4610      	mov	r0, r2
 8007f7e:	bd30      	pop	{r4, r5, pc}
 8007f80:	4283      	cmp	r3, r0
 8007f82:	d3f3      	bcc.n	8007f6c <__mcmp+0x18>
 8007f84:	e7fa      	b.n	8007f7c <__mcmp+0x28>
 8007f86:	f04f 32ff 	mov.w	r2, #4294967295
 8007f8a:	e7f7      	b.n	8007f7c <__mcmp+0x28>

08007f8c <__mdiff>:
 8007f8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f90:	460c      	mov	r4, r1
 8007f92:	4606      	mov	r6, r0
 8007f94:	4611      	mov	r1, r2
 8007f96:	4620      	mov	r0, r4
 8007f98:	4690      	mov	r8, r2
 8007f9a:	f7ff ffdb 	bl	8007f54 <__mcmp>
 8007f9e:	1e05      	subs	r5, r0, #0
 8007fa0:	d110      	bne.n	8007fc4 <__mdiff+0x38>
 8007fa2:	4629      	mov	r1, r5
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	f7ff fd59 	bl	8007a5c <_Balloc>
 8007faa:	b930      	cbnz	r0, 8007fba <__mdiff+0x2e>
 8007fac:	4b3a      	ldr	r3, [pc, #232]	; (8008098 <__mdiff+0x10c>)
 8007fae:	4602      	mov	r2, r0
 8007fb0:	f240 2137 	movw	r1, #567	; 0x237
 8007fb4:	4839      	ldr	r0, [pc, #228]	; (800809c <__mdiff+0x110>)
 8007fb6:	f000 fb73 	bl	80086a0 <__assert_func>
 8007fba:	2301      	movs	r3, #1
 8007fbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fc4:	bfa4      	itt	ge
 8007fc6:	4643      	movge	r3, r8
 8007fc8:	46a0      	movge	r8, r4
 8007fca:	4630      	mov	r0, r6
 8007fcc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007fd0:	bfa6      	itte	ge
 8007fd2:	461c      	movge	r4, r3
 8007fd4:	2500      	movge	r5, #0
 8007fd6:	2501      	movlt	r5, #1
 8007fd8:	f7ff fd40 	bl	8007a5c <_Balloc>
 8007fdc:	b920      	cbnz	r0, 8007fe8 <__mdiff+0x5c>
 8007fde:	4b2e      	ldr	r3, [pc, #184]	; (8008098 <__mdiff+0x10c>)
 8007fe0:	4602      	mov	r2, r0
 8007fe2:	f240 2145 	movw	r1, #581	; 0x245
 8007fe6:	e7e5      	b.n	8007fb4 <__mdiff+0x28>
 8007fe8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007fec:	6926      	ldr	r6, [r4, #16]
 8007fee:	60c5      	str	r5, [r0, #12]
 8007ff0:	f104 0914 	add.w	r9, r4, #20
 8007ff4:	f108 0514 	add.w	r5, r8, #20
 8007ff8:	f100 0e14 	add.w	lr, r0, #20
 8007ffc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008000:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008004:	f108 0210 	add.w	r2, r8, #16
 8008008:	46f2      	mov	sl, lr
 800800a:	2100      	movs	r1, #0
 800800c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008010:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008014:	fa11 f88b 	uxtah	r8, r1, fp
 8008018:	b299      	uxth	r1, r3
 800801a:	0c1b      	lsrs	r3, r3, #16
 800801c:	eba8 0801 	sub.w	r8, r8, r1
 8008020:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008024:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008028:	fa1f f888 	uxth.w	r8, r8
 800802c:	1419      	asrs	r1, r3, #16
 800802e:	454e      	cmp	r6, r9
 8008030:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008034:	f84a 3b04 	str.w	r3, [sl], #4
 8008038:	d8e8      	bhi.n	800800c <__mdiff+0x80>
 800803a:	1b33      	subs	r3, r6, r4
 800803c:	3b15      	subs	r3, #21
 800803e:	f023 0303 	bic.w	r3, r3, #3
 8008042:	3304      	adds	r3, #4
 8008044:	3415      	adds	r4, #21
 8008046:	42a6      	cmp	r6, r4
 8008048:	bf38      	it	cc
 800804a:	2304      	movcc	r3, #4
 800804c:	441d      	add	r5, r3
 800804e:	4473      	add	r3, lr
 8008050:	469e      	mov	lr, r3
 8008052:	462e      	mov	r6, r5
 8008054:	4566      	cmp	r6, ip
 8008056:	d30e      	bcc.n	8008076 <__mdiff+0xea>
 8008058:	f10c 0203 	add.w	r2, ip, #3
 800805c:	1b52      	subs	r2, r2, r5
 800805e:	f022 0203 	bic.w	r2, r2, #3
 8008062:	3d03      	subs	r5, #3
 8008064:	45ac      	cmp	ip, r5
 8008066:	bf38      	it	cc
 8008068:	2200      	movcc	r2, #0
 800806a:	4413      	add	r3, r2
 800806c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008070:	b17a      	cbz	r2, 8008092 <__mdiff+0x106>
 8008072:	6107      	str	r7, [r0, #16]
 8008074:	e7a4      	b.n	8007fc0 <__mdiff+0x34>
 8008076:	f856 8b04 	ldr.w	r8, [r6], #4
 800807a:	fa11 f288 	uxtah	r2, r1, r8
 800807e:	1414      	asrs	r4, r2, #16
 8008080:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008084:	b292      	uxth	r2, r2
 8008086:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800808a:	f84e 2b04 	str.w	r2, [lr], #4
 800808e:	1421      	asrs	r1, r4, #16
 8008090:	e7e0      	b.n	8008054 <__mdiff+0xc8>
 8008092:	3f01      	subs	r7, #1
 8008094:	e7ea      	b.n	800806c <__mdiff+0xe0>
 8008096:	bf00      	nop
 8008098:	08008b20 	.word	0x08008b20
 800809c:	08008b31 	.word	0x08008b31

080080a0 <__d2b>:
 80080a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080a4:	460f      	mov	r7, r1
 80080a6:	2101      	movs	r1, #1
 80080a8:	ec59 8b10 	vmov	r8, r9, d0
 80080ac:	4616      	mov	r6, r2
 80080ae:	f7ff fcd5 	bl	8007a5c <_Balloc>
 80080b2:	4604      	mov	r4, r0
 80080b4:	b930      	cbnz	r0, 80080c4 <__d2b+0x24>
 80080b6:	4602      	mov	r2, r0
 80080b8:	4b24      	ldr	r3, [pc, #144]	; (800814c <__d2b+0xac>)
 80080ba:	4825      	ldr	r0, [pc, #148]	; (8008150 <__d2b+0xb0>)
 80080bc:	f240 310f 	movw	r1, #783	; 0x30f
 80080c0:	f000 faee 	bl	80086a0 <__assert_func>
 80080c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080cc:	bb2d      	cbnz	r5, 800811a <__d2b+0x7a>
 80080ce:	9301      	str	r3, [sp, #4]
 80080d0:	f1b8 0300 	subs.w	r3, r8, #0
 80080d4:	d026      	beq.n	8008124 <__d2b+0x84>
 80080d6:	4668      	mov	r0, sp
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	f7ff fd87 	bl	8007bec <__lo0bits>
 80080de:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080e2:	b1e8      	cbz	r0, 8008120 <__d2b+0x80>
 80080e4:	f1c0 0320 	rsb	r3, r0, #32
 80080e8:	fa02 f303 	lsl.w	r3, r2, r3
 80080ec:	430b      	orrs	r3, r1
 80080ee:	40c2      	lsrs	r2, r0
 80080f0:	6163      	str	r3, [r4, #20]
 80080f2:	9201      	str	r2, [sp, #4]
 80080f4:	9b01      	ldr	r3, [sp, #4]
 80080f6:	61a3      	str	r3, [r4, #24]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	bf14      	ite	ne
 80080fc:	2202      	movne	r2, #2
 80080fe:	2201      	moveq	r2, #1
 8008100:	6122      	str	r2, [r4, #16]
 8008102:	b1bd      	cbz	r5, 8008134 <__d2b+0x94>
 8008104:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008108:	4405      	add	r5, r0
 800810a:	603d      	str	r5, [r7, #0]
 800810c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008110:	6030      	str	r0, [r6, #0]
 8008112:	4620      	mov	r0, r4
 8008114:	b003      	add	sp, #12
 8008116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800811a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800811e:	e7d6      	b.n	80080ce <__d2b+0x2e>
 8008120:	6161      	str	r1, [r4, #20]
 8008122:	e7e7      	b.n	80080f4 <__d2b+0x54>
 8008124:	a801      	add	r0, sp, #4
 8008126:	f7ff fd61 	bl	8007bec <__lo0bits>
 800812a:	9b01      	ldr	r3, [sp, #4]
 800812c:	6163      	str	r3, [r4, #20]
 800812e:	3020      	adds	r0, #32
 8008130:	2201      	movs	r2, #1
 8008132:	e7e5      	b.n	8008100 <__d2b+0x60>
 8008134:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008138:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800813c:	6038      	str	r0, [r7, #0]
 800813e:	6918      	ldr	r0, [r3, #16]
 8008140:	f7ff fd34 	bl	8007bac <__hi0bits>
 8008144:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008148:	e7e2      	b.n	8008110 <__d2b+0x70>
 800814a:	bf00      	nop
 800814c:	08008b20 	.word	0x08008b20
 8008150:	08008b31 	.word	0x08008b31

08008154 <__sfputc_r>:
 8008154:	6893      	ldr	r3, [r2, #8]
 8008156:	3b01      	subs	r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	b410      	push	{r4}
 800815c:	6093      	str	r3, [r2, #8]
 800815e:	da08      	bge.n	8008172 <__sfputc_r+0x1e>
 8008160:	6994      	ldr	r4, [r2, #24]
 8008162:	42a3      	cmp	r3, r4
 8008164:	db01      	blt.n	800816a <__sfputc_r+0x16>
 8008166:	290a      	cmp	r1, #10
 8008168:	d103      	bne.n	8008172 <__sfputc_r+0x1e>
 800816a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800816e:	f000 b9e3 	b.w	8008538 <__swbuf_r>
 8008172:	6813      	ldr	r3, [r2, #0]
 8008174:	1c58      	adds	r0, r3, #1
 8008176:	6010      	str	r0, [r2, #0]
 8008178:	7019      	strb	r1, [r3, #0]
 800817a:	4608      	mov	r0, r1
 800817c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008180:	4770      	bx	lr

08008182 <__sfputs_r>:
 8008182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008184:	4606      	mov	r6, r0
 8008186:	460f      	mov	r7, r1
 8008188:	4614      	mov	r4, r2
 800818a:	18d5      	adds	r5, r2, r3
 800818c:	42ac      	cmp	r4, r5
 800818e:	d101      	bne.n	8008194 <__sfputs_r+0x12>
 8008190:	2000      	movs	r0, #0
 8008192:	e007      	b.n	80081a4 <__sfputs_r+0x22>
 8008194:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008198:	463a      	mov	r2, r7
 800819a:	4630      	mov	r0, r6
 800819c:	f7ff ffda 	bl	8008154 <__sfputc_r>
 80081a0:	1c43      	adds	r3, r0, #1
 80081a2:	d1f3      	bne.n	800818c <__sfputs_r+0xa>
 80081a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080081a8 <_vfiprintf_r>:
 80081a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ac:	460d      	mov	r5, r1
 80081ae:	b09d      	sub	sp, #116	; 0x74
 80081b0:	4614      	mov	r4, r2
 80081b2:	4698      	mov	r8, r3
 80081b4:	4606      	mov	r6, r0
 80081b6:	b118      	cbz	r0, 80081c0 <_vfiprintf_r+0x18>
 80081b8:	6a03      	ldr	r3, [r0, #32]
 80081ba:	b90b      	cbnz	r3, 80081c0 <_vfiprintf_r+0x18>
 80081bc:	f7fe fbc6 	bl	800694c <__sinit>
 80081c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081c2:	07d9      	lsls	r1, r3, #31
 80081c4:	d405      	bmi.n	80081d2 <_vfiprintf_r+0x2a>
 80081c6:	89ab      	ldrh	r3, [r5, #12]
 80081c8:	059a      	lsls	r2, r3, #22
 80081ca:	d402      	bmi.n	80081d2 <_vfiprintf_r+0x2a>
 80081cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081ce:	f7fe fcc6 	bl	8006b5e <__retarget_lock_acquire_recursive>
 80081d2:	89ab      	ldrh	r3, [r5, #12]
 80081d4:	071b      	lsls	r3, r3, #28
 80081d6:	d501      	bpl.n	80081dc <_vfiprintf_r+0x34>
 80081d8:	692b      	ldr	r3, [r5, #16]
 80081da:	b99b      	cbnz	r3, 8008204 <_vfiprintf_r+0x5c>
 80081dc:	4629      	mov	r1, r5
 80081de:	4630      	mov	r0, r6
 80081e0:	f000 f9e8 	bl	80085b4 <__swsetup_r>
 80081e4:	b170      	cbz	r0, 8008204 <_vfiprintf_r+0x5c>
 80081e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80081e8:	07dc      	lsls	r4, r3, #31
 80081ea:	d504      	bpl.n	80081f6 <_vfiprintf_r+0x4e>
 80081ec:	f04f 30ff 	mov.w	r0, #4294967295
 80081f0:	b01d      	add	sp, #116	; 0x74
 80081f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081f6:	89ab      	ldrh	r3, [r5, #12]
 80081f8:	0598      	lsls	r0, r3, #22
 80081fa:	d4f7      	bmi.n	80081ec <_vfiprintf_r+0x44>
 80081fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80081fe:	f7fe fcaf 	bl	8006b60 <__retarget_lock_release_recursive>
 8008202:	e7f3      	b.n	80081ec <_vfiprintf_r+0x44>
 8008204:	2300      	movs	r3, #0
 8008206:	9309      	str	r3, [sp, #36]	; 0x24
 8008208:	2320      	movs	r3, #32
 800820a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800820e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008212:	2330      	movs	r3, #48	; 0x30
 8008214:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80083c8 <_vfiprintf_r+0x220>
 8008218:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800821c:	f04f 0901 	mov.w	r9, #1
 8008220:	4623      	mov	r3, r4
 8008222:	469a      	mov	sl, r3
 8008224:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008228:	b10a      	cbz	r2, 800822e <_vfiprintf_r+0x86>
 800822a:	2a25      	cmp	r2, #37	; 0x25
 800822c:	d1f9      	bne.n	8008222 <_vfiprintf_r+0x7a>
 800822e:	ebba 0b04 	subs.w	fp, sl, r4
 8008232:	d00b      	beq.n	800824c <_vfiprintf_r+0xa4>
 8008234:	465b      	mov	r3, fp
 8008236:	4622      	mov	r2, r4
 8008238:	4629      	mov	r1, r5
 800823a:	4630      	mov	r0, r6
 800823c:	f7ff ffa1 	bl	8008182 <__sfputs_r>
 8008240:	3001      	adds	r0, #1
 8008242:	f000 80a9 	beq.w	8008398 <_vfiprintf_r+0x1f0>
 8008246:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008248:	445a      	add	r2, fp
 800824a:	9209      	str	r2, [sp, #36]	; 0x24
 800824c:	f89a 3000 	ldrb.w	r3, [sl]
 8008250:	2b00      	cmp	r3, #0
 8008252:	f000 80a1 	beq.w	8008398 <_vfiprintf_r+0x1f0>
 8008256:	2300      	movs	r3, #0
 8008258:	f04f 32ff 	mov.w	r2, #4294967295
 800825c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008260:	f10a 0a01 	add.w	sl, sl, #1
 8008264:	9304      	str	r3, [sp, #16]
 8008266:	9307      	str	r3, [sp, #28]
 8008268:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800826c:	931a      	str	r3, [sp, #104]	; 0x68
 800826e:	4654      	mov	r4, sl
 8008270:	2205      	movs	r2, #5
 8008272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008276:	4854      	ldr	r0, [pc, #336]	; (80083c8 <_vfiprintf_r+0x220>)
 8008278:	f7f7 ffc2 	bl	8000200 <memchr>
 800827c:	9a04      	ldr	r2, [sp, #16]
 800827e:	b9d8      	cbnz	r0, 80082b8 <_vfiprintf_r+0x110>
 8008280:	06d1      	lsls	r1, r2, #27
 8008282:	bf44      	itt	mi
 8008284:	2320      	movmi	r3, #32
 8008286:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800828a:	0713      	lsls	r3, r2, #28
 800828c:	bf44      	itt	mi
 800828e:	232b      	movmi	r3, #43	; 0x2b
 8008290:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008294:	f89a 3000 	ldrb.w	r3, [sl]
 8008298:	2b2a      	cmp	r3, #42	; 0x2a
 800829a:	d015      	beq.n	80082c8 <_vfiprintf_r+0x120>
 800829c:	9a07      	ldr	r2, [sp, #28]
 800829e:	4654      	mov	r4, sl
 80082a0:	2000      	movs	r0, #0
 80082a2:	f04f 0c0a 	mov.w	ip, #10
 80082a6:	4621      	mov	r1, r4
 80082a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082ac:	3b30      	subs	r3, #48	; 0x30
 80082ae:	2b09      	cmp	r3, #9
 80082b0:	d94d      	bls.n	800834e <_vfiprintf_r+0x1a6>
 80082b2:	b1b0      	cbz	r0, 80082e2 <_vfiprintf_r+0x13a>
 80082b4:	9207      	str	r2, [sp, #28]
 80082b6:	e014      	b.n	80082e2 <_vfiprintf_r+0x13a>
 80082b8:	eba0 0308 	sub.w	r3, r0, r8
 80082bc:	fa09 f303 	lsl.w	r3, r9, r3
 80082c0:	4313      	orrs	r3, r2
 80082c2:	9304      	str	r3, [sp, #16]
 80082c4:	46a2      	mov	sl, r4
 80082c6:	e7d2      	b.n	800826e <_vfiprintf_r+0xc6>
 80082c8:	9b03      	ldr	r3, [sp, #12]
 80082ca:	1d19      	adds	r1, r3, #4
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	9103      	str	r1, [sp, #12]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	bfbb      	ittet	lt
 80082d4:	425b      	neglt	r3, r3
 80082d6:	f042 0202 	orrlt.w	r2, r2, #2
 80082da:	9307      	strge	r3, [sp, #28]
 80082dc:	9307      	strlt	r3, [sp, #28]
 80082de:	bfb8      	it	lt
 80082e0:	9204      	strlt	r2, [sp, #16]
 80082e2:	7823      	ldrb	r3, [r4, #0]
 80082e4:	2b2e      	cmp	r3, #46	; 0x2e
 80082e6:	d10c      	bne.n	8008302 <_vfiprintf_r+0x15a>
 80082e8:	7863      	ldrb	r3, [r4, #1]
 80082ea:	2b2a      	cmp	r3, #42	; 0x2a
 80082ec:	d134      	bne.n	8008358 <_vfiprintf_r+0x1b0>
 80082ee:	9b03      	ldr	r3, [sp, #12]
 80082f0:	1d1a      	adds	r2, r3, #4
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	9203      	str	r2, [sp, #12]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	bfb8      	it	lt
 80082fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80082fe:	3402      	adds	r4, #2
 8008300:	9305      	str	r3, [sp, #20]
 8008302:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80083d8 <_vfiprintf_r+0x230>
 8008306:	7821      	ldrb	r1, [r4, #0]
 8008308:	2203      	movs	r2, #3
 800830a:	4650      	mov	r0, sl
 800830c:	f7f7 ff78 	bl	8000200 <memchr>
 8008310:	b138      	cbz	r0, 8008322 <_vfiprintf_r+0x17a>
 8008312:	9b04      	ldr	r3, [sp, #16]
 8008314:	eba0 000a 	sub.w	r0, r0, sl
 8008318:	2240      	movs	r2, #64	; 0x40
 800831a:	4082      	lsls	r2, r0
 800831c:	4313      	orrs	r3, r2
 800831e:	3401      	adds	r4, #1
 8008320:	9304      	str	r3, [sp, #16]
 8008322:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008326:	4829      	ldr	r0, [pc, #164]	; (80083cc <_vfiprintf_r+0x224>)
 8008328:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800832c:	2206      	movs	r2, #6
 800832e:	f7f7 ff67 	bl	8000200 <memchr>
 8008332:	2800      	cmp	r0, #0
 8008334:	d03f      	beq.n	80083b6 <_vfiprintf_r+0x20e>
 8008336:	4b26      	ldr	r3, [pc, #152]	; (80083d0 <_vfiprintf_r+0x228>)
 8008338:	bb1b      	cbnz	r3, 8008382 <_vfiprintf_r+0x1da>
 800833a:	9b03      	ldr	r3, [sp, #12]
 800833c:	3307      	adds	r3, #7
 800833e:	f023 0307 	bic.w	r3, r3, #7
 8008342:	3308      	adds	r3, #8
 8008344:	9303      	str	r3, [sp, #12]
 8008346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008348:	443b      	add	r3, r7
 800834a:	9309      	str	r3, [sp, #36]	; 0x24
 800834c:	e768      	b.n	8008220 <_vfiprintf_r+0x78>
 800834e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008352:	460c      	mov	r4, r1
 8008354:	2001      	movs	r0, #1
 8008356:	e7a6      	b.n	80082a6 <_vfiprintf_r+0xfe>
 8008358:	2300      	movs	r3, #0
 800835a:	3401      	adds	r4, #1
 800835c:	9305      	str	r3, [sp, #20]
 800835e:	4619      	mov	r1, r3
 8008360:	f04f 0c0a 	mov.w	ip, #10
 8008364:	4620      	mov	r0, r4
 8008366:	f810 2b01 	ldrb.w	r2, [r0], #1
 800836a:	3a30      	subs	r2, #48	; 0x30
 800836c:	2a09      	cmp	r2, #9
 800836e:	d903      	bls.n	8008378 <_vfiprintf_r+0x1d0>
 8008370:	2b00      	cmp	r3, #0
 8008372:	d0c6      	beq.n	8008302 <_vfiprintf_r+0x15a>
 8008374:	9105      	str	r1, [sp, #20]
 8008376:	e7c4      	b.n	8008302 <_vfiprintf_r+0x15a>
 8008378:	fb0c 2101 	mla	r1, ip, r1, r2
 800837c:	4604      	mov	r4, r0
 800837e:	2301      	movs	r3, #1
 8008380:	e7f0      	b.n	8008364 <_vfiprintf_r+0x1bc>
 8008382:	ab03      	add	r3, sp, #12
 8008384:	9300      	str	r3, [sp, #0]
 8008386:	462a      	mov	r2, r5
 8008388:	4b12      	ldr	r3, [pc, #72]	; (80083d4 <_vfiprintf_r+0x22c>)
 800838a:	a904      	add	r1, sp, #16
 800838c:	4630      	mov	r0, r6
 800838e:	f7fd fe8b 	bl	80060a8 <_printf_float>
 8008392:	4607      	mov	r7, r0
 8008394:	1c78      	adds	r0, r7, #1
 8008396:	d1d6      	bne.n	8008346 <_vfiprintf_r+0x19e>
 8008398:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800839a:	07d9      	lsls	r1, r3, #31
 800839c:	d405      	bmi.n	80083aa <_vfiprintf_r+0x202>
 800839e:	89ab      	ldrh	r3, [r5, #12]
 80083a0:	059a      	lsls	r2, r3, #22
 80083a2:	d402      	bmi.n	80083aa <_vfiprintf_r+0x202>
 80083a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083a6:	f7fe fbdb 	bl	8006b60 <__retarget_lock_release_recursive>
 80083aa:	89ab      	ldrh	r3, [r5, #12]
 80083ac:	065b      	lsls	r3, r3, #25
 80083ae:	f53f af1d 	bmi.w	80081ec <_vfiprintf_r+0x44>
 80083b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083b4:	e71c      	b.n	80081f0 <_vfiprintf_r+0x48>
 80083b6:	ab03      	add	r3, sp, #12
 80083b8:	9300      	str	r3, [sp, #0]
 80083ba:	462a      	mov	r2, r5
 80083bc:	4b05      	ldr	r3, [pc, #20]	; (80083d4 <_vfiprintf_r+0x22c>)
 80083be:	a904      	add	r1, sp, #16
 80083c0:	4630      	mov	r0, r6
 80083c2:	f7fe f915 	bl	80065f0 <_printf_i>
 80083c6:	e7e4      	b.n	8008392 <_vfiprintf_r+0x1ea>
 80083c8:	08008c8c 	.word	0x08008c8c
 80083cc:	08008c96 	.word	0x08008c96
 80083d0:	080060a9 	.word	0x080060a9
 80083d4:	08008183 	.word	0x08008183
 80083d8:	08008c92 	.word	0x08008c92

080083dc <__sflush_r>:
 80083dc:	898a      	ldrh	r2, [r1, #12]
 80083de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083e2:	4605      	mov	r5, r0
 80083e4:	0710      	lsls	r0, r2, #28
 80083e6:	460c      	mov	r4, r1
 80083e8:	d458      	bmi.n	800849c <__sflush_r+0xc0>
 80083ea:	684b      	ldr	r3, [r1, #4]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	dc05      	bgt.n	80083fc <__sflush_r+0x20>
 80083f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	dc02      	bgt.n	80083fc <__sflush_r+0x20>
 80083f6:	2000      	movs	r0, #0
 80083f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80083fe:	2e00      	cmp	r6, #0
 8008400:	d0f9      	beq.n	80083f6 <__sflush_r+0x1a>
 8008402:	2300      	movs	r3, #0
 8008404:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008408:	682f      	ldr	r7, [r5, #0]
 800840a:	6a21      	ldr	r1, [r4, #32]
 800840c:	602b      	str	r3, [r5, #0]
 800840e:	d032      	beq.n	8008476 <__sflush_r+0x9a>
 8008410:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008412:	89a3      	ldrh	r3, [r4, #12]
 8008414:	075a      	lsls	r2, r3, #29
 8008416:	d505      	bpl.n	8008424 <__sflush_r+0x48>
 8008418:	6863      	ldr	r3, [r4, #4]
 800841a:	1ac0      	subs	r0, r0, r3
 800841c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800841e:	b10b      	cbz	r3, 8008424 <__sflush_r+0x48>
 8008420:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008422:	1ac0      	subs	r0, r0, r3
 8008424:	2300      	movs	r3, #0
 8008426:	4602      	mov	r2, r0
 8008428:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800842a:	6a21      	ldr	r1, [r4, #32]
 800842c:	4628      	mov	r0, r5
 800842e:	47b0      	blx	r6
 8008430:	1c43      	adds	r3, r0, #1
 8008432:	89a3      	ldrh	r3, [r4, #12]
 8008434:	d106      	bne.n	8008444 <__sflush_r+0x68>
 8008436:	6829      	ldr	r1, [r5, #0]
 8008438:	291d      	cmp	r1, #29
 800843a:	d82b      	bhi.n	8008494 <__sflush_r+0xb8>
 800843c:	4a29      	ldr	r2, [pc, #164]	; (80084e4 <__sflush_r+0x108>)
 800843e:	410a      	asrs	r2, r1
 8008440:	07d6      	lsls	r6, r2, #31
 8008442:	d427      	bmi.n	8008494 <__sflush_r+0xb8>
 8008444:	2200      	movs	r2, #0
 8008446:	6062      	str	r2, [r4, #4]
 8008448:	04d9      	lsls	r1, r3, #19
 800844a:	6922      	ldr	r2, [r4, #16]
 800844c:	6022      	str	r2, [r4, #0]
 800844e:	d504      	bpl.n	800845a <__sflush_r+0x7e>
 8008450:	1c42      	adds	r2, r0, #1
 8008452:	d101      	bne.n	8008458 <__sflush_r+0x7c>
 8008454:	682b      	ldr	r3, [r5, #0]
 8008456:	b903      	cbnz	r3, 800845a <__sflush_r+0x7e>
 8008458:	6560      	str	r0, [r4, #84]	; 0x54
 800845a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800845c:	602f      	str	r7, [r5, #0]
 800845e:	2900      	cmp	r1, #0
 8008460:	d0c9      	beq.n	80083f6 <__sflush_r+0x1a>
 8008462:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008466:	4299      	cmp	r1, r3
 8008468:	d002      	beq.n	8008470 <__sflush_r+0x94>
 800846a:	4628      	mov	r0, r5
 800846c:	f7ff f9f6 	bl	800785c <_free_r>
 8008470:	2000      	movs	r0, #0
 8008472:	6360      	str	r0, [r4, #52]	; 0x34
 8008474:	e7c0      	b.n	80083f8 <__sflush_r+0x1c>
 8008476:	2301      	movs	r3, #1
 8008478:	4628      	mov	r0, r5
 800847a:	47b0      	blx	r6
 800847c:	1c41      	adds	r1, r0, #1
 800847e:	d1c8      	bne.n	8008412 <__sflush_r+0x36>
 8008480:	682b      	ldr	r3, [r5, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d0c5      	beq.n	8008412 <__sflush_r+0x36>
 8008486:	2b1d      	cmp	r3, #29
 8008488:	d001      	beq.n	800848e <__sflush_r+0xb2>
 800848a:	2b16      	cmp	r3, #22
 800848c:	d101      	bne.n	8008492 <__sflush_r+0xb6>
 800848e:	602f      	str	r7, [r5, #0]
 8008490:	e7b1      	b.n	80083f6 <__sflush_r+0x1a>
 8008492:	89a3      	ldrh	r3, [r4, #12]
 8008494:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008498:	81a3      	strh	r3, [r4, #12]
 800849a:	e7ad      	b.n	80083f8 <__sflush_r+0x1c>
 800849c:	690f      	ldr	r7, [r1, #16]
 800849e:	2f00      	cmp	r7, #0
 80084a0:	d0a9      	beq.n	80083f6 <__sflush_r+0x1a>
 80084a2:	0793      	lsls	r3, r2, #30
 80084a4:	680e      	ldr	r6, [r1, #0]
 80084a6:	bf08      	it	eq
 80084a8:	694b      	ldreq	r3, [r1, #20]
 80084aa:	600f      	str	r7, [r1, #0]
 80084ac:	bf18      	it	ne
 80084ae:	2300      	movne	r3, #0
 80084b0:	eba6 0807 	sub.w	r8, r6, r7
 80084b4:	608b      	str	r3, [r1, #8]
 80084b6:	f1b8 0f00 	cmp.w	r8, #0
 80084ba:	dd9c      	ble.n	80083f6 <__sflush_r+0x1a>
 80084bc:	6a21      	ldr	r1, [r4, #32]
 80084be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084c0:	4643      	mov	r3, r8
 80084c2:	463a      	mov	r2, r7
 80084c4:	4628      	mov	r0, r5
 80084c6:	47b0      	blx	r6
 80084c8:	2800      	cmp	r0, #0
 80084ca:	dc06      	bgt.n	80084da <__sflush_r+0xfe>
 80084cc:	89a3      	ldrh	r3, [r4, #12]
 80084ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084d2:	81a3      	strh	r3, [r4, #12]
 80084d4:	f04f 30ff 	mov.w	r0, #4294967295
 80084d8:	e78e      	b.n	80083f8 <__sflush_r+0x1c>
 80084da:	4407      	add	r7, r0
 80084dc:	eba8 0800 	sub.w	r8, r8, r0
 80084e0:	e7e9      	b.n	80084b6 <__sflush_r+0xda>
 80084e2:	bf00      	nop
 80084e4:	dfbffffe 	.word	0xdfbffffe

080084e8 <_fflush_r>:
 80084e8:	b538      	push	{r3, r4, r5, lr}
 80084ea:	690b      	ldr	r3, [r1, #16]
 80084ec:	4605      	mov	r5, r0
 80084ee:	460c      	mov	r4, r1
 80084f0:	b913      	cbnz	r3, 80084f8 <_fflush_r+0x10>
 80084f2:	2500      	movs	r5, #0
 80084f4:	4628      	mov	r0, r5
 80084f6:	bd38      	pop	{r3, r4, r5, pc}
 80084f8:	b118      	cbz	r0, 8008502 <_fflush_r+0x1a>
 80084fa:	6a03      	ldr	r3, [r0, #32]
 80084fc:	b90b      	cbnz	r3, 8008502 <_fflush_r+0x1a>
 80084fe:	f7fe fa25 	bl	800694c <__sinit>
 8008502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d0f3      	beq.n	80084f2 <_fflush_r+0xa>
 800850a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800850c:	07d0      	lsls	r0, r2, #31
 800850e:	d404      	bmi.n	800851a <_fflush_r+0x32>
 8008510:	0599      	lsls	r1, r3, #22
 8008512:	d402      	bmi.n	800851a <_fflush_r+0x32>
 8008514:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008516:	f7fe fb22 	bl	8006b5e <__retarget_lock_acquire_recursive>
 800851a:	4628      	mov	r0, r5
 800851c:	4621      	mov	r1, r4
 800851e:	f7ff ff5d 	bl	80083dc <__sflush_r>
 8008522:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008524:	07da      	lsls	r2, r3, #31
 8008526:	4605      	mov	r5, r0
 8008528:	d4e4      	bmi.n	80084f4 <_fflush_r+0xc>
 800852a:	89a3      	ldrh	r3, [r4, #12]
 800852c:	059b      	lsls	r3, r3, #22
 800852e:	d4e1      	bmi.n	80084f4 <_fflush_r+0xc>
 8008530:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008532:	f7fe fb15 	bl	8006b60 <__retarget_lock_release_recursive>
 8008536:	e7dd      	b.n	80084f4 <_fflush_r+0xc>

08008538 <__swbuf_r>:
 8008538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800853a:	460e      	mov	r6, r1
 800853c:	4614      	mov	r4, r2
 800853e:	4605      	mov	r5, r0
 8008540:	b118      	cbz	r0, 800854a <__swbuf_r+0x12>
 8008542:	6a03      	ldr	r3, [r0, #32]
 8008544:	b90b      	cbnz	r3, 800854a <__swbuf_r+0x12>
 8008546:	f7fe fa01 	bl	800694c <__sinit>
 800854a:	69a3      	ldr	r3, [r4, #24]
 800854c:	60a3      	str	r3, [r4, #8]
 800854e:	89a3      	ldrh	r3, [r4, #12]
 8008550:	071a      	lsls	r2, r3, #28
 8008552:	d525      	bpl.n	80085a0 <__swbuf_r+0x68>
 8008554:	6923      	ldr	r3, [r4, #16]
 8008556:	b31b      	cbz	r3, 80085a0 <__swbuf_r+0x68>
 8008558:	6823      	ldr	r3, [r4, #0]
 800855a:	6922      	ldr	r2, [r4, #16]
 800855c:	1a98      	subs	r0, r3, r2
 800855e:	6963      	ldr	r3, [r4, #20]
 8008560:	b2f6      	uxtb	r6, r6
 8008562:	4283      	cmp	r3, r0
 8008564:	4637      	mov	r7, r6
 8008566:	dc04      	bgt.n	8008572 <__swbuf_r+0x3a>
 8008568:	4621      	mov	r1, r4
 800856a:	4628      	mov	r0, r5
 800856c:	f7ff ffbc 	bl	80084e8 <_fflush_r>
 8008570:	b9e0      	cbnz	r0, 80085ac <__swbuf_r+0x74>
 8008572:	68a3      	ldr	r3, [r4, #8]
 8008574:	3b01      	subs	r3, #1
 8008576:	60a3      	str	r3, [r4, #8]
 8008578:	6823      	ldr	r3, [r4, #0]
 800857a:	1c5a      	adds	r2, r3, #1
 800857c:	6022      	str	r2, [r4, #0]
 800857e:	701e      	strb	r6, [r3, #0]
 8008580:	6962      	ldr	r2, [r4, #20]
 8008582:	1c43      	adds	r3, r0, #1
 8008584:	429a      	cmp	r2, r3
 8008586:	d004      	beq.n	8008592 <__swbuf_r+0x5a>
 8008588:	89a3      	ldrh	r3, [r4, #12]
 800858a:	07db      	lsls	r3, r3, #31
 800858c:	d506      	bpl.n	800859c <__swbuf_r+0x64>
 800858e:	2e0a      	cmp	r6, #10
 8008590:	d104      	bne.n	800859c <__swbuf_r+0x64>
 8008592:	4621      	mov	r1, r4
 8008594:	4628      	mov	r0, r5
 8008596:	f7ff ffa7 	bl	80084e8 <_fflush_r>
 800859a:	b938      	cbnz	r0, 80085ac <__swbuf_r+0x74>
 800859c:	4638      	mov	r0, r7
 800859e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085a0:	4621      	mov	r1, r4
 80085a2:	4628      	mov	r0, r5
 80085a4:	f000 f806 	bl	80085b4 <__swsetup_r>
 80085a8:	2800      	cmp	r0, #0
 80085aa:	d0d5      	beq.n	8008558 <__swbuf_r+0x20>
 80085ac:	f04f 37ff 	mov.w	r7, #4294967295
 80085b0:	e7f4      	b.n	800859c <__swbuf_r+0x64>
	...

080085b4 <__swsetup_r>:
 80085b4:	b538      	push	{r3, r4, r5, lr}
 80085b6:	4b2a      	ldr	r3, [pc, #168]	; (8008660 <__swsetup_r+0xac>)
 80085b8:	4605      	mov	r5, r0
 80085ba:	6818      	ldr	r0, [r3, #0]
 80085bc:	460c      	mov	r4, r1
 80085be:	b118      	cbz	r0, 80085c8 <__swsetup_r+0x14>
 80085c0:	6a03      	ldr	r3, [r0, #32]
 80085c2:	b90b      	cbnz	r3, 80085c8 <__swsetup_r+0x14>
 80085c4:	f7fe f9c2 	bl	800694c <__sinit>
 80085c8:	89a3      	ldrh	r3, [r4, #12]
 80085ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80085ce:	0718      	lsls	r0, r3, #28
 80085d0:	d422      	bmi.n	8008618 <__swsetup_r+0x64>
 80085d2:	06d9      	lsls	r1, r3, #27
 80085d4:	d407      	bmi.n	80085e6 <__swsetup_r+0x32>
 80085d6:	2309      	movs	r3, #9
 80085d8:	602b      	str	r3, [r5, #0]
 80085da:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80085de:	81a3      	strh	r3, [r4, #12]
 80085e0:	f04f 30ff 	mov.w	r0, #4294967295
 80085e4:	e034      	b.n	8008650 <__swsetup_r+0x9c>
 80085e6:	0758      	lsls	r0, r3, #29
 80085e8:	d512      	bpl.n	8008610 <__swsetup_r+0x5c>
 80085ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085ec:	b141      	cbz	r1, 8008600 <__swsetup_r+0x4c>
 80085ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085f2:	4299      	cmp	r1, r3
 80085f4:	d002      	beq.n	80085fc <__swsetup_r+0x48>
 80085f6:	4628      	mov	r0, r5
 80085f8:	f7ff f930 	bl	800785c <_free_r>
 80085fc:	2300      	movs	r3, #0
 80085fe:	6363      	str	r3, [r4, #52]	; 0x34
 8008600:	89a3      	ldrh	r3, [r4, #12]
 8008602:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008606:	81a3      	strh	r3, [r4, #12]
 8008608:	2300      	movs	r3, #0
 800860a:	6063      	str	r3, [r4, #4]
 800860c:	6923      	ldr	r3, [r4, #16]
 800860e:	6023      	str	r3, [r4, #0]
 8008610:	89a3      	ldrh	r3, [r4, #12]
 8008612:	f043 0308 	orr.w	r3, r3, #8
 8008616:	81a3      	strh	r3, [r4, #12]
 8008618:	6923      	ldr	r3, [r4, #16]
 800861a:	b94b      	cbnz	r3, 8008630 <__swsetup_r+0x7c>
 800861c:	89a3      	ldrh	r3, [r4, #12]
 800861e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008622:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008626:	d003      	beq.n	8008630 <__swsetup_r+0x7c>
 8008628:	4621      	mov	r1, r4
 800862a:	4628      	mov	r0, r5
 800862c:	f000 f8c4 	bl	80087b8 <__smakebuf_r>
 8008630:	89a0      	ldrh	r0, [r4, #12]
 8008632:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008636:	f010 0301 	ands.w	r3, r0, #1
 800863a:	d00a      	beq.n	8008652 <__swsetup_r+0x9e>
 800863c:	2300      	movs	r3, #0
 800863e:	60a3      	str	r3, [r4, #8]
 8008640:	6963      	ldr	r3, [r4, #20]
 8008642:	425b      	negs	r3, r3
 8008644:	61a3      	str	r3, [r4, #24]
 8008646:	6923      	ldr	r3, [r4, #16]
 8008648:	b943      	cbnz	r3, 800865c <__swsetup_r+0xa8>
 800864a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800864e:	d1c4      	bne.n	80085da <__swsetup_r+0x26>
 8008650:	bd38      	pop	{r3, r4, r5, pc}
 8008652:	0781      	lsls	r1, r0, #30
 8008654:	bf58      	it	pl
 8008656:	6963      	ldrpl	r3, [r4, #20]
 8008658:	60a3      	str	r3, [r4, #8]
 800865a:	e7f4      	b.n	8008646 <__swsetup_r+0x92>
 800865c:	2000      	movs	r0, #0
 800865e:	e7f7      	b.n	8008650 <__swsetup_r+0x9c>
 8008660:	20000064 	.word	0x20000064

08008664 <_sbrk_r>:
 8008664:	b538      	push	{r3, r4, r5, lr}
 8008666:	4d06      	ldr	r5, [pc, #24]	; (8008680 <_sbrk_r+0x1c>)
 8008668:	2300      	movs	r3, #0
 800866a:	4604      	mov	r4, r0
 800866c:	4608      	mov	r0, r1
 800866e:	602b      	str	r3, [r5, #0]
 8008670:	f7f9 face 	bl	8001c10 <_sbrk>
 8008674:	1c43      	adds	r3, r0, #1
 8008676:	d102      	bne.n	800867e <_sbrk_r+0x1a>
 8008678:	682b      	ldr	r3, [r5, #0]
 800867a:	b103      	cbz	r3, 800867e <_sbrk_r+0x1a>
 800867c:	6023      	str	r3, [r4, #0]
 800867e:	bd38      	pop	{r3, r4, r5, pc}
 8008680:	20000478 	.word	0x20000478

08008684 <memcpy>:
 8008684:	440a      	add	r2, r1
 8008686:	4291      	cmp	r1, r2
 8008688:	f100 33ff 	add.w	r3, r0, #4294967295
 800868c:	d100      	bne.n	8008690 <memcpy+0xc>
 800868e:	4770      	bx	lr
 8008690:	b510      	push	{r4, lr}
 8008692:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008696:	f803 4f01 	strb.w	r4, [r3, #1]!
 800869a:	4291      	cmp	r1, r2
 800869c:	d1f9      	bne.n	8008692 <memcpy+0xe>
 800869e:	bd10      	pop	{r4, pc}

080086a0 <__assert_func>:
 80086a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086a2:	4614      	mov	r4, r2
 80086a4:	461a      	mov	r2, r3
 80086a6:	4b09      	ldr	r3, [pc, #36]	; (80086cc <__assert_func+0x2c>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4605      	mov	r5, r0
 80086ac:	68d8      	ldr	r0, [r3, #12]
 80086ae:	b14c      	cbz	r4, 80086c4 <__assert_func+0x24>
 80086b0:	4b07      	ldr	r3, [pc, #28]	; (80086d0 <__assert_func+0x30>)
 80086b2:	9100      	str	r1, [sp, #0]
 80086b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80086b8:	4906      	ldr	r1, [pc, #24]	; (80086d4 <__assert_func+0x34>)
 80086ba:	462b      	mov	r3, r5
 80086bc:	f000 f844 	bl	8008748 <fiprintf>
 80086c0:	f000 f8d8 	bl	8008874 <abort>
 80086c4:	4b04      	ldr	r3, [pc, #16]	; (80086d8 <__assert_func+0x38>)
 80086c6:	461c      	mov	r4, r3
 80086c8:	e7f3      	b.n	80086b2 <__assert_func+0x12>
 80086ca:	bf00      	nop
 80086cc:	20000064 	.word	0x20000064
 80086d0:	08008ca7 	.word	0x08008ca7
 80086d4:	08008cb4 	.word	0x08008cb4
 80086d8:	08008ce2 	.word	0x08008ce2

080086dc <_calloc_r>:
 80086dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086de:	fba1 2402 	umull	r2, r4, r1, r2
 80086e2:	b94c      	cbnz	r4, 80086f8 <_calloc_r+0x1c>
 80086e4:	4611      	mov	r1, r2
 80086e6:	9201      	str	r2, [sp, #4]
 80086e8:	f7ff f92c 	bl	8007944 <_malloc_r>
 80086ec:	9a01      	ldr	r2, [sp, #4]
 80086ee:	4605      	mov	r5, r0
 80086f0:	b930      	cbnz	r0, 8008700 <_calloc_r+0x24>
 80086f2:	4628      	mov	r0, r5
 80086f4:	b003      	add	sp, #12
 80086f6:	bd30      	pop	{r4, r5, pc}
 80086f8:	220c      	movs	r2, #12
 80086fa:	6002      	str	r2, [r0, #0]
 80086fc:	2500      	movs	r5, #0
 80086fe:	e7f8      	b.n	80086f2 <_calloc_r+0x16>
 8008700:	4621      	mov	r1, r4
 8008702:	f7fe f9ae 	bl	8006a62 <memset>
 8008706:	e7f4      	b.n	80086f2 <_calloc_r+0x16>

08008708 <__ascii_mbtowc>:
 8008708:	b082      	sub	sp, #8
 800870a:	b901      	cbnz	r1, 800870e <__ascii_mbtowc+0x6>
 800870c:	a901      	add	r1, sp, #4
 800870e:	b142      	cbz	r2, 8008722 <__ascii_mbtowc+0x1a>
 8008710:	b14b      	cbz	r3, 8008726 <__ascii_mbtowc+0x1e>
 8008712:	7813      	ldrb	r3, [r2, #0]
 8008714:	600b      	str	r3, [r1, #0]
 8008716:	7812      	ldrb	r2, [r2, #0]
 8008718:	1e10      	subs	r0, r2, #0
 800871a:	bf18      	it	ne
 800871c:	2001      	movne	r0, #1
 800871e:	b002      	add	sp, #8
 8008720:	4770      	bx	lr
 8008722:	4610      	mov	r0, r2
 8008724:	e7fb      	b.n	800871e <__ascii_mbtowc+0x16>
 8008726:	f06f 0001 	mvn.w	r0, #1
 800872a:	e7f8      	b.n	800871e <__ascii_mbtowc+0x16>

0800872c <__ascii_wctomb>:
 800872c:	b149      	cbz	r1, 8008742 <__ascii_wctomb+0x16>
 800872e:	2aff      	cmp	r2, #255	; 0xff
 8008730:	bf85      	ittet	hi
 8008732:	238a      	movhi	r3, #138	; 0x8a
 8008734:	6003      	strhi	r3, [r0, #0]
 8008736:	700a      	strbls	r2, [r1, #0]
 8008738:	f04f 30ff 	movhi.w	r0, #4294967295
 800873c:	bf98      	it	ls
 800873e:	2001      	movls	r0, #1
 8008740:	4770      	bx	lr
 8008742:	4608      	mov	r0, r1
 8008744:	4770      	bx	lr
	...

08008748 <fiprintf>:
 8008748:	b40e      	push	{r1, r2, r3}
 800874a:	b503      	push	{r0, r1, lr}
 800874c:	4601      	mov	r1, r0
 800874e:	ab03      	add	r3, sp, #12
 8008750:	4805      	ldr	r0, [pc, #20]	; (8008768 <fiprintf+0x20>)
 8008752:	f853 2b04 	ldr.w	r2, [r3], #4
 8008756:	6800      	ldr	r0, [r0, #0]
 8008758:	9301      	str	r3, [sp, #4]
 800875a:	f7ff fd25 	bl	80081a8 <_vfiprintf_r>
 800875e:	b002      	add	sp, #8
 8008760:	f85d eb04 	ldr.w	lr, [sp], #4
 8008764:	b003      	add	sp, #12
 8008766:	4770      	bx	lr
 8008768:	20000064 	.word	0x20000064

0800876c <__swhatbuf_r>:
 800876c:	b570      	push	{r4, r5, r6, lr}
 800876e:	460c      	mov	r4, r1
 8008770:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008774:	2900      	cmp	r1, #0
 8008776:	b096      	sub	sp, #88	; 0x58
 8008778:	4615      	mov	r5, r2
 800877a:	461e      	mov	r6, r3
 800877c:	da0d      	bge.n	800879a <__swhatbuf_r+0x2e>
 800877e:	89a3      	ldrh	r3, [r4, #12]
 8008780:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008784:	f04f 0100 	mov.w	r1, #0
 8008788:	bf0c      	ite	eq
 800878a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800878e:	2340      	movne	r3, #64	; 0x40
 8008790:	2000      	movs	r0, #0
 8008792:	6031      	str	r1, [r6, #0]
 8008794:	602b      	str	r3, [r5, #0]
 8008796:	b016      	add	sp, #88	; 0x58
 8008798:	bd70      	pop	{r4, r5, r6, pc}
 800879a:	466a      	mov	r2, sp
 800879c:	f000 f848 	bl	8008830 <_fstat_r>
 80087a0:	2800      	cmp	r0, #0
 80087a2:	dbec      	blt.n	800877e <__swhatbuf_r+0x12>
 80087a4:	9901      	ldr	r1, [sp, #4]
 80087a6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80087aa:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80087ae:	4259      	negs	r1, r3
 80087b0:	4159      	adcs	r1, r3
 80087b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087b6:	e7eb      	b.n	8008790 <__swhatbuf_r+0x24>

080087b8 <__smakebuf_r>:
 80087b8:	898b      	ldrh	r3, [r1, #12]
 80087ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80087bc:	079d      	lsls	r5, r3, #30
 80087be:	4606      	mov	r6, r0
 80087c0:	460c      	mov	r4, r1
 80087c2:	d507      	bpl.n	80087d4 <__smakebuf_r+0x1c>
 80087c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80087c8:	6023      	str	r3, [r4, #0]
 80087ca:	6123      	str	r3, [r4, #16]
 80087cc:	2301      	movs	r3, #1
 80087ce:	6163      	str	r3, [r4, #20]
 80087d0:	b002      	add	sp, #8
 80087d2:	bd70      	pop	{r4, r5, r6, pc}
 80087d4:	ab01      	add	r3, sp, #4
 80087d6:	466a      	mov	r2, sp
 80087d8:	f7ff ffc8 	bl	800876c <__swhatbuf_r>
 80087dc:	9900      	ldr	r1, [sp, #0]
 80087de:	4605      	mov	r5, r0
 80087e0:	4630      	mov	r0, r6
 80087e2:	f7ff f8af 	bl	8007944 <_malloc_r>
 80087e6:	b948      	cbnz	r0, 80087fc <__smakebuf_r+0x44>
 80087e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087ec:	059a      	lsls	r2, r3, #22
 80087ee:	d4ef      	bmi.n	80087d0 <__smakebuf_r+0x18>
 80087f0:	f023 0303 	bic.w	r3, r3, #3
 80087f4:	f043 0302 	orr.w	r3, r3, #2
 80087f8:	81a3      	strh	r3, [r4, #12]
 80087fa:	e7e3      	b.n	80087c4 <__smakebuf_r+0xc>
 80087fc:	89a3      	ldrh	r3, [r4, #12]
 80087fe:	6020      	str	r0, [r4, #0]
 8008800:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008804:	81a3      	strh	r3, [r4, #12]
 8008806:	9b00      	ldr	r3, [sp, #0]
 8008808:	6163      	str	r3, [r4, #20]
 800880a:	9b01      	ldr	r3, [sp, #4]
 800880c:	6120      	str	r0, [r4, #16]
 800880e:	b15b      	cbz	r3, 8008828 <__smakebuf_r+0x70>
 8008810:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008814:	4630      	mov	r0, r6
 8008816:	f000 f81d 	bl	8008854 <_isatty_r>
 800881a:	b128      	cbz	r0, 8008828 <__smakebuf_r+0x70>
 800881c:	89a3      	ldrh	r3, [r4, #12]
 800881e:	f023 0303 	bic.w	r3, r3, #3
 8008822:	f043 0301 	orr.w	r3, r3, #1
 8008826:	81a3      	strh	r3, [r4, #12]
 8008828:	89a3      	ldrh	r3, [r4, #12]
 800882a:	431d      	orrs	r5, r3
 800882c:	81a5      	strh	r5, [r4, #12]
 800882e:	e7cf      	b.n	80087d0 <__smakebuf_r+0x18>

08008830 <_fstat_r>:
 8008830:	b538      	push	{r3, r4, r5, lr}
 8008832:	4d07      	ldr	r5, [pc, #28]	; (8008850 <_fstat_r+0x20>)
 8008834:	2300      	movs	r3, #0
 8008836:	4604      	mov	r4, r0
 8008838:	4608      	mov	r0, r1
 800883a:	4611      	mov	r1, r2
 800883c:	602b      	str	r3, [r5, #0]
 800883e:	f7f9 f9be 	bl	8001bbe <_fstat>
 8008842:	1c43      	adds	r3, r0, #1
 8008844:	d102      	bne.n	800884c <_fstat_r+0x1c>
 8008846:	682b      	ldr	r3, [r5, #0]
 8008848:	b103      	cbz	r3, 800884c <_fstat_r+0x1c>
 800884a:	6023      	str	r3, [r4, #0]
 800884c:	bd38      	pop	{r3, r4, r5, pc}
 800884e:	bf00      	nop
 8008850:	20000478 	.word	0x20000478

08008854 <_isatty_r>:
 8008854:	b538      	push	{r3, r4, r5, lr}
 8008856:	4d06      	ldr	r5, [pc, #24]	; (8008870 <_isatty_r+0x1c>)
 8008858:	2300      	movs	r3, #0
 800885a:	4604      	mov	r4, r0
 800885c:	4608      	mov	r0, r1
 800885e:	602b      	str	r3, [r5, #0]
 8008860:	f7f9 f9bd 	bl	8001bde <_isatty>
 8008864:	1c43      	adds	r3, r0, #1
 8008866:	d102      	bne.n	800886e <_isatty_r+0x1a>
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	b103      	cbz	r3, 800886e <_isatty_r+0x1a>
 800886c:	6023      	str	r3, [r4, #0]
 800886e:	bd38      	pop	{r3, r4, r5, pc}
 8008870:	20000478 	.word	0x20000478

08008874 <abort>:
 8008874:	b508      	push	{r3, lr}
 8008876:	2006      	movs	r0, #6
 8008878:	f000 f82c 	bl	80088d4 <raise>
 800887c:	2001      	movs	r0, #1
 800887e:	f7f9 f94f 	bl	8001b20 <_exit>

08008882 <_raise_r>:
 8008882:	291f      	cmp	r1, #31
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	4604      	mov	r4, r0
 8008888:	460d      	mov	r5, r1
 800888a:	d904      	bls.n	8008896 <_raise_r+0x14>
 800888c:	2316      	movs	r3, #22
 800888e:	6003      	str	r3, [r0, #0]
 8008890:	f04f 30ff 	mov.w	r0, #4294967295
 8008894:	bd38      	pop	{r3, r4, r5, pc}
 8008896:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008898:	b112      	cbz	r2, 80088a0 <_raise_r+0x1e>
 800889a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800889e:	b94b      	cbnz	r3, 80088b4 <_raise_r+0x32>
 80088a0:	4620      	mov	r0, r4
 80088a2:	f000 f831 	bl	8008908 <_getpid_r>
 80088a6:	462a      	mov	r2, r5
 80088a8:	4601      	mov	r1, r0
 80088aa:	4620      	mov	r0, r4
 80088ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088b0:	f000 b818 	b.w	80088e4 <_kill_r>
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d00a      	beq.n	80088ce <_raise_r+0x4c>
 80088b8:	1c59      	adds	r1, r3, #1
 80088ba:	d103      	bne.n	80088c4 <_raise_r+0x42>
 80088bc:	2316      	movs	r3, #22
 80088be:	6003      	str	r3, [r0, #0]
 80088c0:	2001      	movs	r0, #1
 80088c2:	e7e7      	b.n	8008894 <_raise_r+0x12>
 80088c4:	2400      	movs	r4, #0
 80088c6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80088ca:	4628      	mov	r0, r5
 80088cc:	4798      	blx	r3
 80088ce:	2000      	movs	r0, #0
 80088d0:	e7e0      	b.n	8008894 <_raise_r+0x12>
	...

080088d4 <raise>:
 80088d4:	4b02      	ldr	r3, [pc, #8]	; (80088e0 <raise+0xc>)
 80088d6:	4601      	mov	r1, r0
 80088d8:	6818      	ldr	r0, [r3, #0]
 80088da:	f7ff bfd2 	b.w	8008882 <_raise_r>
 80088de:	bf00      	nop
 80088e0:	20000064 	.word	0x20000064

080088e4 <_kill_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	4d07      	ldr	r5, [pc, #28]	; (8008904 <_kill_r+0x20>)
 80088e8:	2300      	movs	r3, #0
 80088ea:	4604      	mov	r4, r0
 80088ec:	4608      	mov	r0, r1
 80088ee:	4611      	mov	r1, r2
 80088f0:	602b      	str	r3, [r5, #0]
 80088f2:	f7f9 f905 	bl	8001b00 <_kill>
 80088f6:	1c43      	adds	r3, r0, #1
 80088f8:	d102      	bne.n	8008900 <_kill_r+0x1c>
 80088fa:	682b      	ldr	r3, [r5, #0]
 80088fc:	b103      	cbz	r3, 8008900 <_kill_r+0x1c>
 80088fe:	6023      	str	r3, [r4, #0]
 8008900:	bd38      	pop	{r3, r4, r5, pc}
 8008902:	bf00      	nop
 8008904:	20000478 	.word	0x20000478

08008908 <_getpid_r>:
 8008908:	f7f9 b8f2 	b.w	8001af0 <_getpid>

0800890c <_init>:
 800890c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800890e:	bf00      	nop
 8008910:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008912:	bc08      	pop	{r3}
 8008914:	469e      	mov	lr, r3
 8008916:	4770      	bx	lr

08008918 <_fini>:
 8008918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800891a:	bf00      	nop
 800891c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800891e:	bc08      	pop	{r3}
 8008920:	469e      	mov	lr, r3
 8008922:	4770      	bx	lr
