Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/petersjl/Documents/School/CSSE/132/1819c-csse132-petersjl/extra-stuff/mega_AND/work/test_mega_and_isim_beh.exe -prj C:/Users/petersjl/Documents/School/CSSE/132/1819c-csse132-petersjl/extra-stuff/mega_AND/work/test_mega_and_beh.prj work.test_mega_and work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/petersjl/Documents/School/CSSE/132/1819c-csse132-petersjl/extra-stuff/mega_AND/work/../mega_and.v" into library work
Analyzing Verilog file "C:/Users/petersjl/Documents/School/CSSE/132/1819c-csse132-petersjl/extra-stuff/mega_AND/work/../test_mega_and.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mega_and
Compiling module test_mega_and
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/petersjl/Documents/School/CSSE/132/1819c-csse132-petersjl/extra-stuff/mega_AND/work/test_mega_and_isim_beh.exe
Fuse Memory Usage: 27264 KB
Fuse CPU Usage: 577 ms
