strict digraph "" {
	node [label="\N"];
	"201:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbceaa48450>",
		clk_sens=True,
		fillcolor=gold,
		label="201:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'reg6', 'EN', 'PUSH_POPn', 'push_ok']"];
	"202:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbceaa485d0>",
		fillcolor=turquoise,
		label="202:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"201:AL" -> "202:BL"	 [cond="[]",
		lineno=None];
	"203:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbceaa48610>",
		fillcolor=springgreen,
		label="203:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"205:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbceaa48690>",
		fillcolor=springgreen,
		label="205:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"203:IF" -> "205:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=203];
	"204:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa489d0>",
		fillcolor=firebrick,
		label="204:NS
reg7 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa489d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"203:IF" -> "204:NS"	 [cond="['RST']",
		label=RST,
		lineno=203];
	"Leaf_201:AL"	 [def_var="['reg7']",
		label="Leaf_201:AL"];
	"206:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa48710>",
		fillcolor=firebrick,
		label="206:NS
reg7 <= reg6;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa48710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"205:IF" -> "206:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=205];
	"202:BL" -> "203:IF"	 [cond="[]",
		lineno=None];
	"206:NS" -> "Leaf_201:AL"	 [cond="[]",
		lineno=None];
	"204:NS" -> "Leaf_201:AL"	 [cond="[]",
		lineno=None];
}
