module shift_reg(
	input [3:0] data
	input clk,
	input load,
	input shr,
	input clr,
	output a
);

reg [1:0] shift;
	
	always @(load)
		begin
			a <= data[shift]
		end
	
	always @(shr)
		begin
			if (shift < 3)
				begin
					shift <= shift + 1;
				end
			else
				begin
					shift <= 0;
				end
		end
		
	always @(clr)
		begin
			data <= 0;
		end
endmodule
			
