

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 22:02:11 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D6
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.894 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        9|        9|         3|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    2222|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   128|       0|     711|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|    2217|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   128|    2217|    3041|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_64ns_128_1_1_U23  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U24  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U25  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U26  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U27  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U28  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U29  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mul_64ns_64ns_128_1_1_U30  |mul_64ns_64ns_128_1_1  |        0|  16|  0|  46|    0|
    |mux_9_4_63_1_1_U32         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U33         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U34         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U35         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U36         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_63_1_1_U37         |mux_9_4_63_1_1         |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U31         |mux_9_4_64_1_1         |        0|   0|  0|  49|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0| 128|  0| 711|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_546_p2       |         +|   0|  0|   12|           4|           2|
    |add_ln49_1_fu_842_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln49_2_fu_860_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln49_3_fu_878_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln49_4_fu_896_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln49_5_fu_914_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln49_6_fu_932_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln49_7_fu_938_p2     |         +|   0|  0|  135|         128|         128|
    |add_ln49_fu_824_p2       |         +|   0|  0|  135|         128|         128|
    |sub_ln34_1_fu_715_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln34_3_fu_460_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln34_4_fu_476_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln34_5_fu_492_p2     |         -|   0|  0|   12|           4|           4|
    |sub_ln34_fu_518_p2       |         -|   0|  0|   12|           4|           4|
    |tmp_7_fu_759_p10         |         -|   0|  0|   12|           4|           4|
    |and_ln49_1_fu_837_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_2_fu_855_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_3_fu_873_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_4_fu_891_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_5_fu_909_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_6_fu_927_p2     |       and|   0|  0|  128|         128|         128|
    |and_ln49_fu_819_p2       |       and|   0|  0|  128|         128|         128|
    |icmp_ln36_fu_396_p2      |      icmp|   0|  0|   12|           4|           1|
    |icmp_ln49_1_fu_466_p2    |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln49_2_fu_482_p2    |      icmp|   0|  0|   12|           4|           3|
    |icmp_ln49_3_fu_508_p2    |      icmp|   0|  0|    9|           2|           1|
    |icmp_ln49_4_fu_524_p2    |      icmp|   0|  0|   12|           4|           2|
    |icmp_ln49_5_fu_540_p2    |      icmp|   0|  0|   10|           3|           1|
    |icmp_ln49_fu_442_p2      |      icmp|   0|  0|   12|           4|           3|
    |select_ln49_1_fu_812_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_2_fu_830_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_3_fu_848_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_4_fu_866_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_5_fu_884_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_6_fu_902_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_7_fu_920_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln49_fu_568_p3    |    select|   0|  0|   62|           1|          63|
    |select_ln50_fu_448_p3    |    select|   0|  0|    5|           1|           3|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 2222|        1983|        2042|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add140_fu_118            |   9|          2|  128|        256|
    |add_1127141_fu_122       |   9|          2|  128|        256|
    |add_1142_fu_126          |   9|          2|  128|        256|
    |add_1_1143_fu_130        |   9|          2|  128|        256|
    |add_2144_fu_134          |   9|          2|  128|        256|
    |add_2_1145_fu_138        |   9|          2|  128|        256|
    |add_3146_fu_142          |   9|          2|  128|        256|
    |add_3_1147_fu_146        |   9|          2|  128|        256|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_150                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24| 1034|       2068|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add140_fu_118                       |  128|   0|  128|          0|
    |add_1127141_fu_122                  |  128|   0|  128|          0|
    |add_1142_fu_126                     |  128|   0|  128|          0|
    |add_1_1143_fu_130                   |  128|   0|  128|          0|
    |add_2144_fu_134                     |  128|   0|  128|          0|
    |add_2_1145_fu_138                   |  128|   0|  128|          0|
    |add_3146_fu_142                     |  128|   0|  128|          0|
    |add_3_1147_fu_146                   |  128|   0|  128|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |conv34_cast_reg_1153                |   64|   0|  128|         64|
    |i_fu_150                            |    4|   0|    4|          0|
    |icmp_ln36_reg_1158                  |    1|   0|    1|          0|
    |icmp_ln49_1_reg_1187                |    1|   0|    1|          0|
    |icmp_ln49_1_reg_1187_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln49_2_reg_1197                |    1|   0|    1|          0|
    |icmp_ln49_2_reg_1197_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln49_3_reg_1207                |    1|   0|    1|          0|
    |icmp_ln49_3_reg_1207_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln49_4_reg_1218                |    1|   0|    1|          0|
    |icmp_ln49_4_reg_1218_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln49_5_reg_1224                |    1|   0|    1|          0|
    |icmp_ln49_5_reg_1224_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln49_reg_1177                  |    1|   0|    1|          0|
    |icmp_ln49_reg_1177_pp0_iter1_reg    |    1|   0|    1|          0|
    |mul_ln49_1_reg_1235                 |  128|   0|  128|          0|
    |mul_ln49_2_reg_1240                 |  128|   0|  128|          0|
    |mul_ln49_3_reg_1245                 |  128|   0|  128|          0|
    |mul_ln49_4_reg_1250                 |  128|   0|  128|          0|
    |mul_ln49_5_reg_1255                 |  128|   0|  128|          0|
    |mul_ln49_6_reg_1260                 |  128|   0|  128|          0|
    |mul_ln49_7_reg_1265                 |  128|   0|  128|          0|
    |mul_ln49_reg_1230                   |  128|   0|  128|          0|
    |sub_ln34_3_reg_1182                 |    4|   0|    4|          0|
    |sub_ln34_4_reg_1192                 |    4|   0|    4|          0|
    |sub_ln34_5_reg_1202                 |    4|   0|    4|          0|
    |sub_ln34_reg_1212                   |    4|   0|    4|          0|
    |tmp_26_reg_1167                     |    1|   0|    1|          0|
    |tmp_27_reg_1172                     |    1|   0|    1|          0|
    |tmp_27_reg_1172_pp0_iter1_reg       |    1|   0|    1|          0|
    |tmp_reg_1162                        |   64|   0|   64|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2217|   0| 2281|         64|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_1_reload         |   in|   64|     ap_none|                arg1_r_1_reload|        scalar|
|arg1_r_2_reload         |   in|   64|     ap_none|                arg1_r_2_reload|        scalar|
|arg1_r_3_reload         |   in|   64|     ap_none|                arg1_r_3_reload|        scalar|
|arg1_r_4_reload         |   in|   64|     ap_none|                arg1_r_4_reload|        scalar|
|arg1_r_5_reload         |   in|   64|     ap_none|                arg1_r_5_reload|        scalar|
|arg1_r_6_reload         |   in|   64|     ap_none|                arg1_r_6_reload|        scalar|
|arg1_r_7_reload         |   in|   64|     ap_none|                arg1_r_7_reload|        scalar|
|arg1_r_8_reload         |   in|   64|     ap_none|                arg1_r_8_reload|        scalar|
|conv34                  |   in|   64|     ap_none|                         conv34|        scalar|
|arg2_r_7_cast           |   in|   63|     ap_none|                  arg2_r_7_cast|        scalar|
|arg2_r_8_cast           |   in|   63|     ap_none|                  arg2_r_8_cast|        scalar|
|arg2_r_6_cast           |   in|   63|     ap_none|                  arg2_r_6_cast|        scalar|
|arg2_r_5_cast           |   in|   63|     ap_none|                  arg2_r_5_cast|        scalar|
|arg2_r_4_cast           |   in|   63|     ap_none|                  arg2_r_4_cast|        scalar|
|arg2_r_3_cast           |   in|   63|     ap_none|                  arg2_r_3_cast|        scalar|
|arg2_r_2_cast           |   in|   63|     ap_none|                  arg2_r_2_cast|        scalar|
|arg2_r_1_cast           |   in|   63|     ap_none|                  arg2_r_1_cast|        scalar|
|add_3_1147_out          |  out|  128|      ap_vld|                 add_3_1147_out|       pointer|
|add_3_1147_out_ap_vld   |  out|    1|      ap_vld|                 add_3_1147_out|       pointer|
|add_3146_out            |  out|  128|      ap_vld|                   add_3146_out|       pointer|
|add_3146_out_ap_vld     |  out|    1|      ap_vld|                   add_3146_out|       pointer|
|add_2_1145_out          |  out|  128|      ap_vld|                 add_2_1145_out|       pointer|
|add_2_1145_out_ap_vld   |  out|    1|      ap_vld|                 add_2_1145_out|       pointer|
|add_2144_out            |  out|  128|      ap_vld|                   add_2144_out|       pointer|
|add_2144_out_ap_vld     |  out|    1|      ap_vld|                   add_2144_out|       pointer|
|add_1_1143_out          |  out|  128|      ap_vld|                 add_1_1143_out|       pointer|
|add_1_1143_out_ap_vld   |  out|    1|      ap_vld|                 add_1_1143_out|       pointer|
|add_1142_out            |  out|  128|      ap_vld|                   add_1142_out|       pointer|
|add_1142_out_ap_vld     |  out|    1|      ap_vld|                   add_1142_out|       pointer|
|add_1127141_out         |  out|  128|      ap_vld|                add_1127141_out|       pointer|
|add_1127141_out_ap_vld  |  out|    1|      ap_vld|                add_1127141_out|       pointer|
|add140_out              |  out|  128|      ap_vld|                     add140_out|       pointer|
|add140_out_ap_vld       |  out|    1|      ap_vld|                     add140_out|       pointer|
+------------------------+-----+-----+------------+-------------------------------+--------------+

