# SingleCycle_RISCV_processor
This aims to act like a real world computer processor with fewer instruction set.

Instructions followed from pg. 185 at [RISV_Instruction_Set](https://lists.riscv.org/g/tech-unprivileged/attachment/535/0/unpriv-isa-asciidoc.pdf)

### Still Under development
At present, R type instructions, load from mem, jal instructions are working. Going to add branch instructions soon..